
EEPROM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fc4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800314c  0800314c  0001314c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800317c  0800317c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800317c  0800317c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800317c  0800317c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800317c  0800317c  0001317c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003180  08003180  00013180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003184  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          0000007c  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000090  20000090  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007b0a  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000167b  00000000  00000000  00027b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000728  00000000  00000000  00029210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000056c  00000000  00000000  00029938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001bbae  00000000  00000000  00029ea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a2cd  00000000  00000000  00045a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a56f0  00000000  00000000  0004fd1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001c2c  00000000  00000000  000f5410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  000f703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003134 	.word	0x08003134

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08003134 	.word	0x08003134

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa81 	bl	80006d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f841 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8cd 	bl	8000374 <MX_GPIO_Init>
  MX_I2C1_Init();
 80001da:	f000 f88d 	bl	80002f8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, 0, 2, StatusLED, 1, 1000);
 80001de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001e2:	9302      	str	r3, [sp, #8]
 80001e4:	2301      	movs	r3, #1
 80001e6:	9301      	str	r3, [sp, #4]
 80001e8:	4b18      	ldr	r3, [pc, #96]	; (800024c <main+0x84>)
 80001ea:	9300      	str	r3, [sp, #0]
 80001ec:	2302      	movs	r3, #2
 80001ee:	2200      	movs	r2, #0
 80001f0:	21a0      	movs	r1, #160	; 0xa0
 80001f2:	4817      	ldr	r0, [pc, #92]	; (8000250 <main+0x88>)
 80001f4:	f000 ff34 	bl	8001060 <HAL_I2C_Mem_Read>
    if( StatusLED[0] == 78) // Ascii value of 'N' is 78 (N for NO)
 80001f8:	4b14      	ldr	r3, [pc, #80]	; (800024c <main+0x84>)
 80001fa:	781b      	ldrb	r3, [r3, #0]
 80001fc:	2b4e      	cmp	r3, #78	; 0x4e
 80001fe:	d106      	bne.n	800020e <main+0x46>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8000200:	2200      	movs	r2, #0
 8000202:	2102      	movs	r1, #2
 8000204:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000208:	f000 fd56 	bl	8000cb8 <HAL_GPIO_WritePin>
 800020c:	e01d      	b.n	800024a <main+0x82>
    }
    else if ( StatusLED[0] == 89) // Ascii value of 'Y' is 89 (Y for YES)
 800020e:	4b0f      	ldr	r3, [pc, #60]	; (800024c <main+0x84>)
 8000210:	781b      	ldrb	r3, [r3, #0]
 8000212:	2b59      	cmp	r3, #89	; 0x59
 8000214:	d106      	bne.n	8000224 <main+0x5c>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8000216:	2201      	movs	r2, #1
 8000218:	2102      	movs	r1, #2
 800021a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800021e:	f000 fd4b 	bl	8000cb8 <HAL_GPIO_WritePin>
 8000222:	e012      	b.n	800024a <main+0x82>
    }
    else
    {
      HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, 0, 2, toWriteN, 1, 1000);
 8000224:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000228:	9302      	str	r3, [sp, #8]
 800022a:	2301      	movs	r3, #1
 800022c:	9301      	str	r3, [sp, #4]
 800022e:	4b09      	ldr	r3, [pc, #36]	; (8000254 <main+0x8c>)
 8000230:	9300      	str	r3, [sp, #0]
 8000232:	2302      	movs	r3, #2
 8000234:	2200      	movs	r2, #0
 8000236:	21a0      	movs	r1, #160	; 0xa0
 8000238:	4805      	ldr	r0, [pc, #20]	; (8000250 <main+0x88>)
 800023a:	f000 fdfd 	bl	8000e38 <HAL_I2C_Mem_Write>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 800023e:	2200      	movs	r2, #0
 8000240:	2102      	movs	r1, #2
 8000242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000246:	f000 fd37 	bl	8000cb8 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800024a:	e7fe      	b.n	800024a <main+0x82>
 800024c:	20000088 	.word	0x20000088
 8000250:	20000030 	.word	0x20000030
 8000254:	20000000 	.word	0x20000000

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b09e      	sub	sp, #120	; 0x78
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000262:	2228      	movs	r2, #40	; 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f002 ff38 	bl	80030dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027c:	463b      	mov	r3, r7
 800027e:	223c      	movs	r2, #60	; 0x3c
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f002 ff2a 	bl	80030dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000288:	2302      	movs	r3, #2
 800028a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	2301      	movs	r3, #1
 800028e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000290:	2310      	movs	r3, #16
 8000292:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000294:	2300      	movs	r3, #0
 8000296:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000298:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800029c:	4618      	mov	r0, r3
 800029e:	f001 fb49 	bl	8001934 <HAL_RCC_OscConfig>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <SystemClock_Config+0x54>
  {
    Error_Handler();
 80002a8:	f000 f91a 	bl	80004e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ac:	230f      	movs	r3, #15
 80002ae:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b0:	2300      	movs	r3, #0
 80002b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b8:	2300      	movs	r3, #0
 80002ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002bc:	2300      	movs	r3, #0
 80002be:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002c4:	2100      	movs	r1, #0
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 fb72 	bl	80029b0 <HAL_RCC_ClockConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002d2:	f000 f905 	bl	80004e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80002d6:	2320      	movs	r3, #32
 80002d8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80002da:	2300      	movs	r3, #0
 80002dc:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002de:	463b      	mov	r3, r7
 80002e0:	4618      	mov	r0, r3
 80002e2:	f002 fd4b 	bl	8002d7c <HAL_RCCEx_PeriphCLKConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80002ec:	f000 f8f8 	bl	80004e0 <Error_Handler>
  }
}
 80002f0:	bf00      	nop
 80002f2:	3778      	adds	r7, #120	; 0x78
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}

080002f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002fc:	4b1b      	ldr	r3, [pc, #108]	; (800036c <MX_I2C1_Init+0x74>)
 80002fe:	4a1c      	ldr	r2, [pc, #112]	; (8000370 <MX_I2C1_Init+0x78>)
 8000300:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000302:	4b1a      	ldr	r3, [pc, #104]	; (800036c <MX_I2C1_Init+0x74>)
 8000304:	f240 220b 	movw	r2, #523	; 0x20b
 8000308:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800030a:	4b18      	ldr	r3, [pc, #96]	; (800036c <MX_I2C1_Init+0x74>)
 800030c:	2200      	movs	r2, #0
 800030e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000310:	4b16      	ldr	r3, [pc, #88]	; (800036c <MX_I2C1_Init+0x74>)
 8000312:	2201      	movs	r2, #1
 8000314:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000316:	4b15      	ldr	r3, [pc, #84]	; (800036c <MX_I2C1_Init+0x74>)
 8000318:	2200      	movs	r2, #0
 800031a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800031c:	4b13      	ldr	r3, [pc, #76]	; (800036c <MX_I2C1_Init+0x74>)
 800031e:	2200      	movs	r2, #0
 8000320:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000322:	4b12      	ldr	r3, [pc, #72]	; (800036c <MX_I2C1_Init+0x74>)
 8000324:	2200      	movs	r2, #0
 8000326:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000328:	4b10      	ldr	r3, [pc, #64]	; (800036c <MX_I2C1_Init+0x74>)
 800032a:	2200      	movs	r2, #0
 800032c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800032e:	4b0f      	ldr	r3, [pc, #60]	; (800036c <MX_I2C1_Init+0x74>)
 8000330:	2200      	movs	r2, #0
 8000332:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000334:	480d      	ldr	r0, [pc, #52]	; (800036c <MX_I2C1_Init+0x74>)
 8000336:	f000 fcef 	bl	8000d18 <HAL_I2C_Init>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000340:	f000 f8ce 	bl	80004e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000344:	2100      	movs	r1, #0
 8000346:	4809      	ldr	r0, [pc, #36]	; (800036c <MX_I2C1_Init+0x74>)
 8000348:	f001 fa5c 	bl	8001804 <HAL_I2CEx_ConfigAnalogFilter>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000352:	f000 f8c5 	bl	80004e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000356:	2100      	movs	r1, #0
 8000358:	4804      	ldr	r0, [pc, #16]	; (800036c <MX_I2C1_Init+0x74>)
 800035a:	f001 fa9e 	bl	800189a <HAL_I2CEx_ConfigDigitalFilter>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000364:	f000 f8bc 	bl	80004e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000030 	.word	0x20000030
 8000370:	40005400 	.word	0x40005400

08000374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b088      	sub	sp, #32
 8000378:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037a:	f107 030c 	add.w	r3, r7, #12
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800038a:	4b23      	ldr	r3, [pc, #140]	; (8000418 <MX_GPIO_Init+0xa4>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	4a22      	ldr	r2, [pc, #136]	; (8000418 <MX_GPIO_Init+0xa4>)
 8000390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000394:	6153      	str	r3, [r2, #20]
 8000396:	4b20      	ldr	r3, [pc, #128]	; (8000418 <MX_GPIO_Init+0xa4>)
 8000398:	695b      	ldr	r3, [r3, #20]
 800039a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800039e:	60bb      	str	r3, [r7, #8]
 80003a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003a2:	4b1d      	ldr	r3, [pc, #116]	; (8000418 <MX_GPIO_Init+0xa4>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	4a1c      	ldr	r2, [pc, #112]	; (8000418 <MX_GPIO_Init+0xa4>)
 80003a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003ac:	6153      	str	r3, [r2, #20]
 80003ae:	4b1a      	ldr	r3, [pc, #104]	; (8000418 <MX_GPIO_Init+0xa4>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2102      	movs	r1, #2
 80003be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003c2:	f000 fc79 	bl	8000cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80003c6:	2302      	movs	r3, #2
 80003c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ca:	2301      	movs	r3, #1
 80003cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ce:	2300      	movs	r3, #0
 80003d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d2:	2300      	movs	r3, #0
 80003d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003d6:	f107 030c 	add.w	r3, r7, #12
 80003da:	4619      	mov	r1, r3
 80003dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003e0:	f000 faf0 	bl	80009c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80003e4:	2302      	movs	r3, #2
 80003e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80003e8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80003ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ee:	2300      	movs	r3, #0
 80003f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003f2:	f107 030c 	add.w	r3, r7, #12
 80003f6:	4619      	mov	r1, r3
 80003f8:	4808      	ldr	r0, [pc, #32]	; (800041c <MX_GPIO_Init+0xa8>)
 80003fa:	f000 fae3 	bl	80009c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80003fe:	2200      	movs	r2, #0
 8000400:	2100      	movs	r1, #0
 8000402:	2007      	movs	r0, #7
 8000404:	f000 faa7 	bl	8000956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000408:	2007      	movs	r0, #7
 800040a:	f000 fac0 	bl	800098e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800040e:	bf00      	nop
 8000410:	3720      	adds	r7, #32
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	40021000 	.word	0x40021000
 800041c:	48000400 	.word	0x48000400

08000420 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b086      	sub	sp, #24
 8000424:	af04      	add	r7, sp, #16
 8000426:	4603      	mov	r3, r0
 8000428:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1 && (HAL_GetTick() - previousMillis > 500))
 800042a:	88fb      	ldrh	r3, [r7, #6]
 800042c:	2b02      	cmp	r3, #2
 800042e:	d149      	bne.n	80004c4 <HAL_GPIO_EXTI_Callback+0xa4>
 8000430:	f000 f9aa 	bl	8000788 <HAL_GetTick>
 8000434:	4602      	mov	r2, r0
 8000436:	4b25      	ldr	r3, [pc, #148]	; (80004cc <HAL_GPIO_EXTI_Callback+0xac>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	1ad3      	subs	r3, r2, r3
 800043c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000440:	d940      	bls.n	80004c4 <HAL_GPIO_EXTI_Callback+0xa4>
  {
    HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, 0, 2, StatusLED, 1, 1000);
 8000442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000446:	9302      	str	r3, [sp, #8]
 8000448:	2301      	movs	r3, #1
 800044a:	9301      	str	r3, [sp, #4]
 800044c:	4b20      	ldr	r3, [pc, #128]	; (80004d0 <HAL_GPIO_EXTI_Callback+0xb0>)
 800044e:	9300      	str	r3, [sp, #0]
 8000450:	2302      	movs	r3, #2
 8000452:	2200      	movs	r2, #0
 8000454:	21a0      	movs	r1, #160	; 0xa0
 8000456:	481f      	ldr	r0, [pc, #124]	; (80004d4 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000458:	f000 fe02 	bl	8001060 <HAL_I2C_Mem_Read>
    if( StatusLED[0] == 78) // Ascii value of 'N' is 78 (N for NO)
 800045c:	4b1c      	ldr	r3, [pc, #112]	; (80004d0 <HAL_GPIO_EXTI_Callback+0xb0>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	2b4e      	cmp	r3, #78	; 0x4e
 8000462:	d113      	bne.n	800048c <HAL_GPIO_EXTI_Callback+0x6c>
    {
      HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, 0, 2, toWriteY, 1, 1000);
 8000464:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000468:	9302      	str	r3, [sp, #8]
 800046a:	2301      	movs	r3, #1
 800046c:	9301      	str	r3, [sp, #4]
 800046e:	4b1a      	ldr	r3, [pc, #104]	; (80004d8 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000470:	9300      	str	r3, [sp, #0]
 8000472:	2302      	movs	r3, #2
 8000474:	2200      	movs	r2, #0
 8000476:	21a0      	movs	r1, #160	; 0xa0
 8000478:	4816      	ldr	r0, [pc, #88]	; (80004d4 <HAL_GPIO_EXTI_Callback+0xb4>)
 800047a:	f000 fcdd 	bl	8000e38 <HAL_I2C_Mem_Write>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 800047e:	2201      	movs	r2, #1
 8000480:	2102      	movs	r1, #2
 8000482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000486:	f000 fc17 	bl	8000cb8 <HAL_GPIO_WritePin>
 800048a:	e016      	b.n	80004ba <HAL_GPIO_EXTI_Callback+0x9a>
    }
    else if ( StatusLED[0] == 89) // Ascii value of 'Y' is 89 (Y for YES)
 800048c:	4b10      	ldr	r3, [pc, #64]	; (80004d0 <HAL_GPIO_EXTI_Callback+0xb0>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	2b59      	cmp	r3, #89	; 0x59
 8000492:	d112      	bne.n	80004ba <HAL_GPIO_EXTI_Callback+0x9a>
    {
      HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, 0, 2, toWriteN, 1, 1000);
 8000494:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000498:	9302      	str	r3, [sp, #8]
 800049a:	2301      	movs	r3, #1
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	4b0f      	ldr	r3, [pc, #60]	; (80004dc <HAL_GPIO_EXTI_Callback+0xbc>)
 80004a0:	9300      	str	r3, [sp, #0]
 80004a2:	2302      	movs	r3, #2
 80004a4:	2200      	movs	r2, #0
 80004a6:	21a0      	movs	r1, #160	; 0xa0
 80004a8:	480a      	ldr	r0, [pc, #40]	; (80004d4 <HAL_GPIO_EXTI_Callback+0xb4>)
 80004aa:	f000 fcc5 	bl	8000e38 <HAL_I2C_Mem_Write>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2102      	movs	r1, #2
 80004b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004b6:	f000 fbff 	bl	8000cb8 <HAL_GPIO_WritePin>
    }
    previousMillis = HAL_GetTick();
 80004ba:	f000 f965 	bl	8000788 <HAL_GetTick>
 80004be:	4603      	mov	r3, r0
 80004c0:	4a02      	ldr	r2, [pc, #8]	; (80004cc <HAL_GPIO_EXTI_Callback+0xac>)
 80004c2:	6013      	str	r3, [r2, #0]
  }
}
 80004c4:	bf00      	nop
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	20000084 	.word	0x20000084
 80004d0:	20000088 	.word	0x20000088
 80004d4:	20000030 	.word	0x20000030
 80004d8:	20000004 	.word	0x20000004
 80004dc:	20000000 	.word	0x20000000

080004e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004e4:	b672      	cpsid	i
}
 80004e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e8:	e7fe      	b.n	80004e8 <Error_Handler+0x8>
	...

080004ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004f2:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <HAL_MspInit+0x44>)
 80004f4:	699b      	ldr	r3, [r3, #24]
 80004f6:	4a0e      	ldr	r2, [pc, #56]	; (8000530 <HAL_MspInit+0x44>)
 80004f8:	f043 0301 	orr.w	r3, r3, #1
 80004fc:	6193      	str	r3, [r2, #24]
 80004fe:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <HAL_MspInit+0x44>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	f003 0301 	and.w	r3, r3, #1
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <HAL_MspInit+0x44>)
 800050c:	69db      	ldr	r3, [r3, #28]
 800050e:	4a08      	ldr	r2, [pc, #32]	; (8000530 <HAL_MspInit+0x44>)
 8000510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000514:	61d3      	str	r3, [r2, #28]
 8000516:	4b06      	ldr	r3, [pc, #24]	; (8000530 <HAL_MspInit+0x44>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800051e:	603b      	str	r3, [r7, #0]
 8000520:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000522:	bf00      	nop
 8000524:	370c      	adds	r7, #12
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40021000 	.word	0x40021000

08000534 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b08a      	sub	sp, #40	; 0x28
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053c:	f107 0314 	add.w	r3, r7, #20
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a26      	ldr	r2, [pc, #152]	; (80005ec <HAL_I2C_MspInit+0xb8>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d145      	bne.n	80005e2 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	4b26      	ldr	r3, [pc, #152]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	4a25      	ldr	r2, [pc, #148]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 800055c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000560:	6153      	str	r3, [r2, #20]
 8000562:	4b23      	ldr	r3, [pc, #140]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800056a:	613b      	str	r3, [r7, #16]
 800056c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800056e:	4b20      	ldr	r3, [pc, #128]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	4a1f      	ldr	r2, [pc, #124]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 8000574:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000578:	6153      	str	r3, [r2, #20]
 800057a:	4b1d      	ldr	r3, [pc, #116]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000586:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800058a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800058c:	2312      	movs	r3, #18
 800058e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000594:	2303      	movs	r3, #3
 8000596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000598:	2304      	movs	r3, #4
 800059a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059c:	f107 0314 	add.w	r3, r7, #20
 80005a0:	4619      	mov	r1, r3
 80005a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a6:	f000 fa0d 	bl	80009c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80005aa:	2380      	movs	r3, #128	; 0x80
 80005ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005ae:	2312      	movs	r3, #18
 80005b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b6:	2303      	movs	r3, #3
 80005b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005ba:	2304      	movs	r3, #4
 80005bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005be:	f107 0314 	add.w	r3, r7, #20
 80005c2:	4619      	mov	r1, r3
 80005c4:	480b      	ldr	r0, [pc, #44]	; (80005f4 <HAL_I2C_MspInit+0xc0>)
 80005c6:	f000 f9fd 	bl	80009c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 80005cc:	69db      	ldr	r3, [r3, #28]
 80005ce:	4a08      	ldr	r2, [pc, #32]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 80005d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005d4:	61d3      	str	r3, [r2, #28]
 80005d6:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <HAL_I2C_MspInit+0xbc>)
 80005d8:	69db      	ldr	r3, [r3, #28]
 80005da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80005e2:	bf00      	nop
 80005e4:	3728      	adds	r7, #40	; 0x28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40005400 	.word	0x40005400
 80005f0:	40021000 	.word	0x40021000
 80005f4:	48000400 	.word	0x48000400

080005f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005fc:	e7fe      	b.n	80005fc <NMI_Handler+0x4>

080005fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005fe:	b480      	push	{r7}
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000602:	e7fe      	b.n	8000602 <HardFault_Handler+0x4>

08000604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000608:	e7fe      	b.n	8000608 <MemManage_Handler+0x4>

0800060a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800060a:	b480      	push	{r7}
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800060e:	e7fe      	b.n	800060e <BusFault_Handler+0x4>

08000610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000614:	e7fe      	b.n	8000614 <UsageFault_Handler+0x4>

08000616 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr

08000632 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000644:	f000 f88c 	bl	8000760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}

0800064c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000650:	2002      	movs	r0, #2
 8000652:	f000 fb49 	bl	8000ce8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <SystemInit+0x20>)
 8000662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000666:	4a05      	ldr	r2, [pc, #20]	; (800067c <SystemInit+0x20>)
 8000668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800066c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000680:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006b8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000684:	f7ff ffea 	bl	800065c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000688:	480c      	ldr	r0, [pc, #48]	; (80006bc <LoopForever+0x6>)
  ldr r1, =_edata
 800068a:	490d      	ldr	r1, [pc, #52]	; (80006c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800068c:	4a0d      	ldr	r2, [pc, #52]	; (80006c4 <LoopForever+0xe>)
  movs r3, #0
 800068e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000690:	e002      	b.n	8000698 <LoopCopyDataInit>

08000692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000696:	3304      	adds	r3, #4

08000698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800069a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800069c:	d3f9      	bcc.n	8000692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069e:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006a0:	4c0a      	ldr	r4, [pc, #40]	; (80006cc <LoopForever+0x16>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a4:	e001      	b.n	80006aa <LoopFillZerobss>

080006a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a8:	3204      	adds	r2, #4

080006aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ac:	d3fb      	bcc.n	80006a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ae:	f002 fd1d 	bl	80030ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006b2:	f7ff fd89 	bl	80001c8 <main>

080006b6 <LoopForever>:

LoopForever:
    b LoopForever
 80006b6:	e7fe      	b.n	80006b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006b8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80006bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80006c4:	08003184 	.word	0x08003184
  ldr r2, =_sbss
 80006c8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80006cc:	20000090 	.word	0x20000090

080006d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006d0:	e7fe      	b.n	80006d0 <ADC1_2_IRQHandler>
	...

080006d4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006d8:	4b08      	ldr	r3, [pc, #32]	; (80006fc <HAL_Init+0x28>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a07      	ldr	r2, [pc, #28]	; (80006fc <HAL_Init+0x28>)
 80006de:	f043 0310 	orr.w	r3, r3, #16
 80006e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006e4:	2003      	movs	r0, #3
 80006e6:	f000 f92b 	bl	8000940 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ea:	200f      	movs	r0, #15
 80006ec:	f000 f808 	bl	8000700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006f0:	f7ff fefc 	bl	80004ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40022000 	.word	0x40022000

08000700 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000708:	4b12      	ldr	r3, [pc, #72]	; (8000754 <HAL_InitTick+0x54>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b12      	ldr	r3, [pc, #72]	; (8000758 <HAL_InitTick+0x58>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000716:	fbb3 f3f1 	udiv	r3, r3, r1
 800071a:	fbb2 f3f3 	udiv	r3, r2, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f943 	bl	80009aa <HAL_SYSTICK_Config>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800072a:	2301      	movs	r3, #1
 800072c:	e00e      	b.n	800074c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b0f      	cmp	r3, #15
 8000732:	d80a      	bhi.n	800074a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000734:	2200      	movs	r2, #0
 8000736:	6879      	ldr	r1, [r7, #4]
 8000738:	f04f 30ff 	mov.w	r0, #4294967295
 800073c:	f000 f90b 	bl	8000956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000740:	4a06      	ldr	r2, [pc, #24]	; (800075c <HAL_InitTick+0x5c>)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000746:	2300      	movs	r3, #0
 8000748:	e000      	b.n	800074c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800074a:	2301      	movs	r3, #1
}
 800074c:	4618      	mov	r0, r3
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000008 	.word	0x20000008
 8000758:	20000010 	.word	0x20000010
 800075c:	2000000c 	.word	0x2000000c

08000760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <HAL_IncTick+0x20>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <HAL_IncTick+0x24>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4413      	add	r3, r2
 8000770:	4a04      	ldr	r2, [pc, #16]	; (8000784 <HAL_IncTick+0x24>)
 8000772:	6013      	str	r3, [r2, #0]
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	20000010 	.word	0x20000010
 8000784:	2000008c 	.word	0x2000008c

08000788 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  return uwTick;  
 800078c:	4b03      	ldr	r3, [pc, #12]	; (800079c <HAL_GetTick+0x14>)
 800078e:	681b      	ldr	r3, [r3, #0]
}
 8000790:	4618      	mov	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	2000008c 	.word	0x2000008c

080007a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b0:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <__NVIC_SetPriorityGrouping+0x44>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007bc:	4013      	ands	r3, r2
 80007be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007d2:	4a04      	ldr	r2, [pc, #16]	; (80007e4 <__NVIC_SetPriorityGrouping+0x44>)
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	60d3      	str	r3, [r2, #12]
}
 80007d8:	bf00      	nop
 80007da:	3714      	adds	r7, #20
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007ec:	4b04      	ldr	r3, [pc, #16]	; (8000800 <__NVIC_GetPriorityGrouping+0x18>)
 80007ee:	68db      	ldr	r3, [r3, #12]
 80007f0:	0a1b      	lsrs	r3, r3, #8
 80007f2:	f003 0307 	and.w	r3, r3, #7
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800080e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000812:	2b00      	cmp	r3, #0
 8000814:	db0b      	blt.n	800082e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 021f 	and.w	r2, r3, #31
 800081c:	4907      	ldr	r1, [pc, #28]	; (800083c <__NVIC_EnableIRQ+0x38>)
 800081e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000822:	095b      	lsrs	r3, r3, #5
 8000824:	2001      	movs	r0, #1
 8000826:	fa00 f202 	lsl.w	r2, r0, r2
 800082a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	e000e100 	.word	0xe000e100

08000840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	6039      	str	r1, [r7, #0]
 800084a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800084c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000850:	2b00      	cmp	r3, #0
 8000852:	db0a      	blt.n	800086a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	b2da      	uxtb	r2, r3
 8000858:	490c      	ldr	r1, [pc, #48]	; (800088c <__NVIC_SetPriority+0x4c>)
 800085a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085e:	0112      	lsls	r2, r2, #4
 8000860:	b2d2      	uxtb	r2, r2
 8000862:	440b      	add	r3, r1
 8000864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000868:	e00a      	b.n	8000880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	b2da      	uxtb	r2, r3
 800086e:	4908      	ldr	r1, [pc, #32]	; (8000890 <__NVIC_SetPriority+0x50>)
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	f003 030f 	and.w	r3, r3, #15
 8000876:	3b04      	subs	r3, #4
 8000878:	0112      	lsls	r2, r2, #4
 800087a:	b2d2      	uxtb	r2, r2
 800087c:	440b      	add	r3, r1
 800087e:	761a      	strb	r2, [r3, #24]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	e000e100 	.word	0xe000e100
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000894:	b480      	push	{r7}
 8000896:	b089      	sub	sp, #36	; 0x24
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f003 0307 	and.w	r3, r3, #7
 80008a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008a8:	69fb      	ldr	r3, [r7, #28]
 80008aa:	f1c3 0307 	rsb	r3, r3, #7
 80008ae:	2b04      	cmp	r3, #4
 80008b0:	bf28      	it	cs
 80008b2:	2304      	movcs	r3, #4
 80008b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008b6:	69fb      	ldr	r3, [r7, #28]
 80008b8:	3304      	adds	r3, #4
 80008ba:	2b06      	cmp	r3, #6
 80008bc:	d902      	bls.n	80008c4 <NVIC_EncodePriority+0x30>
 80008be:	69fb      	ldr	r3, [r7, #28]
 80008c0:	3b03      	subs	r3, #3
 80008c2:	e000      	b.n	80008c6 <NVIC_EncodePriority+0x32>
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c8:	f04f 32ff 	mov.w	r2, #4294967295
 80008cc:	69bb      	ldr	r3, [r7, #24]
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	43da      	mvns	r2, r3
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	401a      	ands	r2, r3
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008dc:	f04f 31ff 	mov.w	r1, #4294967295
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	fa01 f303 	lsl.w	r3, r1, r3
 80008e6:	43d9      	mvns	r1, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ec:	4313      	orrs	r3, r2
         );
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3724      	adds	r7, #36	; 0x24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
	...

080008fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3b01      	subs	r3, #1
 8000908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800090c:	d301      	bcc.n	8000912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800090e:	2301      	movs	r3, #1
 8000910:	e00f      	b.n	8000932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000912:	4a0a      	ldr	r2, [pc, #40]	; (800093c <SysTick_Config+0x40>)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	3b01      	subs	r3, #1
 8000918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800091a:	210f      	movs	r1, #15
 800091c:	f04f 30ff 	mov.w	r0, #4294967295
 8000920:	f7ff ff8e 	bl	8000840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <SysTick_Config+0x40>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800092a:	4b04      	ldr	r3, [pc, #16]	; (800093c <SysTick_Config+0x40>)
 800092c:	2207      	movs	r2, #7
 800092e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	e000e010 	.word	0xe000e010

08000940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f7ff ff29 	bl	80007a0 <__NVIC_SetPriorityGrouping>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b086      	sub	sp, #24
 800095a:	af00      	add	r7, sp, #0
 800095c:	4603      	mov	r3, r0
 800095e:	60b9      	str	r1, [r7, #8]
 8000960:	607a      	str	r2, [r7, #4]
 8000962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000968:	f7ff ff3e 	bl	80007e8 <__NVIC_GetPriorityGrouping>
 800096c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	68b9      	ldr	r1, [r7, #8]
 8000972:	6978      	ldr	r0, [r7, #20]
 8000974:	f7ff ff8e 	bl	8000894 <NVIC_EncodePriority>
 8000978:	4602      	mov	r2, r0
 800097a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800097e:	4611      	mov	r1, r2
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff ff5d 	bl	8000840 <__NVIC_SetPriority>
}
 8000986:	bf00      	nop
 8000988:	3718      	adds	r7, #24
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	4603      	mov	r3, r0
 8000996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff ff31 	bl	8000804 <__NVIC_EnableIRQ>
}
 80009a2:	bf00      	nop
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b082      	sub	sp, #8
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff ffa2 	bl	80008fc <SysTick_Config>
 80009b8:	4603      	mov	r3, r0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b087      	sub	sp, #28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d2:	e154      	b.n	8000c7e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	2101      	movs	r1, #1
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	fa01 f303 	lsl.w	r3, r1, r3
 80009e0:	4013      	ands	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	f000 8146 	beq.w	8000c78 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f003 0303 	and.w	r3, r3, #3
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d005      	beq.n	8000a04 <HAL_GPIO_Init+0x40>
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f003 0303 	and.w	r3, r3, #3
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	d130      	bne.n	8000a66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	2203      	movs	r2, #3
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	68da      	ldr	r2, [r3, #12]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	43db      	mvns	r3, r3
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	4013      	ands	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	091b      	lsrs	r3, r3, #4
 8000a50:	f003 0201 	and.w	r2, r3, #1
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f003 0303 	and.w	r3, r3, #3
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d017      	beq.n	8000aa2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a82:	43db      	mvns	r3, r3
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4013      	ands	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	689a      	ldr	r2, [r3, #8]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 0303 	and.w	r3, r3, #3
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d123      	bne.n	8000af6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	08da      	lsrs	r2, r3, #3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3208      	adds	r2, #8
 8000ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	220f      	movs	r2, #15
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	43db      	mvns	r3, r3
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	691a      	ldr	r2, [r3, #16]
 8000ad6:	697b      	ldr	r3, [r7, #20]
 8000ad8:	f003 0307 	and.w	r3, r3, #7
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	08da      	lsrs	r2, r3, #3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3208      	adds	r2, #8
 8000af0:	6939      	ldr	r1, [r7, #16]
 8000af2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	2203      	movs	r2, #3
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	43db      	mvns	r3, r3
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f003 0203 	and.w	r2, r3, #3
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f000 80a0 	beq.w	8000c78 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b38:	4b58      	ldr	r3, [pc, #352]	; (8000c9c <HAL_GPIO_Init+0x2d8>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	4a57      	ldr	r2, [pc, #348]	; (8000c9c <HAL_GPIO_Init+0x2d8>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6193      	str	r3, [r2, #24]
 8000b44:	4b55      	ldr	r3, [pc, #340]	; (8000c9c <HAL_GPIO_Init+0x2d8>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b50:	4a53      	ldr	r2, [pc, #332]	; (8000ca0 <HAL_GPIO_Init+0x2dc>)
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	089b      	lsrs	r3, r3, #2
 8000b56:	3302      	adds	r3, #2
 8000b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	f003 0303 	and.w	r3, r3, #3
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	220f      	movs	r2, #15
 8000b68:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	4013      	ands	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b7a:	d019      	beq.n	8000bb0 <HAL_GPIO_Init+0x1ec>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4a49      	ldr	r2, [pc, #292]	; (8000ca4 <HAL_GPIO_Init+0x2e0>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d013      	beq.n	8000bac <HAL_GPIO_Init+0x1e8>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a48      	ldr	r2, [pc, #288]	; (8000ca8 <HAL_GPIO_Init+0x2e4>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d00d      	beq.n	8000ba8 <HAL_GPIO_Init+0x1e4>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4a47      	ldr	r2, [pc, #284]	; (8000cac <HAL_GPIO_Init+0x2e8>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d007      	beq.n	8000ba4 <HAL_GPIO_Init+0x1e0>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a46      	ldr	r2, [pc, #280]	; (8000cb0 <HAL_GPIO_Init+0x2ec>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d101      	bne.n	8000ba0 <HAL_GPIO_Init+0x1dc>
 8000b9c:	2304      	movs	r3, #4
 8000b9e:	e008      	b.n	8000bb2 <HAL_GPIO_Init+0x1ee>
 8000ba0:	2305      	movs	r3, #5
 8000ba2:	e006      	b.n	8000bb2 <HAL_GPIO_Init+0x1ee>
 8000ba4:	2303      	movs	r3, #3
 8000ba6:	e004      	b.n	8000bb2 <HAL_GPIO_Init+0x1ee>
 8000ba8:	2302      	movs	r3, #2
 8000baa:	e002      	b.n	8000bb2 <HAL_GPIO_Init+0x1ee>
 8000bac:	2301      	movs	r3, #1
 8000bae:	e000      	b.n	8000bb2 <HAL_GPIO_Init+0x1ee>
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	f002 0203 	and.w	r2, r2, #3
 8000bb8:	0092      	lsls	r2, r2, #2
 8000bba:	4093      	lsls	r3, r2
 8000bbc:	693a      	ldr	r2, [r7, #16]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bc2:	4937      	ldr	r1, [pc, #220]	; (8000ca0 <HAL_GPIO_Init+0x2dc>)
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	089b      	lsrs	r3, r3, #2
 8000bc8:	3302      	adds	r3, #2
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bd0:	4b38      	ldr	r3, [pc, #224]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d003      	beq.n	8000bf4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bf4:	4a2f      	ldr	r2, [pc, #188]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000bfa:	4b2e      	ldr	r3, [pc, #184]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000bfc:	68db      	ldr	r3, [r3, #12]
 8000bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	43db      	mvns	r3, r3
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	4013      	ands	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d003      	beq.n	8000c1e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c1e:	4a25      	ldr	r2, [pc, #148]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c24:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	4013      	ands	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d003      	beq.n	8000c48 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c48:	4a1a      	ldr	r2, [pc, #104]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c4e:	4b19      	ldr	r3, [pc, #100]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	43db      	mvns	r3, r3
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d003      	beq.n	8000c72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c72:	4a10      	ldr	r2, [pc, #64]	; (8000cb4 <HAL_GPIO_Init+0x2f0>)
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	fa22 f303 	lsr.w	r3, r2, r3
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	f47f aea3 	bne.w	80009d4 <HAL_GPIO_Init+0x10>
  }
}
 8000c8e:	bf00      	nop
 8000c90:	bf00      	nop
 8000c92:	371c      	adds	r7, #28
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40010000 	.word	0x40010000
 8000ca4:	48000400 	.word	0x48000400
 8000ca8:	48000800 	.word	0x48000800
 8000cac:	48000c00 	.word	0x48000c00
 8000cb0:	48001000 	.word	0x48001000
 8000cb4:	40010400 	.word	0x40010400

08000cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	807b      	strh	r3, [r7, #2]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cc8:	787b      	ldrb	r3, [r7, #1]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d003      	beq.n	8000cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cce:	887a      	ldrh	r2, [r7, #2]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cd4:	e002      	b.n	8000cdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cd6:	887a      	ldrh	r2, [r7, #2]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000cf2:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cf4:	695a      	ldr	r2, [r3, #20]
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d006      	beq.n	8000d0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cfe:	4a05      	ldr	r2, [pc, #20]	; (8000d14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d00:	88fb      	ldrh	r3, [r7, #6]
 8000d02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fb8a 	bl	8000420 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40010400 	.word	0x40010400

08000d18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d101      	bne.n	8000d2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e081      	b.n	8000e2e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d106      	bne.n	8000d44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff fbf8 	bl	8000534 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2224      	movs	r2, #36	; 0x24
 8000d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f022 0201 	bic.w	r2, r2, #1
 8000d5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	689a      	ldr	r2, [r3, #8]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d107      	bne.n	8000d92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	689a      	ldr	r2, [r3, #8]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	e006      	b.n	8000da0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	689a      	ldr	r2, [r3, #8]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000d9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d104      	bne.n	8000db2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000db0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	6812      	ldr	r2, [r2, #0]
 8000dbc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000dc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000dc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	68da      	ldr	r2, [r3, #12]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000dd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	691a      	ldr	r2, [r3, #16]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	430a      	orrs	r2, r1
 8000dee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	69d9      	ldr	r1, [r3, #28]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a1a      	ldr	r2, [r3, #32]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f042 0201 	orr.w	r2, r2, #1
 8000e0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2200      	movs	r2, #0
 8000e14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2220      	movs	r2, #32
 8000e1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b088      	sub	sp, #32
 8000e3c:	af02      	add	r7, sp, #8
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	4608      	mov	r0, r1
 8000e42:	4611      	mov	r1, r2
 8000e44:	461a      	mov	r2, r3
 8000e46:	4603      	mov	r3, r0
 8000e48:	817b      	strh	r3, [r7, #10]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	813b      	strh	r3, [r7, #8]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	2b20      	cmp	r3, #32
 8000e5c:	f040 80f9 	bne.w	8001052 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8000e60:	6a3b      	ldr	r3, [r7, #32]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d002      	beq.n	8000e6c <HAL_I2C_Mem_Write+0x34>
 8000e66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d105      	bne.n	8000e78 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e72:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e0ed      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d101      	bne.n	8000e86 <HAL_I2C_Mem_Write+0x4e>
 8000e82:	2302      	movs	r3, #2
 8000e84:	e0e6      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000e8e:	f7ff fc7b 	bl	8000788 <HAL_GetTick>
 8000e92:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	2319      	movs	r3, #25
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ea0:	68f8      	ldr	r0, [r7, #12]
 8000ea2:	f000 fac3 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8000eac:	2301      	movs	r3, #1
 8000eae:	e0d1      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2221      	movs	r2, #33	; 0x21
 8000eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2240      	movs	r2, #64	; 0x40
 8000ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	6a3a      	ldr	r2, [r7, #32]
 8000eca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000ed0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000ed8:	88f8      	ldrh	r0, [r7, #6]
 8000eda:	893a      	ldrh	r2, [r7, #8]
 8000edc:	8979      	ldrh	r1, [r7, #10]
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f000 f9d3 	bl	8001294 <I2C_RequestMemoryWrite>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d005      	beq.n	8000f00 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8000efc:	2301      	movs	r3, #1
 8000efe:	e0a9      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	2bff      	cmp	r3, #255	; 0xff
 8000f08:	d90e      	bls.n	8000f28 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	22ff      	movs	r2, #255	; 0xff
 8000f0e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	8979      	ldrh	r1, [r7, #10]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f20:	68f8      	ldr	r0, [r7, #12]
 8000f22:	f000 fc3d 	bl	80017a0 <I2C_TransferConfig>
 8000f26:	e00f      	b.n	8000f48 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	8979      	ldrh	r1, [r7, #10]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f42:	68f8      	ldr	r0, [r7, #12]
 8000f44:	f000 fc2c 	bl	80017a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000f4c:	68f8      	ldr	r0, [r7, #12]
 8000f4e:	f000 fabc 	bl	80014ca <I2C_WaitOnTXISFlagUntilTimeout>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e07b      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f60:	781a      	ldrb	r2, [r3, #0]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6c:	1c5a      	adds	r2, r3, #1
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f84:	3b01      	subs	r3, #1
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d034      	beq.n	8001000 <HAL_I2C_Mem_Write+0x1c8>
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d130      	bne.n	8001000 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2180      	movs	r1, #128	; 0x80
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f000 fa3f 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e04d      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	2bff      	cmp	r3, #255	; 0xff
 8000fc0:	d90e      	bls.n	8000fe0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	22ff      	movs	r2, #255	; 0xff
 8000fc6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	8979      	ldrh	r1, [r7, #10]
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fd8:	68f8      	ldr	r0, [r7, #12]
 8000fda:	f000 fbe1 	bl	80017a0 <I2C_TransferConfig>
 8000fde:	e00f      	b.n	8001000 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	8979      	ldrh	r1, [r7, #10]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f000 fbd0 	bl	80017a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001004:	b29b      	uxth	r3, r3
 8001006:	2b00      	cmp	r3, #0
 8001008:	d19e      	bne.n	8000f48 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800100a:	697a      	ldr	r2, [r7, #20]
 800100c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f000 faa2 	bl	8001558 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e01a      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2220      	movs	r2, #32
 8001024:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	6859      	ldr	r1, [r3, #4]
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <HAL_I2C_Mem_Write+0x224>)
 8001032:	400b      	ands	r3, r1
 8001034:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2220      	movs	r2, #32
 800103a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	2200      	movs	r2, #0
 8001042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2200      	movs	r2, #0
 800104a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	e000      	b.n	8001054 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001052:	2302      	movs	r3, #2
  }
}
 8001054:	4618      	mov	r0, r3
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	fe00e800 	.word	0xfe00e800

08001060 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af02      	add	r7, sp, #8
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	4608      	mov	r0, r1
 800106a:	4611      	mov	r1, r2
 800106c:	461a      	mov	r2, r3
 800106e:	4603      	mov	r3, r0
 8001070:	817b      	strh	r3, [r7, #10]
 8001072:	460b      	mov	r3, r1
 8001074:	813b      	strh	r3, [r7, #8]
 8001076:	4613      	mov	r3, r2
 8001078:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b20      	cmp	r3, #32
 8001084:	f040 80fd 	bne.w	8001282 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001088:	6a3b      	ldr	r3, [r7, #32]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d002      	beq.n	8001094 <HAL_I2C_Mem_Read+0x34>
 800108e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001090:	2b00      	cmp	r3, #0
 8001092:	d105      	bne.n	80010a0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800109a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e0f1      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d101      	bne.n	80010ae <HAL_I2C_Mem_Read+0x4e>
 80010aa:	2302      	movs	r3, #2
 80010ac:	e0ea      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2201      	movs	r2, #1
 80010b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80010b6:	f7ff fb67 	bl	8000788 <HAL_GetTick>
 80010ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	2319      	movs	r3, #25
 80010c2:	2201      	movs	r2, #1
 80010c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 f9af 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e0d5      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2222      	movs	r2, #34	; 0x22
 80010dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2240      	movs	r2, #64	; 0x40
 80010e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	2200      	movs	r2, #0
 80010ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	6a3a      	ldr	r2, [r7, #32]
 80010f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80010f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	2200      	movs	r2, #0
 80010fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001100:	88f8      	ldrh	r0, [r7, #6]
 8001102:	893a      	ldrh	r2, [r7, #8]
 8001104:	8979      	ldrh	r1, [r7, #10]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	4603      	mov	r3, r0
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f000 f913 	bl	800133c <I2C_RequestMemoryRead>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d005      	beq.n	8001128 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2200      	movs	r2, #0
 8001120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e0ad      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800112c:	b29b      	uxth	r3, r3
 800112e:	2bff      	cmp	r3, #255	; 0xff
 8001130:	d90e      	bls.n	8001150 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	22ff      	movs	r2, #255	; 0xff
 8001136:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800113c:	b2da      	uxtb	r2, r3
 800113e:	8979      	ldrh	r1, [r7, #10]
 8001140:	4b52      	ldr	r3, [pc, #328]	; (800128c <HAL_I2C_Mem_Read+0x22c>)
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 fb29 	bl	80017a0 <I2C_TransferConfig>
 800114e:	e00f      	b.n	8001170 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001154:	b29a      	uxth	r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800115e:	b2da      	uxtb	r2, r3
 8001160:	8979      	ldrh	r1, [r7, #10]
 8001162:	4b4a      	ldr	r3, [pc, #296]	; (800128c <HAL_I2C_Mem_Read+0x22c>)
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800116a:	68f8      	ldr	r0, [r7, #12]
 800116c:	f000 fb18 	bl	80017a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001176:	2200      	movs	r2, #0
 8001178:	2104      	movs	r1, #4
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	f000 f956 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e07c      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119c:	1c5a      	adds	r2, r3, #1
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011a6:	3b01      	subs	r3, #1
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	3b01      	subs	r3, #1
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d034      	beq.n	8001230 <HAL_I2C_Mem_Read+0x1d0>
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d130      	bne.n	8001230 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011d4:	2200      	movs	r2, #0
 80011d6:	2180      	movs	r1, #128	; 0x80
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f000 f927 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e04d      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	2bff      	cmp	r3, #255	; 0xff
 80011f0:	d90e      	bls.n	8001210 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	22ff      	movs	r2, #255	; 0xff
 80011f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	8979      	ldrh	r1, [r7, #10]
 8001200:	2300      	movs	r3, #0
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f000 fac9 	bl	80017a0 <I2C_TransferConfig>
 800120e:	e00f      	b.n	8001230 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001214:	b29a      	uxth	r2, r3
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800121e:	b2da      	uxtb	r2, r3
 8001220:	8979      	ldrh	r1, [r7, #10]
 8001222:	2300      	movs	r3, #0
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f000 fab8 	bl	80017a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001234:	b29b      	uxth	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d19a      	bne.n	8001170 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800123e:	68f8      	ldr	r0, [r7, #12]
 8001240:	f000 f98a 	bl	8001558 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e01a      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2220      	movs	r2, #32
 8001254:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6859      	ldr	r1, [r3, #4]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <HAL_I2C_Mem_Read+0x230>)
 8001262:	400b      	ands	r3, r1
 8001264:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2220      	movs	r2, #32
 800126a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	2200      	movs	r2, #0
 8001272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	e000      	b.n	8001284 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001282:	2302      	movs	r3, #2
  }
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	80002400 	.word	0x80002400
 8001290:	fe00e800 	.word	0xfe00e800

08001294 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af02      	add	r7, sp, #8
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	4608      	mov	r0, r1
 800129e:	4611      	mov	r1, r2
 80012a0:	461a      	mov	r2, r3
 80012a2:	4603      	mov	r3, r0
 80012a4:	817b      	strh	r3, [r7, #10]
 80012a6:	460b      	mov	r3, r1
 80012a8:	813b      	strh	r3, [r7, #8]
 80012aa:	4613      	mov	r3, r2
 80012ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	8979      	ldrh	r1, [r7, #10]
 80012b4:	4b20      	ldr	r3, [pc, #128]	; (8001338 <I2C_RequestMemoryWrite+0xa4>)
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012bc:	68f8      	ldr	r0, [r7, #12]
 80012be:	f000 fa6f 	bl	80017a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012c2:	69fa      	ldr	r2, [r7, #28]
 80012c4:	69b9      	ldr	r1, [r7, #24]
 80012c6:	68f8      	ldr	r0, [r7, #12]
 80012c8:	f000 f8ff 	bl	80014ca <I2C_WaitOnTXISFlagUntilTimeout>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e02c      	b.n	8001330 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d105      	bne.n	80012e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80012dc:	893b      	ldrh	r3, [r7, #8]
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
 80012e6:	e015      	b.n	8001314 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80012e8:	893b      	ldrh	r3, [r7, #8]
 80012ea:	0a1b      	lsrs	r3, r3, #8
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012f6:	69fa      	ldr	r2, [r7, #28]
 80012f8:	69b9      	ldr	r1, [r7, #24]
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f8e5 	bl	80014ca <I2C_WaitOnTXISFlagUntilTimeout>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e012      	b.n	8001330 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800130a:	893b      	ldrh	r3, [r7, #8]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	2200      	movs	r2, #0
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f000 f884 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e000      	b.n	8001330 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800132e:	2300      	movs	r3, #0
}
 8001330:	4618      	mov	r0, r3
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	80002000 	.word	0x80002000

0800133c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af02      	add	r7, sp, #8
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	4608      	mov	r0, r1
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	4603      	mov	r3, r0
 800134c:	817b      	strh	r3, [r7, #10]
 800134e:	460b      	mov	r3, r1
 8001350:	813b      	strh	r3, [r7, #8]
 8001352:	4613      	mov	r3, r2
 8001354:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	b2da      	uxtb	r2, r3
 800135a:	8979      	ldrh	r1, [r7, #10]
 800135c:	4b20      	ldr	r3, [pc, #128]	; (80013e0 <I2C_RequestMemoryRead+0xa4>)
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	2300      	movs	r3, #0
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f000 fa1c 	bl	80017a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	69b9      	ldr	r1, [r7, #24]
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f000 f8ac 	bl	80014ca <I2C_WaitOnTXISFlagUntilTimeout>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e02c      	b.n	80013d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800137c:	88fb      	ldrh	r3, [r7, #6]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d105      	bne.n	800138e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001382:	893b      	ldrh	r3, [r7, #8]
 8001384:	b2da      	uxtb	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	629a      	str	r2, [r3, #40]	; 0x28
 800138c:	e015      	b.n	80013ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800138e:	893b      	ldrh	r3, [r7, #8]
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	b29b      	uxth	r3, r3
 8001394:	b2da      	uxtb	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800139c:	69fa      	ldr	r2, [r7, #28]
 800139e:	69b9      	ldr	r1, [r7, #24]
 80013a0:	68f8      	ldr	r0, [r7, #12]
 80013a2:	f000 f892 	bl	80014ca <I2C_WaitOnTXISFlagUntilTimeout>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	e012      	b.n	80013d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013b0:	893b      	ldrh	r3, [r7, #8]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	2200      	movs	r2, #0
 80013c2:	2140      	movs	r1, #64	; 0x40
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f000 f831 	bl	800142c <I2C_WaitOnFlagUntilTimeout>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e000      	b.n	80013d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	80002000 	.word	0x80002000

080013e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d103      	bne.n	8001402 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2200      	movs	r2, #0
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	2b01      	cmp	r3, #1
 800140e:	d007      	beq.n	8001420 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	699a      	ldr	r2, [r3, #24]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	619a      	str	r2, [r3, #24]
  }
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	603b      	str	r3, [r7, #0]
 8001438:	4613      	mov	r3, r2
 800143a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800143c:	e031      	b.n	80014a2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001444:	d02d      	beq.n	80014a2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001446:	f7ff f99f 	bl	8000788 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	429a      	cmp	r2, r3
 8001454:	d302      	bcc.n	800145c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d122      	bne.n	80014a2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	699a      	ldr	r2, [r3, #24]
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	4013      	ands	r3, r2
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	429a      	cmp	r2, r3
 800146a:	bf0c      	ite	eq
 800146c:	2301      	moveq	r3, #1
 800146e:	2300      	movne	r3, #0
 8001470:	b2db      	uxtb	r3, r3
 8001472:	461a      	mov	r2, r3
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	429a      	cmp	r2, r3
 8001478:	d113      	bne.n	80014a2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	f043 0220 	orr.w	r2, r3, #32
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2220      	movs	r2, #32
 800148a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e00f      	b.n	80014c2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	699a      	ldr	r2, [r3, #24]
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	4013      	ands	r3, r2
 80014ac:	68ba      	ldr	r2, [r7, #8]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	bf0c      	ite	eq
 80014b2:	2301      	moveq	r3, #1
 80014b4:	2300      	movne	r3, #0
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	461a      	mov	r2, r3
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d0be      	beq.n	800143e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b084      	sub	sp, #16
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	60f8      	str	r0, [r7, #12]
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80014d6:	e033      	b.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f000 f87f 	bl	80015e0 <I2C_IsErrorOccurred>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e031      	b.n	8001550 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f2:	d025      	beq.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014f4:	f7ff f948 	bl	8000788 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	429a      	cmp	r2, r3
 8001502:	d302      	bcc.n	800150a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d11a      	bne.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	f003 0302 	and.w	r3, r3, #2
 8001514:	2b02      	cmp	r3, #2
 8001516:	d013      	beq.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151c:	f043 0220 	orr.w	r2, r3, #32
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2220      	movs	r2, #32
 8001528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2200      	movs	r2, #0
 8001538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e007      	b.n	8001550 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b02      	cmp	r3, #2
 800154c:	d1c4      	bne.n	80014d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001564:	e02f      	b.n	80015c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	68f8      	ldr	r0, [r7, #12]
 800156c:	f000 f838 	bl	80015e0 <I2C_IsErrorOccurred>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e02d      	b.n	80015d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800157a:	f7ff f905 	bl	8000788 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	429a      	cmp	r2, r3
 8001588:	d302      	bcc.n	8001590 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d11a      	bne.n	80015c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	f003 0320 	and.w	r3, r3, #32
 800159a:	2b20      	cmp	r3, #32
 800159c:	d013      	beq.n	80015c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a2:	f043 0220 	orr.w	r2, r3, #32
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2220      	movs	r2, #32
 80015ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2200      	movs	r2, #0
 80015b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e007      	b.n	80015d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0320 	and.w	r3, r3, #32
 80015d0:	2b20      	cmp	r3, #32
 80015d2:	d1c8      	bne.n	8001566 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	; 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015ec:	2300      	movs	r3, #0
 80015ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	f003 0310 	and.w	r3, r3, #16
 8001608:	2b00      	cmp	r3, #0
 800160a:	d068      	beq.n	80016de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2210      	movs	r2, #16
 8001612:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001614:	e049      	b.n	80016aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800161c:	d045      	beq.n	80016aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800161e:	f7ff f8b3 	bl	8000788 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	68ba      	ldr	r2, [r7, #8]
 800162a:	429a      	cmp	r2, r3
 800162c:	d302      	bcc.n	8001634 <I2C_IsErrorOccurred+0x54>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d13a      	bne.n	80016aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800163e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001646:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001656:	d121      	bne.n	800169c <I2C_IsErrorOccurred+0xbc>
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800165e:	d01d      	beq.n	800169c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001660:	7cfb      	ldrb	r3, [r7, #19]
 8001662:	2b20      	cmp	r3, #32
 8001664:	d01a      	beq.n	800169c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001674:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001676:	f7ff f887 	bl	8000788 <HAL_GetTick>
 800167a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800167c:	e00e      	b.n	800169c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800167e:	f7ff f883 	bl	8000788 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b19      	cmp	r3, #25
 800168a:	d907      	bls.n	800169c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800168c:	6a3b      	ldr	r3, [r7, #32]
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800169a:	e006      	b.n	80016aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	f003 0320 	and.w	r3, r3, #32
 80016a6:	2b20      	cmp	r3, #32
 80016a8:	d1e9      	bne.n	800167e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0320 	and.w	r3, r3, #32
 80016b4:	2b20      	cmp	r3, #32
 80016b6:	d003      	beq.n	80016c0 <I2C_IsErrorOccurred+0xe0>
 80016b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d0aa      	beq.n	8001616 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80016c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d103      	bne.n	80016d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2220      	movs	r2, #32
 80016ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80016d0:	6a3b      	ldr	r3, [r7, #32]
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d00b      	beq.n	8001708 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80016f0:	6a3b      	ldr	r3, [r7, #32]
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001700:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800170e:	2b00      	cmp	r3, #0
 8001710:	d00b      	beq.n	800172a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	f043 0308 	orr.w	r3, r3, #8
 8001718:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001722:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001730:	2b00      	cmp	r3, #0
 8001732:	d00b      	beq.n	800174c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	f043 0302 	orr.w	r3, r3, #2
 800173a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001744:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800174c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001750:	2b00      	cmp	r3, #0
 8001752:	d01c      	beq.n	800178e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f7ff fe45 	bl	80013e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	6859      	ldr	r1, [r3, #4]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b0d      	ldr	r3, [pc, #52]	; (800179c <I2C_IsErrorOccurred+0x1bc>)
 8001766:	400b      	ands	r3, r1
 8001768:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800176e:	6a3b      	ldr	r3, [r7, #32]
 8001770:	431a      	orrs	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2220      	movs	r2, #32
 800177a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800178e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001792:	4618      	mov	r0, r3
 8001794:	3728      	adds	r7, #40	; 0x28
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	fe00e800 	.word	0xfe00e800

080017a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	460b      	mov	r3, r1
 80017ac:	817b      	strh	r3, [r7, #10]
 80017ae:	4613      	mov	r3, r2
 80017b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017b2:	897b      	ldrh	r3, [r7, #10]
 80017b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80017b8:	7a7b      	ldrb	r3, [r7, #9]
 80017ba:	041b      	lsls	r3, r3, #16
 80017bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80017ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	685a      	ldr	r2, [r3, #4]
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	0d5b      	lsrs	r3, r3, #21
 80017da:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80017de:	4b08      	ldr	r3, [pc, #32]	; (8001800 <I2C_TransferConfig+0x60>)
 80017e0:	430b      	orrs	r3, r1
 80017e2:	43db      	mvns	r3, r3
 80017e4:	ea02 0103 	and.w	r1, r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80017f2:	bf00      	nop
 80017f4:	371c      	adds	r7, #28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	03ff63ff 	.word	0x03ff63ff

08001804 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b20      	cmp	r3, #32
 8001818:	d138      	bne.n	800188c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001820:	2b01      	cmp	r3, #1
 8001822:	d101      	bne.n	8001828 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001824:	2302      	movs	r3, #2
 8001826:	e032      	b.n	800188e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2224      	movs	r2, #36	; 0x24
 8001834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0201 	bic.w	r2, r2, #1
 8001846:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001856:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6819      	ldr	r1, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 0201 	orr.w	r2, r2, #1
 8001876:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2220      	movs	r2, #32
 800187c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	e000      	b.n	800188e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800188c:	2302      	movs	r3, #2
  }
}
 800188e:	4618      	mov	r0, r3
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800189a:	b480      	push	{r7}
 800189c:	b085      	sub	sp, #20
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b20      	cmp	r3, #32
 80018ae:	d139      	bne.n	8001924 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d101      	bne.n	80018be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018ba:	2302      	movs	r3, #2
 80018bc:	e033      	b.n	8001926 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2201      	movs	r2, #1
 80018c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2224      	movs	r2, #36	; 0x24
 80018ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f022 0201 	bic.w	r2, r2, #1
 80018dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	021b      	lsls	r3, r3, #8
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f042 0201 	orr.w	r2, r2, #1
 800190e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2220      	movs	r2, #32
 8001914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001920:	2300      	movs	r3, #0
 8001922:	e000      	b.n	8001926 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001924:	2302      	movs	r3, #2
  }
}
 8001926:	4618      	mov	r0, r3
 8001928:	3714      	adds	r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
	...

08001934 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800193a:	af00      	add	r7, sp, #0
 800193c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001940:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001944:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d102      	bne.n	800195a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	f001 b823 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800195a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 817d 	beq.w	8001c6a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001970:	4bbc      	ldr	r3, [pc, #752]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 030c 	and.w	r3, r3, #12
 8001978:	2b04      	cmp	r3, #4
 800197a:	d00c      	beq.n	8001996 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800197c:	4bb9      	ldr	r3, [pc, #740]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	2b08      	cmp	r3, #8
 8001986:	d15c      	bne.n	8001a42 <HAL_RCC_OscConfig+0x10e>
 8001988:	4bb6      	ldr	r3, [pc, #728]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001994:	d155      	bne.n	8001a42 <HAL_RCC_OscConfig+0x10e>
 8001996:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800199a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80019a2:	fa93 f3a3 	rbit	r3, r3
 80019a6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019aa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ae:	fab3 f383 	clz	r3, r3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	095b      	lsrs	r3, r3, #5
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d102      	bne.n	80019c8 <HAL_RCC_OscConfig+0x94>
 80019c2:	4ba8      	ldr	r3, [pc, #672]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	e015      	b.n	80019f4 <HAL_RCC_OscConfig+0xc0>
 80019c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019cc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80019d4:	fa93 f3a3 	rbit	r3, r3
 80019d8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80019dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019e0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80019e4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80019e8:	fa93 f3a3 	rbit	r3, r3
 80019ec:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80019f0:	4b9c      	ldr	r3, [pc, #624]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019f8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80019fc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001a00:	fa92 f2a2 	rbit	r2, r2
 8001a04:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001a08:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001a0c:	fab2 f282 	clz	r2, r2
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	f042 0220 	orr.w	r2, r2, #32
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	f002 021f 	and.w	r2, r2, #31
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a22:	4013      	ands	r3, r2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 811f 	beq.w	8001c68 <HAL_RCC_OscConfig+0x334>
 8001a2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f040 8116 	bne.w	8001c68 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	f000 bfaf 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a52:	d106      	bne.n	8001a62 <HAL_RCC_OscConfig+0x12e>
 8001a54:	4b83      	ldr	r3, [pc, #524]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a82      	ldr	r2, [pc, #520]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001a5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	e036      	b.n	8001ad0 <HAL_RCC_OscConfig+0x19c>
 8001a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10c      	bne.n	8001a8c <HAL_RCC_OscConfig+0x158>
 8001a72:	4b7c      	ldr	r3, [pc, #496]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a7b      	ldr	r2, [pc, #492]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	4b79      	ldr	r3, [pc, #484]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a78      	ldr	r2, [pc, #480]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001a84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	e021      	b.n	8001ad0 <HAL_RCC_OscConfig+0x19c>
 8001a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x184>
 8001a9e:	4b71      	ldr	r3, [pc, #452]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a70      	ldr	r2, [pc, #448]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001aa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b6e      	ldr	r3, [pc, #440]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a6d      	ldr	r2, [pc, #436]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	e00b      	b.n	8001ad0 <HAL_RCC_OscConfig+0x19c>
 8001ab8:	4b6a      	ldr	r3, [pc, #424]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a69      	ldr	r2, [pc, #420]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b67      	ldr	r3, [pc, #412]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a66      	ldr	r2, [pc, #408]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001aca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ace:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ad0:	4b64      	ldr	r3, [pc, #400]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad4:	f023 020f 	bic.w	r2, r3, #15
 8001ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001adc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	495f      	ldr	r1, [pc, #380]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d059      	beq.n	8001bae <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afa:	f7fe fe45 	bl	8000788 <HAL_GetTick>
 8001afe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b02:	e00a      	b.n	8001b1a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b04:	f7fe fe40 	bl	8000788 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b64      	cmp	r3, #100	; 0x64
 8001b12:	d902      	bls.n	8001b1a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	f000 bf43 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
 8001b1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b1e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b22:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001b26:	fa93 f3a3 	rbit	r3, r3
 8001b2a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001b2e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b32:	fab3 f383 	clz	r3, r3
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	095b      	lsrs	r3, r3, #5
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d102      	bne.n	8001b4c <HAL_RCC_OscConfig+0x218>
 8001b46:	4b47      	ldr	r3, [pc, #284]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	e015      	b.n	8001b78 <HAL_RCC_OscConfig+0x244>
 8001b4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b50:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b54:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001b58:	fa93 f3a3 	rbit	r3, r3
 8001b5c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b64:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001b68:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001b6c:	fa93 f3a3 	rbit	r3, r3
 8001b70:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001b74:	4b3b      	ldr	r3, [pc, #236]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b78:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b7c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001b80:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001b84:	fa92 f2a2 	rbit	r2, r2
 8001b88:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001b8c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001b90:	fab2 f282 	clz	r2, r2
 8001b94:	b2d2      	uxtb	r2, r2
 8001b96:	f042 0220 	orr.w	r2, r2, #32
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	f002 021f 	and.w	r2, r2, #31
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d0ab      	beq.n	8001b04 <HAL_RCC_OscConfig+0x1d0>
 8001bac:	e05d      	b.n	8001c6a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bae:	f7fe fdeb 	bl	8000788 <HAL_GetTick>
 8001bb2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bb6:	e00a      	b.n	8001bce <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bb8:	f7fe fde6 	bl	8000788 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b64      	cmp	r3, #100	; 0x64
 8001bc6:	d902      	bls.n	8001bce <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	f000 bee9 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
 8001bce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001bda:	fa93 f3a3 	rbit	r3, r3
 8001bde:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001be2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	095b      	lsrs	r3, r3, #5
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d102      	bne.n	8001c00 <HAL_RCC_OscConfig+0x2cc>
 8001bfa:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	e015      	b.n	8001c2c <HAL_RCC_OscConfig+0x2f8>
 8001c00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c04:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c08:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001c0c:	fa93 f3a3 	rbit	r3, r3
 8001c10:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001c14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c18:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001c1c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001c28:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <HAL_RCC_OscConfig+0x330>)
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c30:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001c34:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001c38:	fa92 f2a2 	rbit	r2, r2
 8001c3c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001c40:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001c44:	fab2 f282 	clz	r2, r2
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	f042 0220 	orr.w	r2, r2, #32
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	f002 021f 	and.w	r2, r2, #31
 8001c54:	2101      	movs	r1, #1
 8001c56:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1ab      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x284>
 8001c60:	e003      	b.n	8001c6a <HAL_RCC_OscConfig+0x336>
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 817d 	beq.w	8001f7a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c80:	4ba6      	ldr	r3, [pc, #664]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 030c 	and.w	r3, r3, #12
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d00b      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c8c:	4ba3      	ldr	r3, [pc, #652]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f003 030c 	and.w	r3, r3, #12
 8001c94:	2b08      	cmp	r3, #8
 8001c96:	d172      	bne.n	8001d7e <HAL_RCC_OscConfig+0x44a>
 8001c98:	4ba0      	ldr	r3, [pc, #640]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d16c      	bne.n	8001d7e <HAL_RCC_OscConfig+0x44a>
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001caa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001cb6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	fab3 f383 	clz	r3, r3
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	095b      	lsrs	r3, r3, #5
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d102      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x3a0>
 8001cce:	4b93      	ldr	r3, [pc, #588]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	e013      	b.n	8001cfc <HAL_RCC_OscConfig+0x3c8>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001cde:	fa93 f3a3 	rbit	r3, r3
 8001ce2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001cec:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001cf0:	fa93 f3a3 	rbit	r3, r3
 8001cf4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001cf8:	4b88      	ldr	r3, [pc, #544]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001d02:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d06:	fa92 f2a2 	rbit	r2, r2
 8001d0a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001d0e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001d12:	fab2 f282 	clz	r2, r2
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	f042 0220 	orr.w	r2, r2, #32
 8001d1c:	b2d2      	uxtb	r2, r2
 8001d1e:	f002 021f 	and.w	r2, r2, #31
 8001d22:	2101      	movs	r1, #1
 8001d24:	fa01 f202 	lsl.w	r2, r1, r2
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00a      	beq.n	8001d44 <HAL_RCC_OscConfig+0x410>
 8001d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d002      	beq.n	8001d44 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	f000 be2e 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d44:	4b75      	ldr	r3, [pc, #468]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d50:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	21f8      	movs	r1, #248	; 0xf8
 8001d5a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001d62:	fa91 f1a1 	rbit	r1, r1
 8001d66:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001d6a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001d6e:	fab1 f181 	clz	r1, r1
 8001d72:	b2c9      	uxtb	r1, r1
 8001d74:	408b      	lsls	r3, r1
 8001d76:	4969      	ldr	r1, [pc, #420]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d7c:	e0fd      	b.n	8001f7a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f000 8088 	beq.w	8001ea0 <HAL_RCC_OscConfig+0x56c>
 8001d90:	2301      	movs	r3, #1
 8001d92:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d96:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001da2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001da6:	fab3 f383 	clz	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001db0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	461a      	mov	r2, r3
 8001db8:	2301      	movs	r3, #1
 8001dba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbc:	f7fe fce4 	bl	8000788 <HAL_GetTick>
 8001dc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc4:	e00a      	b.n	8001ddc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc6:	f7fe fcdf 	bl	8000788 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d902      	bls.n	8001ddc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	f000 bde2 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
 8001ddc:	2302      	movs	r3, #2
 8001dde:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001de6:	fa93 f3a3 	rbit	r3, r3
 8001dea:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001dee:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df2:	fab3 f383 	clz	r3, r3
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	095b      	lsrs	r3, r3, #5
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d102      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4d8>
 8001e06:	4b45      	ldr	r3, [pc, #276]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	e013      	b.n	8001e34 <HAL_RCC_OscConfig+0x500>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e12:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001e1e:	2302      	movs	r3, #2
 8001e20:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001e24:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001e30:	4b3a      	ldr	r3, [pc, #232]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e34:	2202      	movs	r2, #2
 8001e36:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001e3a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001e3e:	fa92 f2a2 	rbit	r2, r2
 8001e42:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001e46:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001e4a:	fab2 f282 	clz	r2, r2
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	f042 0220 	orr.w	r2, r2, #32
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	f002 021f 	and.w	r2, r2, #31
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d0af      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e66:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	695b      	ldr	r3, [r3, #20]
 8001e7a:	21f8      	movs	r1, #248	; 0xf8
 8001e7c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e80:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001e84:	fa91 f1a1 	rbit	r1, r1
 8001e88:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001e8c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001e90:	fab1 f181 	clz	r1, r1
 8001e94:	b2c9      	uxtb	r1, r1
 8001e96:	408b      	lsls	r3, r1
 8001e98:	4920      	ldr	r1, [pc, #128]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	600b      	str	r3, [r1, #0]
 8001e9e:	e06c      	b.n	8001f7a <HAL_RCC_OscConfig+0x646>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001eb2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb6:	fab3 f383 	clz	r3, r3
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ec0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	2300      	movs	r3, #0
 8001eca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7fe fc5c 	bl	8000788 <HAL_GetTick>
 8001ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ed4:	e00a      	b.n	8001eec <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ed6:	f7fe fc57 	bl	8000788 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d902      	bls.n	8001eec <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	f000 bd5a 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
 8001eec:	2302      	movs	r3, #2
 8001eee:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001ef6:	fa93 f3a3 	rbit	r3, r3
 8001efa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001efe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f02:	fab3 f383 	clz	r3, r3
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	095b      	lsrs	r3, r3, #5
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d104      	bne.n	8001f20 <HAL_RCC_OscConfig+0x5ec>
 8001f16:	4b01      	ldr	r3, [pc, #4]	; (8001f1c <HAL_RCC_OscConfig+0x5e8>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	e015      	b.n	8001f48 <HAL_RCC_OscConfig+0x614>
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	2302      	movs	r3, #2
 8001f22:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001f2a:	fa93 f3a3 	rbit	r3, r3
 8001f2e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001f32:	2302      	movs	r3, #2
 8001f34:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001f38:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001f3c:	fa93 f3a3 	rbit	r3, r3
 8001f40:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001f44:	4bc8      	ldr	r3, [pc, #800]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 8001f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f48:	2202      	movs	r2, #2
 8001f4a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001f4e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f52:	fa92 f2a2 	rbit	r2, r2
 8001f56:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001f5a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001f5e:	fab2 f282 	clz	r2, r2
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	f042 0220 	orr.w	r2, r2, #32
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	f002 021f 	and.w	r2, r2, #31
 8001f6e:	2101      	movs	r1, #1
 8001f70:	fa01 f202 	lsl.w	r2, r1, r2
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1ad      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 8110 	beq.w	80021b0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d079      	beq.n	8002094 <HAL_RCC_OscConfig+0x760>
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001faa:	fa93 f3a3 	rbit	r3, r3
 8001fae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001fb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fb6:	fab3 f383 	clz	r3, r3
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4bab      	ldr	r3, [pc, #684]	; (800226c <HAL_RCC_OscConfig+0x938>)
 8001fc0:	4413      	add	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fca:	f7fe fbdd 	bl	8000788 <HAL_GetTick>
 8001fce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7fe fbd8 	bl	8000788 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d902      	bls.n	8001fea <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	f000 bcdb 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
 8001fea:	2302      	movs	r3, #2
 8001fec:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001ff4:	fa93 f3a3 	rbit	r3, r3
 8001ff8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001ffc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002000:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002004:	2202      	movs	r2, #2
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800200c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	fa93 f2a3 	rbit	r2, r3
 8002016:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800201a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002024:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002028:	2202      	movs	r2, #2
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002030:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	fa93 f2a3 	rbit	r2, r3
 800203a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800203e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002042:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002044:	4b88      	ldr	r3, [pc, #544]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 8002046:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800204c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002050:	2102      	movs	r1, #2
 8002052:	6019      	str	r1, [r3, #0]
 8002054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002058:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	fa93 f1a3 	rbit	r1, r3
 8002062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002066:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800206a:	6019      	str	r1, [r3, #0]
  return result;
 800206c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002070:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	fab3 f383 	clz	r3, r3
 800207a:	b2db      	uxtb	r3, r3
 800207c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002080:	b2db      	uxtb	r3, r3
 8002082:	f003 031f 	and.w	r3, r3, #31
 8002086:	2101      	movs	r1, #1
 8002088:	fa01 f303 	lsl.w	r3, r1, r3
 800208c:	4013      	ands	r3, r2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0a0      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x6a0>
 8002092:	e08d      	b.n	80021b0 <HAL_RCC_OscConfig+0x87c>
 8002094:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002098:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800209c:	2201      	movs	r2, #1
 800209e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	fa93 f2a3 	rbit	r2, r3
 80020ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80020b6:	601a      	str	r2, [r3, #0]
  return result;
 80020b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020bc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80020c0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	461a      	mov	r2, r3
 80020ca:	4b68      	ldr	r3, [pc, #416]	; (800226c <HAL_RCC_OscConfig+0x938>)
 80020cc:	4413      	add	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	461a      	mov	r2, r3
 80020d2:	2300      	movs	r3, #0
 80020d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d6:	f7fe fb57 	bl	8000788 <HAL_GetTick>
 80020da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020de:	e00a      	b.n	80020f6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e0:	f7fe fb52 	bl	8000788 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d902      	bls.n	80020f6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	f000 bc55 	b.w	80029a0 <HAL_RCC_OscConfig+0x106c>
 80020f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020fa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80020fe:	2202      	movs	r2, #2
 8002100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002106:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	fa93 f2a3 	rbit	r2, r3
 8002110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002114:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800211e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002122:	2202      	movs	r2, #2
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	fa93 f2a3 	rbit	r2, r3
 8002134:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002138:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002142:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002146:	2202      	movs	r2, #2
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800214e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	fa93 f2a3 	rbit	r2, r3
 8002158:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800215c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002160:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002162:	4b41      	ldr	r3, [pc, #260]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 8002164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002166:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800216a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800216e:	2102      	movs	r1, #2
 8002170:	6019      	str	r1, [r3, #0]
 8002172:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002176:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	fa93 f1a3 	rbit	r1, r3
 8002180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002184:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002188:	6019      	str	r1, [r3, #0]
  return result;
 800218a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800218e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	fab3 f383 	clz	r3, r3
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	f003 031f 	and.w	r3, r3, #31
 80021a4:	2101      	movs	r1, #1
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d197      	bne.n	80020e0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 81a1 	beq.w	8002508 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021cc:	4b26      	ldr	r3, [pc, #152]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 80021ce:	69db      	ldr	r3, [r3, #28]
 80021d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d116      	bne.n	8002206 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021d8:	4b23      	ldr	r3, [pc, #140]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	4a22      	ldr	r2, [pc, #136]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 80021de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e2:	61d3      	str	r3, [r2, #28]
 80021e4:	4b20      	ldr	r3, [pc, #128]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80021ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021f0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021fa:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80021fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002200:	2301      	movs	r3, #1
 8002202:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002206:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <HAL_RCC_OscConfig+0x93c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220e:	2b00      	cmp	r3, #0
 8002210:	d11a      	bne.n	8002248 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002212:	4b17      	ldr	r3, [pc, #92]	; (8002270 <HAL_RCC_OscConfig+0x93c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a16      	ldr	r2, [pc, #88]	; (8002270 <HAL_RCC_OscConfig+0x93c>)
 8002218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800221e:	f7fe fab3 	bl	8000788 <HAL_GetTick>
 8002222:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002226:	e009      	b.n	800223c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002228:	f7fe faae 	bl	8000788 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b64      	cmp	r3, #100	; 0x64
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e3b1      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <HAL_RCC_OscConfig+0x93c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0ef      	beq.n	8002228 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800224c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d10d      	bne.n	8002274 <HAL_RCC_OscConfig+0x940>
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	4a02      	ldr	r2, [pc, #8]	; (8002268 <HAL_RCC_OscConfig+0x934>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6213      	str	r3, [r2, #32]
 8002264:	e03c      	b.n	80022e0 <HAL_RCC_OscConfig+0x9ac>
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	10908120 	.word	0x10908120
 8002270:	40007000 	.word	0x40007000
 8002274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002278:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10c      	bne.n	800229e <HAL_RCC_OscConfig+0x96a>
 8002284:	4bc1      	ldr	r3, [pc, #772]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4ac0      	ldr	r2, [pc, #768]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 800228a:	f023 0301 	bic.w	r3, r3, #1
 800228e:	6213      	str	r3, [r2, #32]
 8002290:	4bbe      	ldr	r3, [pc, #760]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	4abd      	ldr	r2, [pc, #756]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 8002296:	f023 0304 	bic.w	r3, r3, #4
 800229a:	6213      	str	r3, [r2, #32]
 800229c:	e020      	b.n	80022e0 <HAL_RCC_OscConfig+0x9ac>
 800229e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b05      	cmp	r3, #5
 80022ac:	d10c      	bne.n	80022c8 <HAL_RCC_OscConfig+0x994>
 80022ae:	4bb7      	ldr	r3, [pc, #732]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	4ab6      	ldr	r2, [pc, #728]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022b4:	f043 0304 	orr.w	r3, r3, #4
 80022b8:	6213      	str	r3, [r2, #32]
 80022ba:	4bb4      	ldr	r3, [pc, #720]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022bc:	6a1b      	ldr	r3, [r3, #32]
 80022be:	4ab3      	ldr	r2, [pc, #716]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	6213      	str	r3, [r2, #32]
 80022c6:	e00b      	b.n	80022e0 <HAL_RCC_OscConfig+0x9ac>
 80022c8:	4bb0      	ldr	r3, [pc, #704]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	4aaf      	ldr	r2, [pc, #700]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	6213      	str	r3, [r2, #32]
 80022d4:	4bad      	ldr	r3, [pc, #692]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	4aac      	ldr	r2, [pc, #688]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80022da:	f023 0304 	bic.w	r3, r3, #4
 80022de:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 8081 	beq.w	80023f4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f2:	f7fe fa49 	bl	8000788 <HAL_GetTick>
 80022f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fa:	e00b      	b.n	8002314 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022fc:	f7fe fa44 	bl	8000788 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	f241 3288 	movw	r2, #5000	; 0x1388
 800230c:	4293      	cmp	r3, r2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e345      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
 8002314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002318:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800231c:	2202      	movs	r2, #2
 800231e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002324:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	fa93 f2a3 	rbit	r2, r3
 800232e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002332:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800233c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002340:	2202      	movs	r2, #2
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002348:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	fa93 f2a3 	rbit	r2, r3
 8002352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002356:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800235a:	601a      	str	r2, [r3, #0]
  return result;
 800235c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002360:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002364:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002366:	fab3 f383 	clz	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	095b      	lsrs	r3, r3, #5
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d102      	bne.n	8002380 <HAL_RCC_OscConfig+0xa4c>
 800237a:	4b84      	ldr	r3, [pc, #528]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	e013      	b.n	80023a8 <HAL_RCC_OscConfig+0xa74>
 8002380:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002384:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002388:	2202      	movs	r2, #2
 800238a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002390:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	fa93 f2a3 	rbit	r2, r3
 800239a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800239e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	4b79      	ldr	r3, [pc, #484]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023ac:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80023b0:	2102      	movs	r1, #2
 80023b2:	6011      	str	r1, [r2, #0]
 80023b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023b8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	fa92 f1a2 	rbit	r1, r2
 80023c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023c6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80023ca:	6011      	str	r1, [r2, #0]
  return result;
 80023cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80023d0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80023d4:	6812      	ldr	r2, [r2, #0]
 80023d6:	fab2 f282 	clz	r2, r2
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	f002 021f 	and.w	r2, r2, #31
 80023e6:	2101      	movs	r1, #1
 80023e8:	fa01 f202 	lsl.w	r2, r1, r2
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d084      	beq.n	80022fc <HAL_RCC_OscConfig+0x9c8>
 80023f2:	e07f      	b.n	80024f4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f4:	f7fe f9c8 	bl	8000788 <HAL_GetTick>
 80023f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023fc:	e00b      	b.n	8002416 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023fe:	f7fe f9c3 	bl	8000788 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	; 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e2c4      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
 8002416:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800241a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800241e:	2202      	movs	r2, #2
 8002420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002426:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	fa93 f2a3 	rbit	r2, r3
 8002430:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002434:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800243e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002442:	2202      	movs	r2, #2
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800244a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	fa93 f2a3 	rbit	r2, r3
 8002454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002458:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800245c:	601a      	str	r2, [r3, #0]
  return result;
 800245e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002462:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002466:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	b2db      	uxtb	r3, r3
 8002472:	f043 0302 	orr.w	r3, r3, #2
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d102      	bne.n	8002482 <HAL_RCC_OscConfig+0xb4e>
 800247c:	4b43      	ldr	r3, [pc, #268]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	e013      	b.n	80024aa <HAL_RCC_OscConfig+0xb76>
 8002482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002486:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800248a:	2202      	movs	r2, #2
 800248c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002492:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	fa93 f2a3 	rbit	r2, r3
 800249c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024a0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	4b39      	ldr	r3, [pc, #228]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024ae:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80024b2:	2102      	movs	r1, #2
 80024b4:	6011      	str	r1, [r2, #0]
 80024b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024ba:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	fa92 f1a2 	rbit	r1, r2
 80024c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024c8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80024cc:	6011      	str	r1, [r2, #0]
  return result;
 80024ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024d2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	fab2 f282 	clz	r2, r2
 80024dc:	b2d2      	uxtb	r2, r2
 80024de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	f002 021f 	and.w	r2, r2, #31
 80024e8:	2101      	movs	r1, #1
 80024ea:	fa01 f202 	lsl.w	r2, r1, r2
 80024ee:	4013      	ands	r3, r2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d184      	bne.n	80023fe <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024f4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d105      	bne.n	8002508 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024fc:	4b23      	ldr	r3, [pc, #140]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 80024fe:	69db      	ldr	r3, [r3, #28]
 8002500:	4a22      	ldr	r2, [pc, #136]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 8002502:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002506:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002508:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800250c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 8242 	beq.w	800299e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800251a:	4b1c      	ldr	r3, [pc, #112]	; (800258c <HAL_RCC_OscConfig+0xc58>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 030c 	and.w	r3, r3, #12
 8002522:	2b08      	cmp	r3, #8
 8002524:	f000 8213 	beq.w	800294e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002528:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800252c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	2b02      	cmp	r3, #2
 8002536:	f040 8162 	bne.w	80027fe <HAL_RCC_OscConfig+0xeca>
 800253a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800253e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002542:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002546:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002548:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800254c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	fa93 f2a3 	rbit	r2, r3
 8002556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800255a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800255e:	601a      	str	r2, [r3, #0]
  return result;
 8002560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002564:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002568:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256a:	fab3 f383 	clz	r3, r3
 800256e:	b2db      	uxtb	r3, r3
 8002570:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002574:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	461a      	mov	r2, r3
 800257c:	2300      	movs	r3, #0
 800257e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002580:	f7fe f902 	bl	8000788 <HAL_GetTick>
 8002584:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002588:	e00c      	b.n	80025a4 <HAL_RCC_OscConfig+0xc70>
 800258a:	bf00      	nop
 800258c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002590:	f7fe f8fa 	bl	8000788 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d901      	bls.n	80025a4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e1fd      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
 80025a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025a8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80025ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	fa93 f2a3 	rbit	r2, r3
 80025c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80025c8:	601a      	str	r2, [r3, #0]
  return result;
 80025ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ce:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80025d2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d4:	fab3 f383 	clz	r3, r3
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d102      	bne.n	80025ee <HAL_RCC_OscConfig+0xcba>
 80025e8:	4bb0      	ldr	r3, [pc, #704]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	e027      	b.n	800263e <HAL_RCC_OscConfig+0xd0a>
 80025ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025f2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80025f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002600:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	fa93 f2a3 	rbit	r2, r3
 800260a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800260e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002618:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800261c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002626:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	fa93 f2a3 	rbit	r2, r3
 8002630:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002634:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	4b9c      	ldr	r3, [pc, #624]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002642:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002646:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800264a:	6011      	str	r1, [r2, #0]
 800264c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002650:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002654:	6812      	ldr	r2, [r2, #0]
 8002656:	fa92 f1a2 	rbit	r1, r2
 800265a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800265e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002662:	6011      	str	r1, [r2, #0]
  return result;
 8002664:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002668:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800266c:	6812      	ldr	r2, [r2, #0]
 800266e:	fab2 f282 	clz	r2, r2
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	f042 0220 	orr.w	r2, r2, #32
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	f002 021f 	and.w	r2, r2, #31
 800267e:	2101      	movs	r1, #1
 8002680:	fa01 f202 	lsl.w	r2, r1, r2
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d182      	bne.n	8002590 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800268a:	4b88      	ldr	r3, [pc, #544]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002696:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800269e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	430b      	orrs	r3, r1
 80026ac:	497f      	ldr	r1, [pc, #508]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	604b      	str	r3, [r1, #4]
 80026b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026b6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80026ba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026c4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	fa93 f2a3 	rbit	r2, r3
 80026ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026d2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80026d6:	601a      	str	r2, [r3, #0]
  return result;
 80026d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026dc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80026e0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e2:	fab3 f383 	clz	r3, r3
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	461a      	mov	r2, r3
 80026f4:	2301      	movs	r3, #1
 80026f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f8:	f7fe f846 	bl	8000788 <HAL_GetTick>
 80026fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002700:	e009      	b.n	8002716 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002702:	f7fe f841 	bl	8000788 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e144      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
 8002716:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800271a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800271e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002728:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	fa93 f2a3 	rbit	r2, r3
 8002732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002736:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800273a:	601a      	str	r2, [r3, #0]
  return result;
 800273c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002740:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002744:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002746:	fab3 f383 	clz	r3, r3
 800274a:	b2db      	uxtb	r3, r3
 800274c:	095b      	lsrs	r3, r3, #5
 800274e:	b2db      	uxtb	r3, r3
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b01      	cmp	r3, #1
 8002758:	d102      	bne.n	8002760 <HAL_RCC_OscConfig+0xe2c>
 800275a:	4b54      	ldr	r3, [pc, #336]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	e027      	b.n	80027b0 <HAL_RCC_OscConfig+0xe7c>
 8002760:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002764:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002768:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800276c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002772:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	fa93 f2a3 	rbit	r2, r3
 800277c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002780:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800278a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800278e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002798:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	fa93 f2a3 	rbit	r2, r3
 80027a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	4b3f      	ldr	r3, [pc, #252]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80027b4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80027b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80027bc:	6011      	str	r1, [r2, #0]
 80027be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80027c2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	fa92 f1a2 	rbit	r1, r2
 80027cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80027d0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80027d4:	6011      	str	r1, [r2, #0]
  return result;
 80027d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80027da:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	fab2 f282 	clz	r2, r2
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	f042 0220 	orr.w	r2, r2, #32
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	f002 021f 	and.w	r2, r2, #31
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d082      	beq.n	8002702 <HAL_RCC_OscConfig+0xdce>
 80027fc:	e0cf      	b.n	800299e <HAL_RCC_OscConfig+0x106a>
 80027fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002802:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002806:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800280a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002810:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	fa93 f2a3 	rbit	r2, r3
 800281a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002822:	601a      	str	r2, [r3, #0]
  return result;
 8002824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002828:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800282c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282e:	fab3 f383 	clz	r3, r3
 8002832:	b2db      	uxtb	r3, r3
 8002834:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002838:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	461a      	mov	r2, r3
 8002840:	2300      	movs	r3, #0
 8002842:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7fd ffa0 	bl	8000788 <HAL_GetTick>
 8002848:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800284c:	e009      	b.n	8002862 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800284e:	f7fd ff9b 	bl	8000788 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e09e      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
 8002862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002866:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800286a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800286e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002874:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	fa93 f2a3 	rbit	r2, r3
 800287e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002882:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002886:	601a      	str	r2, [r3, #0]
  return result;
 8002888:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800288c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002890:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002892:	fab3 f383 	clz	r3, r3
 8002896:	b2db      	uxtb	r3, r3
 8002898:	095b      	lsrs	r3, r3, #5
 800289a:	b2db      	uxtb	r3, r3
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d104      	bne.n	80028b0 <HAL_RCC_OscConfig+0xf7c>
 80028a6:	4b01      	ldr	r3, [pc, #4]	; (80028ac <HAL_RCC_OscConfig+0xf78>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	e029      	b.n	8002900 <HAL_RCC_OscConfig+0xfcc>
 80028ac:	40021000 	.word	0x40021000
 80028b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028b4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80028b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028c2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	fa93 f2a3 	rbit	r2, r3
 80028cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028d0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028da:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80028de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028e8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	fa93 f2a3 	rbit	r2, r3
 80028f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	4b2b      	ldr	r3, [pc, #172]	; (80029ac <HAL_RCC_OscConfig+0x1078>)
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002904:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002908:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800290c:	6011      	str	r1, [r2, #0]
 800290e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002912:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002916:	6812      	ldr	r2, [r2, #0]
 8002918:	fa92 f1a2 	rbit	r1, r2
 800291c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002920:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002924:	6011      	str	r1, [r2, #0]
  return result;
 8002926:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800292a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800292e:	6812      	ldr	r2, [r2, #0]
 8002930:	fab2 f282 	clz	r2, r2
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	f042 0220 	orr.w	r2, r2, #32
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	f002 021f 	and.w	r2, r2, #31
 8002940:	2101      	movs	r1, #1
 8002942:	fa01 f202 	lsl.w	r2, r1, r2
 8002946:	4013      	ands	r3, r2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d180      	bne.n	800284e <HAL_RCC_OscConfig+0xf1a>
 800294c:	e027      	b.n	800299e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800294e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002952:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d101      	bne.n	8002962 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e01e      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002962:	4b12      	ldr	r3, [pc, #72]	; (80029ac <HAL_RCC_OscConfig+0x1078>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800296a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800296e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002972:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002976:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	429a      	cmp	r2, r3
 8002980:	d10b      	bne.n	800299a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002982:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002986:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800298a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800298e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002996:	429a      	cmp	r2, r3
 8002998:	d001      	beq.n	800299e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e000      	b.n	80029a0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000

080029b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b09e      	sub	sp, #120	; 0x78
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e162      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029c8:	4b90      	ldr	r3, [pc, #576]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d910      	bls.n	80029f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d6:	4b8d      	ldr	r3, [pc, #564]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f023 0207 	bic.w	r2, r3, #7
 80029de:	498b      	ldr	r1, [pc, #556]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e6:	4b89      	ldr	r3, [pc, #548]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d001      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e14a      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d008      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a04:	4b82      	ldr	r3, [pc, #520]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	497f      	ldr	r1, [pc, #508]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 80dc 	beq.w	8002bdc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d13c      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xf6>
 8002a2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a30:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a34:	fa93 f3a3 	rbit	r3, r3
 8002a38:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002a3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3c:	fab3 f383 	clz	r3, r3
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	095b      	lsrs	r3, r3, #5
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	f043 0301 	orr.w	r3, r3, #1
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d102      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xa6>
 8002a50:	4b6f      	ldr	r3, [pc, #444]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	e00f      	b.n	8002a76 <HAL_RCC_ClockConfig+0xc6>
 8002a56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a5a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	667b      	str	r3, [r7, #100]	; 0x64
 8002a64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a68:	663b      	str	r3, [r7, #96]	; 0x60
 8002a6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a6c:	fa93 f3a3 	rbit	r3, r3
 8002a70:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a72:	4b67      	ldr	r3, [pc, #412]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a7a:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a7c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a7e:	fa92 f2a2 	rbit	r2, r2
 8002a82:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002a84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a86:	fab2 f282 	clz	r2, r2
 8002a8a:	b2d2      	uxtb	r2, r2
 8002a8c:	f042 0220 	orr.w	r2, r2, #32
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	f002 021f 	and.w	r2, r2, #31
 8002a96:	2101      	movs	r1, #1
 8002a98:	fa01 f202 	lsl.w	r2, r1, r2
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d17b      	bne.n	8002b9a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e0f3      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d13c      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x178>
 8002aae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ab2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002abc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002abe:	fab3 f383 	clz	r3, r3
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	095b      	lsrs	r3, r3, #5
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	f043 0301 	orr.w	r3, r3, #1
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d102      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x128>
 8002ad2:	4b4f      	ldr	r3, [pc, #316]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	e00f      	b.n	8002af8 <HAL_RCC_ClockConfig+0x148>
 8002ad8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002adc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ae0:	fa93 f3a3 	rbit	r3, r3
 8002ae4:	647b      	str	r3, [r7, #68]	; 0x44
 8002ae6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002aea:	643b      	str	r3, [r7, #64]	; 0x40
 8002aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aee:	fa93 f3a3 	rbit	r3, r3
 8002af2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002af4:	4b46      	ldr	r3, [pc, #280]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002afc:	63ba      	str	r2, [r7, #56]	; 0x38
 8002afe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b00:	fa92 f2a2 	rbit	r2, r2
 8002b04:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b08:	fab2 f282 	clz	r2, r2
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	f042 0220 	orr.w	r2, r2, #32
 8002b12:	b2d2      	uxtb	r2, r2
 8002b14:	f002 021f 	and.w	r2, r2, #31
 8002b18:	2101      	movs	r1, #1
 8002b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b1e:	4013      	ands	r3, r2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d13a      	bne.n	8002b9a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0b2      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2e:	fa93 f3a3 	rbit	r3, r3
 8002b32:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b36:	fab3 f383 	clz	r3, r3
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	f043 0301 	orr.w	r3, r3, #1
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d102      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x1a0>
 8002b4a:	4b31      	ldr	r3, [pc, #196]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	e00d      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1bc>
 8002b50:	2302      	movs	r3, #2
 8002b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	623b      	str	r3, [r7, #32]
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	fa93 f3a3 	rbit	r3, r3
 8002b66:	61fb      	str	r3, [r7, #28]
 8002b68:	4b29      	ldr	r3, [pc, #164]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	61ba      	str	r2, [r7, #24]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	fa92 f2a2 	rbit	r2, r2
 8002b76:	617a      	str	r2, [r7, #20]
  return result;
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	fab2 f282 	clz	r2, r2
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	f042 0220 	orr.w	r2, r2, #32
 8002b84:	b2d2      	uxtb	r2, r2
 8002b86:	f002 021f 	and.w	r2, r2, #31
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b90:	4013      	ands	r3, r2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e079      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b9a:	4b1d      	ldr	r3, [pc, #116]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f023 0203 	bic.w	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	491a      	ldr	r1, [pc, #104]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bac:	f7fd fdec 	bl	8000788 <HAL_GetTick>
 8002bb0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb4:	f7fd fde8 	bl	8000788 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e061      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bca:	4b11      	ldr	r3, [pc, #68]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f003 020c 	and.w	r2, r3, #12
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d1eb      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d214      	bcs.n	8002c14 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b08      	ldr	r3, [pc, #32]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 0207 	bic.w	r2, r3, #7
 8002bf2:	4906      	ldr	r1, [pc, #24]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b04      	ldr	r3, [pc, #16]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d005      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e040      	b.n	8002c8e <HAL_RCC_ClockConfig+0x2de>
 8002c0c:	40022000 	.word	0x40022000
 8002c10:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d008      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <HAL_RCC_ClockConfig+0x2e8>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	491a      	ldr	r1, [pc, #104]	; (8002c98 <HAL_RCC_ClockConfig+0x2e8>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d009      	beq.n	8002c52 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c3e:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <HAL_RCC_ClockConfig+0x2e8>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	00db      	lsls	r3, r3, #3
 8002c4c:	4912      	ldr	r1, [pc, #72]	; (8002c98 <HAL_RCC_ClockConfig+0x2e8>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c52:	f000 f829 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 8002c56:	4601      	mov	r1, r0
 8002c58:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <HAL_RCC_ClockConfig+0x2e8>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c60:	22f0      	movs	r2, #240	; 0xf0
 8002c62:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	fa92 f2a2 	rbit	r2, r2
 8002c6a:	60fa      	str	r2, [r7, #12]
  return result;
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	fab2 f282 	clz	r2, r2
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	40d3      	lsrs	r3, r2
 8002c76:	4a09      	ldr	r2, [pc, #36]	; (8002c9c <HAL_RCC_ClockConfig+0x2ec>)
 8002c78:	5cd3      	ldrb	r3, [r2, r3]
 8002c7a:	fa21 f303 	lsr.w	r3, r1, r3
 8002c7e:	4a08      	ldr	r2, [pc, #32]	; (8002ca0 <HAL_RCC_ClockConfig+0x2f0>)
 8002c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002c82:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <HAL_RCC_ClockConfig+0x2f4>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fd fd3a 	bl	8000700 <HAL_InitTick>
  
  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3778      	adds	r7, #120	; 0x78
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	0800314c 	.word	0x0800314c
 8002ca0:	20000008 	.word	0x20000008
 8002ca4:	2000000c 	.word	0x2000000c

08002ca8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b08b      	sub	sp, #44	; 0x2c
 8002cac:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61fb      	str	r3, [r7, #28]
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002cc2:	4b29      	ldr	r3, [pc, #164]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f003 030c 	and.w	r3, r3, #12
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	d002      	beq.n	8002cd8 <HAL_RCC_GetSysClockFreq+0x30>
 8002cd2:	2b08      	cmp	r3, #8
 8002cd4:	d003      	beq.n	8002cde <HAL_RCC_GetSysClockFreq+0x36>
 8002cd6:	e03c      	b.n	8002d52 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cd8:	4b24      	ldr	r3, [pc, #144]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002cda:	623b      	str	r3, [r7, #32]
      break;
 8002cdc:	e03c      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002ce4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002ce8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	fa92 f2a2 	rbit	r2, r2
 8002cf0:	607a      	str	r2, [r7, #4]
  return result;
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	fab2 f282 	clz	r2, r2
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	40d3      	lsrs	r3, r2
 8002cfc:	4a1c      	ldr	r2, [pc, #112]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002cfe:	5cd3      	ldrb	r3, [r2, r3]
 8002d00:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002d02:	4b19      	ldr	r3, [pc, #100]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	220f      	movs	r2, #15
 8002d0c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	fa92 f2a2 	rbit	r2, r2
 8002d14:	60fa      	str	r2, [r7, #12]
  return result;
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	fab2 f282 	clz	r2, r2
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	40d3      	lsrs	r3, r2
 8002d20:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d008      	beq.n	8002d42 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d30:	4a0e      	ldr	r2, [pc, #56]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	fb02 f303 	mul.w	r3, r2, r3
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d40:	e004      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	4a0c      	ldr	r2, [pc, #48]	; (8002d78 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d46:	fb02 f303 	mul.w	r3, r2, r3
 8002d4a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4e:	623b      	str	r3, [r7, #32]
      break;
 8002d50:	e002      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d52:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d54:	623b      	str	r3, [r7, #32]
      break;
 8002d56:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d58:	6a3b      	ldr	r3, [r7, #32]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	372c      	adds	r7, #44	; 0x2c
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	007a1200 	.word	0x007a1200
 8002d70:	0800315c 	.word	0x0800315c
 8002d74:	0800316c 	.word	0x0800316c
 8002d78:	003d0900 	.word	0x003d0900

08002d7c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b092      	sub	sp, #72	; 0x48
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 80d4 	beq.w	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002da0:	4b4e      	ldr	r3, [pc, #312]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002da2:	69db      	ldr	r3, [r3, #28]
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10e      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	4b4b      	ldr	r3, [pc, #300]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	4a4a      	ldr	r2, [pc, #296]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db6:	61d3      	str	r3, [r2, #28]
 8002db8:	4b48      	ldr	r3, [pc, #288]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dca:	4b45      	ldr	r3, [pc, #276]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d118      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd6:	4b42      	ldr	r3, [pc, #264]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a41      	ldr	r2, [pc, #260]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de2:	f7fd fcd1 	bl	8000788 <HAL_GetTick>
 8002de6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	e008      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dea:	f7fd fccd 	bl	8000788 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b64      	cmp	r3, #100	; 0x64
 8002df6:	d901      	bls.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e169      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfc:	4b38      	ldr	r3, [pc, #224]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e08:	4b34      	ldr	r3, [pc, #208]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e10:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 8084 	beq.w	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d07c      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e28:	4b2c      	ldr	r3, [pc, #176]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e36:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3a:	fa93 f3a3 	rbit	r3, r3
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4b26      	ldr	r3, [pc, #152]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e4c:	4413      	add	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	461a      	mov	r2, r3
 8002e52:	2301      	movs	r3, #1
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e5a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5e:	fa93 f3a3 	rbit	r3, r3
 8002e62:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e70:	4413      	add	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	461a      	mov	r2, r3
 8002e76:	2300      	movs	r3, #0
 8002e78:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e7a:	4a18      	ldr	r2, [pc, #96]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e7e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d04b      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8a:	f7fd fc7d 	bl	8000788 <HAL_GetTick>
 8002e8e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e90:	e00a      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e92:	f7fd fc79 	bl	8000788 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e113      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	623b      	str	r3, [r7, #32]
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	fa93 f3a3 	rbit	r3, r3
 8002ebe:	61fb      	str	r3, [r7, #28]
  return result;
 8002ec0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec2:	fab3 f383 	clz	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d108      	bne.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002ed6:	4b01      	ldr	r3, [pc, #4]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	e00d      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40007000 	.word	0x40007000
 8002ee4:	10908100 	.word	0x10908100
 8002ee8:	2302      	movs	r3, #2
 8002eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	fa93 f3a3 	rbit	r3, r3
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	4b78      	ldr	r3, [pc, #480]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	2202      	movs	r2, #2
 8002efa:	613a      	str	r2, [r7, #16]
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	fa92 f2a2 	rbit	r2, r2
 8002f02:	60fa      	str	r2, [r7, #12]
  return result;
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	fab2 f282 	clz	r2, r2
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	f002 021f 	and.w	r2, r2, #31
 8002f16:	2101      	movs	r1, #1
 8002f18:	fa01 f202 	lsl.w	r2, r1, r2
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0b7      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002f22:	4b6d      	ldr	r3, [pc, #436]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f24:	6a1b      	ldr	r3, [r3, #32]
 8002f26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	496a      	ldr	r1, [pc, #424]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f34:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d105      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3c:	4b66      	ldr	r3, [pc, #408]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	4a65      	ldr	r2, [pc, #404]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f54:	4b60      	ldr	r3, [pc, #384]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	f023 0203 	bic.w	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	495d      	ldr	r1, [pc, #372]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f72:	4b59      	ldr	r3, [pc, #356]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	4956      	ldr	r1, [pc, #344]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d008      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f90:	4b51      	ldr	r3, [pc, #324]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	494e      	ldr	r1, [pc, #312]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fae:	4b4a      	ldr	r3, [pc, #296]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f023 0210 	bic.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	4947      	ldr	r1, [pc, #284]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002fcc:	4b42      	ldr	r3, [pc, #264]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd8:	493f      	ldr	r1, [pc, #252]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d008      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fea:	4b3b      	ldr	r3, [pc, #236]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f023 0220 	bic.w	r2, r3, #32
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	4938      	ldr	r1, [pc, #224]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d008      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003008:	4b33      	ldr	r3, [pc, #204]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	4930      	ldr	r1, [pc, #192]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003016:	4313      	orrs	r3, r2
 8003018:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0310 	and.w	r3, r3, #16
 8003022:	2b00      	cmp	r3, #0
 8003024:	d008      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003026:	4b2c      	ldr	r3, [pc, #176]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	4929      	ldr	r1, [pc, #164]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003034:	4313      	orrs	r3, r2
 8003036:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003044:	4b24      	ldr	r3, [pc, #144]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003050:	4921      	ldr	r1, [pc, #132]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003052:	4313      	orrs	r3, r2
 8003054:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305e:	2b00      	cmp	r3, #0
 8003060:	d008      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003062:	4b1d      	ldr	r3, [pc, #116]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003066:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306e:	491a      	ldr	r1, [pc, #104]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003080:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	4912      	ldr	r1, [pc, #72]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800308e:	4313      	orrs	r3, r2
 8003090:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d008      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800309e:	4b0e      	ldr	r3, [pc, #56]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	490b      	ldr	r1, [pc, #44]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80030bc:	4b06      	ldr	r3, [pc, #24]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c8:	4903      	ldr	r1, [pc, #12]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3748      	adds	r7, #72	; 0x48
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40021000 	.word	0x40021000

080030dc <memset>:
 80030dc:	4402      	add	r2, r0
 80030de:	4603      	mov	r3, r0
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d100      	bne.n	80030e6 <memset+0xa>
 80030e4:	4770      	bx	lr
 80030e6:	f803 1b01 	strb.w	r1, [r3], #1
 80030ea:	e7f9      	b.n	80030e0 <memset+0x4>

080030ec <__libc_init_array>:
 80030ec:	b570      	push	{r4, r5, r6, lr}
 80030ee:	4d0d      	ldr	r5, [pc, #52]	; (8003124 <__libc_init_array+0x38>)
 80030f0:	4c0d      	ldr	r4, [pc, #52]	; (8003128 <__libc_init_array+0x3c>)
 80030f2:	1b64      	subs	r4, r4, r5
 80030f4:	10a4      	asrs	r4, r4, #2
 80030f6:	2600      	movs	r6, #0
 80030f8:	42a6      	cmp	r6, r4
 80030fa:	d109      	bne.n	8003110 <__libc_init_array+0x24>
 80030fc:	4d0b      	ldr	r5, [pc, #44]	; (800312c <__libc_init_array+0x40>)
 80030fe:	4c0c      	ldr	r4, [pc, #48]	; (8003130 <__libc_init_array+0x44>)
 8003100:	f000 f818 	bl	8003134 <_init>
 8003104:	1b64      	subs	r4, r4, r5
 8003106:	10a4      	asrs	r4, r4, #2
 8003108:	2600      	movs	r6, #0
 800310a:	42a6      	cmp	r6, r4
 800310c:	d105      	bne.n	800311a <__libc_init_array+0x2e>
 800310e:	bd70      	pop	{r4, r5, r6, pc}
 8003110:	f855 3b04 	ldr.w	r3, [r5], #4
 8003114:	4798      	blx	r3
 8003116:	3601      	adds	r6, #1
 8003118:	e7ee      	b.n	80030f8 <__libc_init_array+0xc>
 800311a:	f855 3b04 	ldr.w	r3, [r5], #4
 800311e:	4798      	blx	r3
 8003120:	3601      	adds	r6, #1
 8003122:	e7f2      	b.n	800310a <__libc_init_array+0x1e>
 8003124:	0800317c 	.word	0x0800317c
 8003128:	0800317c 	.word	0x0800317c
 800312c:	0800317c 	.word	0x0800317c
 8003130:	08003180 	.word	0x08003180

08003134 <_init>:
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	bf00      	nop
 8003138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800313a:	bc08      	pop	{r3}
 800313c:	469e      	mov	lr, r3
 800313e:	4770      	bx	lr

08003140 <_fini>:
 8003140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003142:	bf00      	nop
 8003144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003146:	bc08      	pop	{r3}
 8003148:	469e      	mov	lr, r3
 800314a:	4770      	bx	lr
