// Seed: 4160360251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  input wire id_1;
  logic [1 : -1] id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd89
) (
    id_1
);
  output logic [7:0] id_1;
  wire _id_2;
  wire id_3;
  logic [id_2 : -1] id_4;
  always @(posedge id_3, posedge id_2) id_1[id_2] <= 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_4 = -1;
endmodule
