

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_ReRAM # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
4671e2e1cf4f00ca61c489ffa853fbbd  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_Op3Uf7"
Parsing file _cuobjdump_complete_output_Op3Uf7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SXSH8v"
Running: cat _ptx_SXSH8v | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kXxA1U
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kXxA1U --output-file  /dev/null 2> _ptx_SXSH8vinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SXSH8v _ptx2_kXxA1U _ptx_SXSH8vinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404220, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oCIjbk"
Running: cat _ptx_oCIjbk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zDqMlJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zDqMlJ --output-file  /dev/null 2> _ptx_oCIjbkinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oCIjbk _ptx2_zDqMlJ _ptx_oCIjbkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404210, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402a20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402b10, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402c00, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x4049f0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_OezrK8"
Running: cat _ptx_OezrK8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mlsa9x
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mlsa9x --output-file  /dev/null 2> _ptx_OezrK8info"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_OezrK8 _ptx2_mlsa9x _ptx_OezrK8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404a00, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x4059a0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_z39ONX"
Running: cat _ptx_z39ONX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_aLewsn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_aLewsn --output-file  /dev/null 2> _ptx_z39ONXinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_z39ONX _ptx2_aLewsn _ptx_z39ONXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405990, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x4063d0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TqOYnN"
Running: cat _ptx_TqOYnN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Wijekd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Wijekd --output-file  /dev/null 2> _ptx_TqOYnNinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TqOYnN _ptx2_Wijekd _ptx_TqOYnNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406350, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x4062c0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(3,0,0) tid=(31,18,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 135872 (ipc=271.7) sim_rate=135872 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 07:05:03 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(31,23,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,0,0) tid=(17,20,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1325,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1326,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1331,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1337,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1343,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1355,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1361,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1367,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1373,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1379,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1385,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1391,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1403,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1747,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 352026 (ipc=176.0) sim_rate=176013 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 07:05:04 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2428
gpu_sim_insn = 354304
gpu_ipc =     145.9242
gpu_tot_sim_cycle = 2428
gpu_tot_sim_insn = 354304
gpu_tot_ipc =     145.9242
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 337
gpu_stall_icnt2sh    = 203
gpu_total_sim_rate=177152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8104
	L1I_total_cache_misses = 1448
	L1I_total_cache_miss_rate = 0.1787
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 42, Miss_rate = 0.292, Pending_hits = 38, Reservation_fails = 250
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 144
	L1D_total_cache_misses = 42
	L1D_total_cache_miss_rate = 0.2917
	L1D_total_cache_pending_hits = 38
	L1D_total_cache_reservation_fails = 250
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 1152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 379904
gpgpu_n_tot_w_icount = 11872
gpgpu_n_stall_shd_mem = 3266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15
gpgpu_n_mem_write_global = 40
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960
gpgpu_n_store_insn = 320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6363	W0_Idle:24106	W0_Scoreboard:1579	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1120	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2880 {40:16,72:16,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2040 {136:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 320 {8:40,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 289 
averagemflatency = 248 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 2427 
mrq_lat_table:14 	2 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74 	39 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	18 	0 	0 	0 	0 	0 	13 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       233         0         0      2178         0      1792         0         0         0         0         0         0         0         0         0 
dram[1]:         0       915         0         0         0         0      1791         0         0         0         0         0         0         0         0         0 
dram[2]:         0      1252         0         0         0      1780         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1788         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1809         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2111         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17/10 = 1.700000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0         2         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 17
min_bank_accesses = 0!
chip skew: 5/2 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3750         0    none      none         853    none         271    none      none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none      none      none         278    none      none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         884    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none        1030    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         937    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         860    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0         0       269         0       271         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       278         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       289         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       278         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       277         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       281         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=1848 n_nop=1834 n_act=4 n_pre=0 n_req=5 n_rd=10 n_write=0 bw_util=0.01082
n_activity=64 dram_eff=0.3125
bk0: 2a 1838i bk1: 2a 1837i bk2: 0a 1848i bk3: 0a 1850i bk4: 4a 1835i bk5: 0a 1848i bk6: 2a 1837i bk7: 0a 1846i bk8: 0a 1847i bk9: 0a 1847i bk10: 0a 1847i bk11: 0a 1847i bk12: 0a 1848i bk13: 0a 1848i bk14: 0a 1848i bk15: 0a 1849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=1848 n_nop=1840 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.006494
n_activity=36 dram_eff=0.3333
bk0: 0a 1848i bk1: 4a 1834i bk2: 0a 1847i bk3: 0a 1848i bk4: 0a 1849i bk5: 0a 1849i bk6: 2a 1838i bk7: 0a 1847i bk8: 0a 1847i bk9: 0a 1847i bk10: 0a 1848i bk11: 0a 1848i bk12: 0a 1848i bk13: 0a 1848i bk14: 0a 1848i bk15: 0a 1848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=1848 n_nop=1840 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.006494
n_activity=34 dram_eff=0.3529
bk0: 0a 1848i bk1: 2a 1838i bk2: 0a 1847i bk3: 0a 1849i bk4: 0a 1849i bk5: 4a 1832i bk6: 0a 1847i bk7: 0a 1847i bk8: 0a 1847i bk9: 0a 1848i bk10: 0a 1848i bk11: 0a 1848i bk12: 0a 1848i bk13: 0a 1848i bk14: 0a 1848i bk15: 0a 1848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00378788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=1848 n_nop=1843 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.004329
n_activity=20 dram_eff=0.4
bk0: 0a 1848i bk1: 0a 1849i bk2: 0a 1849i bk3: 0a 1849i bk4: 0a 1849i bk5: 4a 1832i bk6: 0a 1847i bk7: 0a 1847i bk8: 0a 1847i bk9: 0a 1847i bk10: 0a 1847i bk11: 0a 1848i bk12: 0a 1848i bk13: 0a 1848i bk14: 0a 1848i bk15: 0a 1848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=1848 n_nop=1843 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.004329
n_activity=22 dram_eff=0.3636
bk0: 0a 1848i bk1: 0a 1849i bk2: 0a 1849i bk3: 0a 1849i bk4: 0a 1849i bk5: 4a 1834i bk6: 0a 1847i bk7: 0a 1847i bk8: 0a 1847i bk9: 0a 1847i bk10: 0a 1847i bk11: 0a 1848i bk12: 0a 1848i bk13: 0a 1848i bk14: 0a 1848i bk15: 0a 1848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=1848 n_nop=1843 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.004329
n_activity=22 dram_eff=0.3636
bk0: 0a 1848i bk1: 0a 1849i bk2: 0a 1849i bk3: 0a 1849i bk4: 0a 1849i bk5: 4a 1834i bk6: 0a 1847i bk7: 0a 1847i bk8: 0a 1847i bk9: 0a 1847i bk10: 0a 1847i bk11: 0a 1848i bk12: 0a 1848i bk13: 0a 1848i bk14: 0a 1848i bk15: 0a 1848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26, Miss = 4, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[1]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 3, Miss_rate = 0.120, Pending_hits = 3, Reservation_fails = 97
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 2, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 116
L2_total_cache_misses = 17
L2_total_cache_miss_rate = 0.1466
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=390
icnt_total_pkts_simt_to_mem=196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4655
	minimum = 6
	maximum = 34
Network latency average = 10.4828
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 9.3413
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00353896
	minimum = 0 (at node 19)
	maximum = 0.0247117 (at node 1)
Accepted packet rate average = 0.00353896
	minimum = 0 (at node 19)
	maximum = 0.0247117 (at node 1)
Injected flit rate average = 0.00893892
	minimum = 0 (at node 19)
	maximum = 0.0576606 (at node 1)
Accepted flit rate average= 0.00893892
	minimum = 0 (at node 19)
	maximum = 0.0568369 (at node 1)
Injected packet length average = 2.52586
Accepted packet length average = 2.52586
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4655 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 10.4828 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 9.3413 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00353896 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0247117 (1 samples)
Accepted packet rate average = 0.00353896 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0247117 (1 samples)
Injected flit rate average = 0.00893892 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0576606 (1 samples)
Accepted flit rate average = 0.00893892 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0568369 (1 samples)
Injected packet size average = 2.52586 (1 samples)
Accepted packet size average = 2.52586 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 177152 (inst/sec)
gpgpu_simulation_rate = 1214 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2428)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2428)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,13,0) tid=(31,12,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,10,0) tid=(31,4,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(25,17,0)
GPGPU-Sim uArch: cycles simulated: 3428  inst.: 669637 (ipc=315.3) sim_rate=223212 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 07:05:05 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,9,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 4928  inst.: 720086 (ipc=146.3) sim_rate=180021 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 07:05:06 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2923,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2924,2428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2931,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3116,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3122,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3138,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3158,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3193,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3202,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3209,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3220,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3223,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3238,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3255,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3284,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3401,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5096,2428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5097
gpu_sim_insn = 400564
gpu_ipc =      78.5882
gpu_tot_sim_cycle = 7525
gpu_tot_sim_insn = 754868
gpu_tot_ipc =     100.3147
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 337
gpu_stall_icnt2sh    = 392
gpu_total_sim_rate=188717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 44984
	L1I_total_cache_misses = 1684
	L1I_total_cache_miss_rate = 0.0374
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 187, Miss_rate = 0.189, Pending_hits = 183, Reservation_fails = 422
	L1D_cache_core[1]: Access = 1136, Miss = 221, Miss_rate = 0.195, Pending_hits = 230, Reservation_fails = 686
	L1D_cache_core[2]: Access = 1612, Miss = 312, Miss_rate = 0.194, Pending_hits = 289, Reservation_fails = 446
	L1D_cache_core[3]: Access = 992, Miss = 215, Miss_rate = 0.217, Pending_hits = 157, Reservation_fails = 638
	L1D_cache_core[4]: Access = 992, Miss = 92, Miss_rate = 0.093, Pending_hits = 273, Reservation_fails = 547
	L1D_cache_core[5]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 154, Reservation_fails = 670
	L1D_cache_core[6]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 199, Reservation_fails = 510
	L1D_cache_core[7]: Access = 992, Miss = 186, Miss_rate = 0.188, Pending_hits = 189, Reservation_fails = 571
	L1D_cache_core[8]: Access = 992, Miss = 253, Miss_rate = 0.255, Pending_hits = 118, Reservation_fails = 494
	L1D_cache_core[9]: Access = 992, Miss = 251, Miss_rate = 0.253, Pending_hits = 122, Reservation_fails = 568
	L1D_cache_core[10]: Access = 992, Miss = 230, Miss_rate = 0.232, Pending_hits = 139, Reservation_fails = 757
	L1D_cache_core[11]: Access = 992, Miss = 220, Miss_rate = 0.222, Pending_hits = 153, Reservation_fails = 541
	L1D_cache_core[12]: Access = 992, Miss = 214, Miss_rate = 0.216, Pending_hits = 152, Reservation_fails = 783
	L1D_cache_core[13]: Access = 992, Miss = 208, Miss_rate = 0.210, Pending_hits = 163, Reservation_fails = 627
	L1D_cache_core[14]: Access = 992, Miss = 212, Miss_rate = 0.214, Pending_hits = 161, Reservation_fails = 652
	L1D_total_cache_accesses = 15644
	L1D_total_cache_misses = 3201
	L1D_total_cache_miss_rate = 0.2046
	L1D_total_cache_pending_hits = 2682
	L1D_total_cache_reservation_fails = 8912
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4176
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1149
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4506
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3696
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4406
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2579968
gpgpu_n_tot_w_icount = 80624
gpgpu_n_stall_shd_mem = 11928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 273
gpgpu_n_mem_write_global = 5040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11460
gpgpu_n_store_insn = 5320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8928
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21048	W0_Idle:31521	W0_Scoreboard:10329	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1120	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2184 {8:273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202880 {40:5016,72:16,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37128 {136:273,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40320 {8:5040,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 348 
averagemflatency = 193 
max_icnt2mem_latency = 105 
max_icnt2sh_latency = 7524 
mrq_lat_table:135 	22 	13 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5139 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1613 	503 	528 	2744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	219 	60 	9 	0 	0 	0 	0 	13 	1505 	3522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       233         0         0      2178         0      1792       816         0         0         0         0         0         0         0         0 
dram[1]:         0       915         0         0         0         0      1791       791         0         0         0         0         0         0         0         0 
dram[2]:         0      1252         0         0         0      1780       614       833         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1788       644       603         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1809       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2111       800       867         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 190/20 = 9.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0         2         0        15        14         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0         0         0        15        14         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        15        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        14        16         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
total reads: 190
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3750         0    none      none         853    none         400      9481    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none      none      none         273      9562    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         884       272      9707    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none        1030      8865      7975    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         937      9431      4945    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         860      9174       271    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0         0       269         0       275       341         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       344       343         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       289       341       344         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       278       342       342         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       277       348       338         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       281       340       342         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=5729 n_nop=5658 n_act=5 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.02304
n_activity=270 dram_eff=0.4889
bk0: 2a 5719i bk1: 2a 5718i bk2: 0a 5729i bk3: 0a 5731i bk4: 4a 5716i bk5: 0a 5729i bk6: 30a 5653i bk7: 28a 5659i bk8: 0a 5727i bk9: 0a 5728i bk10: 0a 5728i bk11: 0a 5728i bk12: 0a 5729i bk13: 0a 5729i bk14: 0a 5729i bk15: 0a 5730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0010473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=5729 n_nop=5664 n_act=3 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02164
n_activity=240 dram_eff=0.5167
bk0: 0a 5729i bk1: 4a 5715i bk2: 0a 5728i bk3: 0a 5729i bk4: 0a 5730i bk5: 0a 5730i bk6: 30a 5656i bk7: 28a 5633i bk8: 0a 5728i bk9: 0a 5728i bk10: 0a 5729i bk11: 0a 5729i bk12: 0a 5729i bk13: 0a 5729i bk14: 0a 5729i bk15: 0a 5729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00488742
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=5729 n_nop=5663 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02164
n_activity=241 dram_eff=0.5145
bk0: 0a 5729i bk1: 2a 5719i bk2: 0a 5728i bk3: 0a 5730i bk4: 0a 5730i bk5: 4a 5713i bk6: 28a 5660i bk7: 28a 5639i bk8: 0a 5727i bk9: 0a 5729i bk10: 0a 5729i bk11: 0a 5729i bk12: 0a 5729i bk13: 0a 5729i bk14: 0a 5729i bk15: 0a 5729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00349101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=5729 n_nop=5660 n_act=3 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.02304
n_activity=251 dram_eff=0.5259
bk0: 0a 5729i bk1: 0a 5730i bk2: 0a 5730i bk3: 0a 5730i bk4: 0a 5730i bk5: 4a 5714i bk6: 30a 5653i bk7: 32a 5604i bk8: 0a 5727i bk9: 0a 5728i bk10: 0a 5728i bk11: 0a 5729i bk12: 0a 5729i bk13: 0a 5729i bk14: 0a 5729i bk15: 0a 5729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00663292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=5729 n_nop=5662 n_act=3 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.02234
n_activity=241 dram_eff=0.5311
bk0: 0a 5729i bk1: 0a 5730i bk2: 0a 5730i bk3: 0a 5730i bk4: 0a 5730i bk5: 4a 5715i bk6: 28a 5645i bk7: 32a 5613i bk8: 0a 5728i bk9: 0a 5728i bk10: 0a 5728i bk11: 0a 5729i bk12: 0a 5729i bk13: 0a 5729i bk14: 0a 5729i bk15: 0a 5729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0186769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=5729 n_nop=5666 n_act=3 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.02095
n_activity=234 dram_eff=0.5128
bk0: 0a 5729i bk1: 0a 5730i bk2: 0a 5730i bk3: 0a 5730i bk4: 0a 5730i bk5: 4a 5716i bk6: 28a 5660i bk7: 28a 5650i bk8: 0a 5727i bk9: 0a 5727i bk10: 0a 5727i bk11: 0a 5729i bk12: 0a 5729i bk13: 0a 5729i bk14: 0a 5729i bk15: 0a 5729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00645837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54, Miss = 18, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[1]: Access = 676, Miss = 15, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[2]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 16, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 687, Miss = 17, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 97
L2_cache_bank[6]: Access = 666, Miss = 15, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 556, Miss = 18, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 662, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5388
L2_total_cache_misses = 190
L2_total_cache_miss_rate = 0.0353
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5040
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=6750
icnt_total_pkts_simt_to_mem=10468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.6202
	minimum = 6
	maximum = 55
Network latency average = 13.4825
	minimum = 6
	maximum = 32
Slowest packet = 462
Flit latency average = 14.4733
	minimum = 6
	maximum = 31
Slowest flit = 4025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0766173
	minimum = 0.00274671 (at node 17)
	maximum = 0.132627 (at node 18)
Accepted packet rate average = 0.0766173
	minimum = 0.00274671 (at node 17)
	maximum = 0.132627 (at node 18)
Injected flit rate average = 0.120855
	minimum = 0.0137336 (at node 17)
	maximum = 0.209927 (at node 2)
Accepted flit rate average= 0.120855
	minimum = 0.00274671 (at node 17)
	maximum = 0.258191 (at node 18)
Injected packet length average = 1.57739
Accepted packet length average = 1.57739
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5428 (2 samples)
	minimum = 6 (2 samples)
	maximum = 44.5 (2 samples)
Network latency average = 11.9827 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Flit latency average = 11.9073 (2 samples)
	minimum = 6 (2 samples)
	maximum = 32.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0400781 (2 samples)
	minimum = 0.00137336 (2 samples)
	maximum = 0.0786694 (2 samples)
Accepted packet rate average = 0.0400781 (2 samples)
	minimum = 0.00137336 (2 samples)
	maximum = 0.0786694 (2 samples)
Injected flit rate average = 0.0648972 (2 samples)
	minimum = 0.00686678 (2 samples)
	maximum = 0.133794 (2 samples)
Accepted flit rate average = 0.0648972 (2 samples)
	minimum = 0.00137336 (2 samples)
	maximum = 0.157514 (2 samples)
Injected packet size average = 1.61927 (2 samples)
Accepted packet size average = 1.61927 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 188717 (inst/sec)
gpgpu_simulation_rate = 1881 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,7525)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1329,7525), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 3.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1330
gpu_sim_insn = 5360
gpu_ipc =       4.0301
gpu_tot_sim_cycle = 8855
gpu_tot_sim_insn = 760228
gpu_tot_ipc =      85.8530
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 337
gpu_stall_icnt2sh    = 392
gpu_total_sim_rate=190057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45140
	L1I_total_cache_misses = 1732
	L1I_total_cache_miss_rate = 0.0384
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 187, Miss_rate = 0.189, Pending_hits = 183, Reservation_fails = 422
	L1D_cache_core[1]: Access = 1136, Miss = 221, Miss_rate = 0.195, Pending_hits = 230, Reservation_fails = 686
	L1D_cache_core[2]: Access = 1612, Miss = 312, Miss_rate = 0.194, Pending_hits = 289, Reservation_fails = 446
	L1D_cache_core[3]: Access = 995, Miss = 216, Miss_rate = 0.217, Pending_hits = 157, Reservation_fails = 638
	L1D_cache_core[4]: Access = 992, Miss = 92, Miss_rate = 0.093, Pending_hits = 273, Reservation_fails = 547
	L1D_cache_core[5]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 154, Reservation_fails = 670
	L1D_cache_core[6]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 199, Reservation_fails = 510
	L1D_cache_core[7]: Access = 992, Miss = 186, Miss_rate = 0.188, Pending_hits = 189, Reservation_fails = 571
	L1D_cache_core[8]: Access = 992, Miss = 253, Miss_rate = 0.255, Pending_hits = 118, Reservation_fails = 494
	L1D_cache_core[9]: Access = 992, Miss = 251, Miss_rate = 0.253, Pending_hits = 122, Reservation_fails = 568
	L1D_cache_core[10]: Access = 992, Miss = 230, Miss_rate = 0.232, Pending_hits = 139, Reservation_fails = 757
	L1D_cache_core[11]: Access = 992, Miss = 220, Miss_rate = 0.222, Pending_hits = 153, Reservation_fails = 541
	L1D_cache_core[12]: Access = 992, Miss = 214, Miss_rate = 0.216, Pending_hits = 152, Reservation_fails = 783
	L1D_cache_core[13]: Access = 992, Miss = 208, Miss_rate = 0.210, Pending_hits = 163, Reservation_fails = 627
	L1D_cache_core[14]: Access = 992, Miss = 212, Miss_rate = 0.214, Pending_hits = 161, Reservation_fails = 652
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 3202
	L1D_total_cache_miss_rate = 0.2046
	L1D_total_cache_pending_hits = 2682
	L1D_total_cache_reservation_fails = 8912
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4195
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1144
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4506
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3715
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4406
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1732
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2585920
gpgpu_n_tot_w_icount = 80810
gpgpu_n_stall_shd_mem = 11928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 274
gpgpu_n_mem_write_global = 5041
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11480
gpgpu_n_store_insn = 5330
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69358
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8928
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21050	W0_Idle:33658	W0_Scoreboard:10692	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21664
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2192 {8:274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202952 {40:5016,72:17,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37264 {136:274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40328 {8:5041,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 348 
averagemflatency = 193 
max_icnt2mem_latency = 105 
max_icnt2sh_latency = 8854 
mrq_lat_table:139 	22 	13 	16 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5140 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1618 	503 	528 	2744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	220 	60 	9 	0 	0 	0 	0 	13 	1505 	3522 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       233       233         0         0      2178         0      1792       816         0         0         0         0         0         0         0         0 
dram[1]:       549       915         0         0         0         0      1791       791         0         0         0         0         0         0         0         0 
dram[2]:         0      1252         0         0         0      1780       614       833         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1788       644       603         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1809       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2111       800       867         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  1.000000      -nan      -nan  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 194/22 = 8.818182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         1         0         0         2         0        15        14         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         0         0        15        14         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        15        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        14        16         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        14        15         0         0         0         0         0         0         0         0 
total reads: 194
min_bank_accesses = 0!
chip skew: 34/31 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1875         0    none      none         853    none         400      9481    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none         273      9562    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         884       272      9707    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none        1030      8865      7975    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         937      9431      4945    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         860      9174       280    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0         0       269         0       275       341         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       344       343         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       289       341       344         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       278       342       342         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       277       348       338         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       281       340       342         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6741 n_nop=6666 n_act=6 n_pre=1 n_req=34 n_rd=68 n_write=0 bw_util=0.02018
n_activity=285 dram_eff=0.4772
bk0: 4a 6720i bk1: 2a 6729i bk2: 0a 6740i bk3: 0a 6742i bk4: 4a 6728i bk5: 0a 6741i bk6: 30a 6665i bk7: 28a 6671i bk8: 0a 6739i bk9: 0a 6740i bk10: 0a 6740i bk11: 0a 6740i bk12: 0a 6741i bk13: 0a 6741i bk14: 0a 6742i bk15: 0a 6743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000890076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6741 n_nop=6671 n_act=4 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01958
n_activity=262 dram_eff=0.5038
bk0: 4a 6727i bk1: 4a 6726i bk2: 0a 6739i bk3: 0a 6740i bk4: 0a 6742i bk5: 0a 6742i bk6: 30a 6668i bk7: 28a 6645i bk8: 0a 6740i bk9: 0a 6740i bk10: 0a 6741i bk11: 0a 6741i bk12: 0a 6741i bk13: 0a 6741i bk14: 0a 6742i bk15: 0a 6742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00415369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6741 n_nop=6675 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01839
n_activity=241 dram_eff=0.5145
bk0: 0a 6741i bk1: 2a 6731i bk2: 0a 6740i bk3: 0a 6742i bk4: 0a 6742i bk5: 4a 6725i bk6: 28a 6672i bk7: 28a 6651i bk8: 0a 6739i bk9: 0a 6741i bk10: 0a 6741i bk11: 0a 6741i bk12: 0a 6741i bk13: 0a 6741i bk14: 0a 6741i bk15: 0a 6741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00296692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6741 n_nop=6672 n_act=3 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01958
n_activity=251 dram_eff=0.5259
bk0: 0a 6741i bk1: 0a 6742i bk2: 0a 6742i bk3: 0a 6742i bk4: 0a 6742i bk5: 4a 6726i bk6: 30a 6665i bk7: 32a 6616i bk8: 0a 6739i bk9: 0a 6740i bk10: 0a 6740i bk11: 0a 6741i bk12: 0a 6741i bk13: 0a 6741i bk14: 0a 6741i bk15: 0a 6741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00563715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6741 n_nop=6674 n_act=3 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01899
n_activity=241 dram_eff=0.5311
bk0: 0a 6741i bk1: 0a 6742i bk2: 0a 6742i bk3: 0a 6742i bk4: 0a 6742i bk5: 4a 6727i bk6: 28a 6657i bk7: 32a 6625i bk8: 0a 6740i bk9: 0a 6740i bk10: 0a 6740i bk11: 0a 6741i bk12: 0a 6741i bk13: 0a 6741i bk14: 0a 6741i bk15: 0a 6741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.015873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6741 n_nop=6676 n_act=3 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01839
n_activity=242 dram_eff=0.5124
bk0: 0a 6741i bk1: 0a 6742i bk2: 0a 6742i bk3: 0a 6742i bk4: 0a 6742i bk5: 4a 6728i bk6: 28a 6672i bk7: 30a 6658i bk8: 0a 6739i bk9: 0a 6739i bk10: 0a 6739i bk11: 0a 6741i bk12: 0a 6741i bk13: 0a 6741i bk14: 0a 6741i bk15: 0a 6741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0054888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55, Miss = 19, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[1]: Access = 676, Miss = 15, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[2]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 16, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 687, Miss = 17, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 97
L2_cache_bank[6]: Access = 666, Miss = 15, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 556, Miss = 18, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 662, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5393
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=10475
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8
	minimum = 6
	maximum = 10
Network latency average = 7.8
	minimum = 6
	maximum = 10
Slowest packet = 10777
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 17218
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278474
	minimum = 0 (at node 0)
	maximum = 0.0037594 (at node 3)
Accepted packet rate average = 0.000278474
	minimum = 0 (at node 0)
	maximum = 0.0037594 (at node 3)
Injected flit rate average = 0.000779727
	minimum = 0 (at node 0)
	maximum = 0.0075188 (at node 17)
Accepted flit rate average= 0.000779727
	minimum = 0 (at node 0)
	maximum = 0.0157895 (at node 3)
Injected packet length average = 2.8
Accepted packet length average = 2.8
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6286 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33 (3 samples)
Network latency average = 10.5884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Flit latency average = 9.9382 (3 samples)
	minimum = 6 (3 samples)
	maximum = 23.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0268116 (3 samples)
	minimum = 0.000915571 (3 samples)
	maximum = 0.0536994 (3 samples)
Accepted packet rate average = 0.0268116 (3 samples)
	minimum = 0.000915571 (3 samples)
	maximum = 0.0536994 (3 samples)
Injected flit rate average = 0.0435247 (3 samples)
	minimum = 0.00457786 (3 samples)
	maximum = 0.0917023 (3 samples)
Accepted flit rate average = 0.0435247 (3 samples)
	minimum = 0.000915571 (3 samples)
	maximum = 0.110272 (3 samples)
Injected packet size average = 1.62335 (3 samples)
Accepted packet size average = 1.62335 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 190057 (inst/sec)
gpgpu_simulation_rate = 2213 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x4062c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8855)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1572,8855), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 4.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1573
gpu_sim_insn = 15120
gpu_ipc =       9.6122
gpu_tot_sim_cycle = 10428
gpu_tot_sim_insn = 775348
gpu_tot_ipc =      74.3525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 337
gpu_stall_icnt2sh    = 392
gpu_total_sim_rate=193837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45460
	L1I_total_cache_misses = 1780
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 187, Miss_rate = 0.189, Pending_hits = 183, Reservation_fails = 422
	L1D_cache_core[1]: Access = 1136, Miss = 221, Miss_rate = 0.195, Pending_hits = 230, Reservation_fails = 686
	L1D_cache_core[2]: Access = 1612, Miss = 312, Miss_rate = 0.194, Pending_hits = 289, Reservation_fails = 446
	L1D_cache_core[3]: Access = 995, Miss = 216, Miss_rate = 0.217, Pending_hits = 157, Reservation_fails = 638
	L1D_cache_core[4]: Access = 1040, Miss = 140, Miss_rate = 0.135, Pending_hits = 273, Reservation_fails = 547
	L1D_cache_core[5]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 154, Reservation_fails = 670
	L1D_cache_core[6]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 199, Reservation_fails = 510
	L1D_cache_core[7]: Access = 992, Miss = 186, Miss_rate = 0.188, Pending_hits = 189, Reservation_fails = 571
	L1D_cache_core[8]: Access = 992, Miss = 253, Miss_rate = 0.255, Pending_hits = 118, Reservation_fails = 494
	L1D_cache_core[9]: Access = 992, Miss = 251, Miss_rate = 0.253, Pending_hits = 122, Reservation_fails = 568
	L1D_cache_core[10]: Access = 992, Miss = 230, Miss_rate = 0.232, Pending_hits = 139, Reservation_fails = 757
	L1D_cache_core[11]: Access = 992, Miss = 220, Miss_rate = 0.222, Pending_hits = 153, Reservation_fails = 541
	L1D_cache_core[12]: Access = 992, Miss = 214, Miss_rate = 0.216, Pending_hits = 152, Reservation_fails = 783
	L1D_cache_core[13]: Access = 992, Miss = 208, Miss_rate = 0.210, Pending_hits = 163, Reservation_fails = 627
	L1D_cache_core[14]: Access = 992, Miss = 212, Miss_rate = 0.214, Pending_hits = 161, Reservation_fails = 652
	L1D_total_cache_accesses = 15695
	L1D_total_cache_misses = 3250
	L1D_total_cache_miss_rate = 0.2071
	L1D_total_cache_pending_hits = 2682
	L1D_total_cache_reservation_fails = 8912
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4259
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4506
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3779
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4406
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43680
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1780
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2602816
gpgpu_n_tot_w_icount = 81338
gpgpu_n_stall_shd_mem = 11928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 306
gpgpu_n_mem_write_global = 5057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12480
gpgpu_n_store_insn = 5830
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71370
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8928
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21059	W0_Idle:35657	W0_Scoreboard:11330	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:23	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22169
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2448 {8:306,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 205128 {40:5016,72:17,136:24,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41616 {136:306,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40456 {8:5057,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 348 
averagemflatency = 194 
max_icnt2mem_latency = 105 
max_icnt2sh_latency = 10427 
mrq_lat_table:181 	27 	23 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5140 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1667 	505 	528 	2744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	238 	72 	11 	0 	0 	0 	0 	13 	1505 	3522 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       233       233         0         0      2178         0      1792       816         0         0         0         0         0         0         0         0 
dram[1]:       549       915         0         0         0         0      1791       791         0         0         0         0         0         0         0         0 
dram[2]:       510      1252         0         0         0      1780       614       833         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1788       644       603         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1809       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2111       800       867         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  1.000000      -nan      -nan  2.000000      -nan 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  2.000000      -nan      -nan      -nan      -nan 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan  2.000000 18.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 18.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 261/23 = 11.347826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         1         0         0         2         0        19        18         0         0         0         0         0         0         0         0 
dram[1]:         3         2         0         0         0         0        19        18         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         2        18        18         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        19        20         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        18        20         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        18        19         0         0         0         0         0         0         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 42/39 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         2         2         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         2         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
chip skew: 4/2 = 2.00
average mf latency per bank:
dram[0]:       1875         0    none      none         853    none         338      6688    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none         271      6745    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none         884       270      6847    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none        1030      7055      5847    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         937      7394      3645    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         860      6475       251    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0         0       269         0       284       341         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       344       343         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       289       341       344         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       278       342       342         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       277       348       338         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       281       340       342         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8000b800, atomic=0 1 entries : 0x7f8c26f70ea0 :  mf: uid= 77342, sid04:w14, part=0, addr=0x8000b800, load , size=128, unknown  status = IN_PARTITION_DRAM (10426), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=7938 n_nop=7840 n_act=6 n_pre=1 n_req=46 n_rd=83 n_write=8 bw_util=0.02293
n_activity=396 dram_eff=0.4596
bk0: 4a 7917i bk1: 2a 7926i bk2: 0a 7937i bk3: 0a 7939i bk4: 4a 7925i bk5: 0a 7938i bk6: 37a 7815i bk7: 36a 7823i bk8: 0a 7936i bk9: 0a 7937i bk10: 0a 7937i bk11: 0a 7937i bk12: 0a 7938i bk13: 0a 7938i bk14: 0a 7939i bk15: 0a 7940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00655077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=7938 n_nop=7846 n_act=4 n_pre=0 n_req=44 n_rd=84 n_write=4 bw_util=0.02217
n_activity=358 dram_eff=0.4916
bk0: 6a 7920i bk1: 4a 7923i bk2: 0a 7936i bk3: 0a 7937i bk4: 0a 7939i bk5: 0a 7939i bk6: 38a 7847i bk7: 36a 7794i bk8: 0a 7937i bk9: 0a 7937i bk10: 0a 7938i bk11: 0a 7938i bk12: 0a 7938i bk13: 0a 7938i bk14: 0a 7939i bk15: 0a 7939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=7938 n_nop=7847 n_act=5 n_pre=0 n_req=43 n_rd=82 n_write=4 bw_util=0.02167
n_activity=353 dram_eff=0.4873
bk0: 4a 7924i bk1: 2a 7927i bk2: 0a 7937i bk3: 0a 7939i bk4: 0a 7939i bk5: 4a 7922i bk6: 36a 7853i bk7: 36a 7798i bk8: 0a 7936i bk9: 0a 7938i bk10: 0a 7938i bk11: 0a 7938i bk12: 0a 7938i bk13: 0a 7938i bk14: 0a 7938i bk15: 0a 7938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00377929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=7938 n_nop=7849 n_act=3 n_pre=0 n_req=43 n_rd=82 n_write=4 bw_util=0.02167
n_activity=340 dram_eff=0.5059
bk0: 0a 7938i bk1: 0a 7939i bk2: 0a 7939i bk3: 0a 7939i bk4: 0a 7939i bk5: 4a 7923i bk6: 38a 7846i bk7: 40a 7765i bk8: 0a 7936i bk9: 0a 7937i bk10: 0a 7937i bk11: 0a 7938i bk12: 0a 7938i bk13: 0a 7938i bk14: 0a 7938i bk15: 0a 7938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00566893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=7938 n_nop=7851 n_act=3 n_pre=0 n_req=42 n_rd=80 n_write=4 bw_util=0.02116
n_activity=329 dram_eff=0.5106
bk0: 0a 7938i bk1: 0a 7939i bk2: 0a 7939i bk3: 0a 7939i bk4: 0a 7939i bk5: 4a 7924i bk6: 36a 7836i bk7: 40a 7772i bk8: 0a 7937i bk9: 0a 7937i bk10: 0a 7937i bk11: 0a 7938i bk12: 0a 7938i bk13: 0a 7938i bk14: 0a 7938i bk15: 0a 7938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0172588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=7938 n_nop=7849 n_act=3 n_pre=0 n_req=43 n_rd=78 n_write=8 bw_util=0.02167
n_activity=361 dram_eff=0.4765
bk0: 0a 7938i bk1: 0a 7939i bk2: 0a 7939i bk3: 0a 7939i bk4: 0a 7939i bk5: 4a 7925i bk6: 36a 7821i bk7: 38a 7807i bk8: 0a 7936i bk9: 0a 7936i bk10: 0a 7936i bk11: 0a 7938i bk12: 0a 7938i bk13: 0a 7938i bk14: 0a 7938i bk15: 0a 7938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0124717

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59, Miss = 23, Miss_rate = 0.390, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[1]: Access = 680, Miss = 19, Miss_rate = 0.028, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[2]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 696, Miss = 20, Miss_rate = 0.029, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[4]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 691, Miss = 21, Miss_rate = 0.030, Pending_hits = 3, Reservation_fails = 97
L2_cache_bank[6]: Access = 670, Miss = 19, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 683, Miss = 22, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 667, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 560, Miss = 22, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 666, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 21, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5444
L2_total_cache_misses = 245
L2_total_cache_miss_rate = 0.0450
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=6962
icnt_total_pkts_simt_to_mem=10590
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.90196
	minimum = 6
	maximum = 32
Network latency average = 9.87255
	minimum = 6
	maximum = 32
Slowest packet = 10813
Flit latency average = 9.06209
	minimum = 6
	maximum = 28
Slowest flit = 17305
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00240164
	minimum = 0 (at node 0)
	maximum = 0.0324221 (at node 4)
Accepted packet rate average = 0.00240164
	minimum = 0 (at node 0)
	maximum = 0.0324221 (at node 4)
Injected flit rate average = 0.00720492
	minimum = 0 (at node 0)
	maximum = 0.0731087 (at node 4)
Accepted flit rate average= 0.00720492
	minimum = 0 (at node 0)
	maximum = 0.121424 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6969 (4 samples)
	minimum = 6 (4 samples)
	maximum = 32.75 (4 samples)
Network latency average = 10.4095 (4 samples)
	minimum = 6 (4 samples)
	maximum = 27 (4 samples)
Flit latency average = 9.71917 (4 samples)
	minimum = 6 (4 samples)
	maximum = 24.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0207091 (4 samples)
	minimum = 0.000686678 (4 samples)
	maximum = 0.0483801 (4 samples)
Accepted packet rate average = 0.0207091 (4 samples)
	minimum = 0.000686678 (4 samples)
	maximum = 0.0483801 (4 samples)
Injected flit rate average = 0.0344447 (4 samples)
	minimum = 0.00343339 (4 samples)
	maximum = 0.0870539 (4 samples)
Accepted flit rate average = 0.0344447 (4 samples)
	minimum = 0.000686678 (4 samples)
	maximum = 0.11306 (4 samples)
Injected packet size average = 1.66327 (4 samples)
Accepted packet size average = 1.66327 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 193837 (inst/sec)
gpgpu_simulation_rate = 2607 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10428)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10428)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(10,0,0) tid=(31,22,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(7,0,0) tid=(31,1,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(31,13,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(10,0,0) tid=(31,20,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(31,26,0)
GPGPU-Sim uArch: cycles simulated: 10928  inst.: 1181620 (ipc=812.5) sim_rate=196936 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 07:05:08 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(13,0,0) tid=(31,4,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,0,0) tid=(31,22,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,0,0) tid=(31,14,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(12,0,0) tid=(31,21,0)
GPGPU-Sim uArch: cycles simulated: 11928  inst.: 1575380 (ipc=533.4) sim_rate=225054 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 07:05:09 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1674,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1675,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1678,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1679,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1711,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1712,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1713,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1714,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1719,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1720,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1722,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1722,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1723,10428)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1723,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1747,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1748,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1759,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1760,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1765,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1766,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1779,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1780,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1784,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1785,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1789,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1790,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1790,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1791,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1800,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1801,10428)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,1,0) tid=(31,25,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(20,0,0) tid=(19,22,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(21,0,0) tid=(31,21,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2084,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2085,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2125,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2126,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2131,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2132,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2134,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2135,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2143,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2144,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2147,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2148,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2165,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2166,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2171,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2172,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2183,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2184,10428)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(12,1,0) tid=(23,13,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(11,1,0) tid=(15,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,1,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 12928  inst.: 2134408 (ipc=543.6) sim_rate=266801 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 07:05:10 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(9,1,0) tid=(31,9,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(8,1,0) tid=(23,18,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,1,0) tid=(15,19,0)
GPGPU-Sim uArch: cycles simulated: 13428  inst.: 2457480 (ipc=560.7) sim_rate=273053 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 07:05:11 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,1,0) tid=(31,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3278,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3279,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3529,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3530,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3549,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3550,10428)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(12,1,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3607,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3608,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3609,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3610,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3652,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3653,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3664,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3665,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3677,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3678,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3719,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3720,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3732,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3733,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3749,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3750,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3757,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3758,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3801,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3802,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3805,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(16,1,0) tid=(31,19,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3806,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3845,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3846,10428)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,2,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3964,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3965,10428)
GPGPU-Sim uArch: cycles simulated: 14428  inst.: 2855644 (ipc=520.1) sim_rate=285564 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 07:05:12 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4020,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4021,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4022,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4023,10428)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,2,0) tid=(23,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4060,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4061,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4063,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4064,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4087,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4088,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4123,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4124,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4148,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4149,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4163,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4164,10428)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,2,0) tid=(27,2,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,2,0) tid=(31,8,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(11,2,0) tid=(27,13,0)
GPGPU-Sim uArch: cycles simulated: 14928  inst.: 3205704 (ipc=540.1) sim_rate=291427 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 07:05:13 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(11,2,0) tid=(23,9,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,2,0) tid=(31,24,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4853,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4854,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4883,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4884,10428)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(14,2,0) tid=(31,28,0)
GPGPU-Sim uArch: cycles simulated: 15428  inst.: 3487028 (ipc=542.3) sim_rate=290585 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 07:05:14 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,2,0) tid=(31,24,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5387,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5388,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5453,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5454,10428)
GPGPU-Sim uArch: cycles simulated: 15928  inst.: 3648532 (ipc=522.4) sim_rate=280656 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 07:05:15 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5500,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5501,10428)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(12,2,0) tid=(31,28,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5544,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5545,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5563,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5564,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5609,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5610,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5624,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5625,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5630,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5631,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5632,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5633,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5634,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5635,10428)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(14,2,0) tid=(11,29,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5729,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5730,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5747,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5748,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5757,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5758,10428)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(21,2,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5864,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5865,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5910,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5911,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5958,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5959,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5978,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5979,10428)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(24,2,0) tid=(23,25,0)
GPGPU-Sim uArch: cycles simulated: 16428  inst.: 3955520 (ipc=530.0) sim_rate=282537 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 07:05:16 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6024,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6025,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6028,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6029,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6038,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6039,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6048,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6049,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6050,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6051,10428)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,3,0) tid=(23,13,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6320,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6321,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6341,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6342,10428)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,3,0) tid=(31,5,0)
GPGPU-Sim uArch: cycles simulated: 16928  inst.: 4285976 (ipc=540.1) sim_rate=285731 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 07:05:17 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(13,3,0) tid=(19,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6685,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6686,10428)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,3,0) tid=(31,31,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,3,0) tid=(31,31,0)
GPGPU-Sim uArch: cycles simulated: 17428  inst.: 4596532 (ipc=545.9) sim_rate=287283 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 07:05:18 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(10,3,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7357,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7358,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7375,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7376,10428)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(15,3,0) tid=(31,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7487,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7488,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7499,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7500,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7501,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7502,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7503,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7504,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7542,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7543,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7552,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7553,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7585,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7586,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7613,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7614,10428)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(15,3,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7649,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7650,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7658,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7659,10428)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(22,3,0) tid=(23,20,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7795,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7796,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7858,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7859,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7867,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7868,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7897,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7898,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7898,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7899,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7907,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7908,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7909,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7910,10428)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,4,0) tid=(15,30,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7946,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7947,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7966,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7967,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7989,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7990,10428)
GPGPU-Sim uArch: cycles simulated: 18428  inst.: 5045004 (ipc=533.7) sim_rate=296764 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 07:05:19 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8037,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8038,10428)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8157,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8158,10428)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(13,4,0) tid=(19,26,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(10,4,0) tid=(31,12,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,4,0) tid=(3,16,0)
GPGPU-Sim uArch: cycles simulated: 18928  inst.: 5402880 (ipc=544.4) sim_rate=300160 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 07:05:20 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(10,4,0) tid=(23,21,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8755,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8756,10428)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,4,0) tid=(31,29,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(10,4,0) tid=(31,24,0)
GPGPU-Sim uArch: cycles simulated: 19428  inst.: 5677748 (ipc=544.7) sim_rate=298828 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 07:05:21 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9346,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9347,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9361,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9362,10428)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,4,0) tid=(31,31,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9419,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9420,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9439,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9440,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9483,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9483,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9484,10428)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9484,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9489,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9490,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9498,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9499,10428)
GPGPU-Sim uArch: cycles simulated: 19928  inst.: 5792788 (ipc=528.2) sim_rate=289639 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 07:05:22 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9501,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9502,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9516,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9517,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9534,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9535,10428)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(20,4,0) tid=(31,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9595,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9596,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9597,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9598,10428)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(15,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9740,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9741,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9775,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9776,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9844,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9845,10428)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(24,4,0) tid=(31,27,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9859,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9860,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9885,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9886,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9889,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9890,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9902,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9903,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9923,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9924,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9926,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9926,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9927,10428)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9927,10428)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,5,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 20428  inst.: 6145440 (ipc=537.0) sim_rate=292640 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 07:05:23 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,5,0) tid=(23,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10230,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10231,10428)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(11,5,0) tid=(23,9,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,5,0) tid=(3,25,0)
GPGPU-Sim uArch: cycles simulated: 20928  inst.: 6491048 (ipc=544.4) sim_rate=295047 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 07:05:24 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,5,0) tid=(19,31,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10730,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10731,10428)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(11,5,0) tid=(31,29,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,5,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11204,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11205,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11333,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11334,10428)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(9,5,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11339,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11340,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11345,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11346,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11398,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11399,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11399,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11400,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11491,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11492,10428)
GPGPU-Sim uArch: cycles simulated: 21928  inst.: 6869276 (ipc=529.9) sim_rate=298664 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 07:05:25 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11517,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11518,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11523,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11524,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11528,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11529,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11541,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11542,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11556,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11557,10428)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,6,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11568,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11569,10428)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(17,5,0) tid=(11,27,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11744,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11745,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11750,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11751,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11751,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11751,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11752,10428)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11752,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11795,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11796,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11808,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11809,10428)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(22,5,0) tid=(31,30,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11907,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11908,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11934,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11935,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11940,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11941,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11942,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11943,10428)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,6,0) tid=(31,5,0)
GPGPU-Sim uArch: cycles simulated: 22428  inst.: 7226004 (ipc=537.6) sim_rate=301083 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 07:05:26 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(9,6,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12294,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12295,10428)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(10,6,0) tid=(27,17,0)
GPGPU-Sim uArch: cycles simulated: 22928  inst.: 7552564 (ipc=542.2) sim_rate=302102 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 07:05:27 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,6,0) tid=(31,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12590,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12591,10428)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(14,6,0) tid=(31,16,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(13,6,0) tid=(31,13,0)
GPGPU-Sim uArch: cycles simulated: 23428  inst.: 7788916 (ipc=539.5) sim_rate=299573 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 07:05:28 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13232,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13233,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13268,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13269,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13295,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13296,10428)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(7,6,0) tid=(31,27,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13310,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13311,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13382,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13383,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13392,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13393,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13409,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13410,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13419,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13420,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13505,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13506,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13513,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13514,10428)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(14,6,0) tid=(3,22,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13582,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13583,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13611,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13612,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13624,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13625,10428)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,7,0) tid=(27,28,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13683,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13684,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13688,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13689,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13728,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13729,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13806,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13807,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13807,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13808,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13819,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13820,10428)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(3,7,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13834,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13835,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13856,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13857,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13928,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13928,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13929,10428)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13929,10428)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 24428  inst.: 8282832 (ipc=536.2) sim_rate=295815 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 07:05:30 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,7,0) tid=(27,17,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14166,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14167,10428)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(7,7,0) tid=(11,3,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,7,0) tid=(31,21,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,7,0) tid=(31,28,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14603,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14604,10428)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(10,7,0) tid=(31,19,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(9,7,0) tid=(31,28,0)
GPGPU-Sim uArch: cycles simulated: 25428  inst.: 8844756 (ipc=538.0) sim_rate=304991 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 07:05:31 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15246,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15247,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15316,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15317,10428)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(9,7,0) tid=(31,24,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15383,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15384,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15423,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15424,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15427,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15428,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15461,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15462,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15498,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15499,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15513,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15514,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15527,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15528,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15533,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15534,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15554,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15555,10428)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(21,7,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15622,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15622,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15623,10428)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15623,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15713,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15714,10428)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(24,7,0) tid=(11,16,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15734,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15735,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15806,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15807,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15816,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15817,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15831,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15832,10428)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(15,7,0) tid=(3,16,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15869,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15870,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15921,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15922,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15924,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15925,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15931,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15932,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15948,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15949,10428)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,8,0) tid=(27,6,0)
GPGPU-Sim uArch: cycles simulated: 26428  inst.: 9308360 (ipc=533.3) sim_rate=300269 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 07:05:33 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(12,8,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16176,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16177,10428)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,8,0) tid=(27,20,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(13,8,0) tid=(27,4,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(6,8,0) tid=(31,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16584,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16585,10428)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(8,8,0) tid=(31,11,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,8,0) tid=(31,22,0)
GPGPU-Sim uArch: cycles simulated: 27428  inst.: 9904308 (ipc=537.0) sim_rate=309509 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 07:05:34 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17190,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17191,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17220,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17221,10428)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(14,8,0) tid=(31,17,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17382,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17383,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17394,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17395,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17404,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17405,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17408,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17409,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17442,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17443,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17467,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17468,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17486,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17487,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17491,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17492,10428)
GPGPU-Sim uArch: cycles simulated: 27928  inst.: 10033104 (ipc=529.0) sim_rate=304033 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 07:05:35 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17511,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17512,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17527,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17528,10428)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,9,0) tid=(11,26,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17575,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17576,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17628,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17629,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17632,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17633,10428)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(17,8,0) tid=(27,23,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17786,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17787,10428)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(2,9,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17814,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17815,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17822,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17823,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17825,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17826,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17863,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17864,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17871,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17872,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17905,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17906,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17907,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17908,10428)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,9,0) tid=(19,1,0)
GPGPU-Sim uArch: cycles simulated: 28428  inst.: 10395372 (ipc=534.4) sim_rate=305746 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 07:05:36 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,9,0) tid=(27,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18081,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18082,10428)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(7,9,0) tid=(11,12,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,9,0) tid=(31,6,0)
GPGPU-Sim uArch: cycles simulated: 28928  inst.: 10713332 (ipc=537.2) sim_rate=306095 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 07:05:37 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18515,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18516,10428)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(8,9,0) tid=(31,25,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(12,9,0) tid=(31,24,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,9,0) tid=(31,19,0)
GPGPU-Sim uArch: cycles simulated: 29428  inst.: 10952692 (ipc=535.6) sim_rate=304241 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 07:05:38 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19218,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19219,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19243,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19244,10428)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(14,9,0) tid=(31,23,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19375,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19376,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19377,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19378,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19398,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19399,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19450,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19451,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19477,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19478,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19482,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19483,10428)
GPGPU-Sim uArch: cycles simulated: 29928  inst.: 11079792 (ipc=528.4) sim_rate=299453 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 07:05:39 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19533,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19534,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19563,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19564,10428)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(16,9,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19587,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19588,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19599,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19600,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19615,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19616,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19625,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19626,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19650,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19651,10428)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(24,9,0) tid=(27,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19779,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19780,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19801,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19802,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19813,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19814,10428)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(3,10,0) tid=(23,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19857,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19858,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19894,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19895,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19898,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19899,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19943,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19944,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19958,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19959,10428)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(6,10,0) tid=(27,16,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19983,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19984,10428)
GPGPU-Sim uArch: cycles simulated: 30428  inst.: 11425668 (ipc=532.5) sim_rate=300675 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 07:05:40 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(8,10,0) tid=(15,5,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(11,10,0) tid=(23,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,10,0) tid=(7,16,0)
GPGPU-Sim uArch: cycles simulated: 30928  inst.: 11758004 (ipc=535.7) sim_rate=293950 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 07:05:42 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(4,10,0) tid=(31,26,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20584,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20585,10428)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,10,0) tid=(31,27,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(7,10,0) tid=(31,30,0)
GPGPU-Sim uArch: cycles simulated: 31428  inst.: 12009716 (ipc=535.0) sim_rate=292919 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 07:05:43 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21263,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21264,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21293,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21294,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21307,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21308,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21312,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21313,10428)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(17,10,0) tid=(31,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21376,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21377,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21404,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21405,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21436,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21437,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21486,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21487,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21488,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21489,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21494,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21495,10428)
GPGPU-Sim uArch: cycles simulated: 31928  inst.: 12134860 (ipc=528.3) sim_rate=288925 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 07:05:44 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21508,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21509,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21535,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21536,10428)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(16,10,0) tid=(15,20,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21549,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21550,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21558,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21559,10428)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(21,10,0) tid=(23,21,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21707,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21708,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21711,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21712,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21726,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21727,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21793,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21794,10428)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,11,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21822,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21823,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21846,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21847,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21899,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21900,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21900,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21901,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21915,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21916,10428)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(12,11,0) tid=(27,17,0)
GPGPU-Sim uArch: cycles simulated: 32428  inst.: 12503104 (ipc=533.1) sim_rate=290769 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 07:05:45 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(11,11,0) tid=(19,29,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22109,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22110,10428)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(7,11,0) tid=(19,20,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(7,11,0) tid=(3,18,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(5,11,0) tid=(31,27,0)
GPGPU-Sim uArch: cycles simulated: 32928  inst.: 12835572 (ipc=536.0) sim_rate=291717 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 07:05:46 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22570,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22571,10428)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,11,0) tid=(31,14,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(10,11,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23207,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23208,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23219,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23220,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23280,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23281,10428)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(10,11,0) tid=(31,28,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23334,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23335,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23390,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23391,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23394,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23395,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23408,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23409,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23466,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23467,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23486,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23487,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23490,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23491,10428)
GPGPU-Sim uArch: cycles simulated: 33928  inst.: 13194164 (ipc=528.5) sim_rate=293203 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 07:05:47 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23500,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23501,10428)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(19,11,0) tid=(27,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23549,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23550,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23565,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23566,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23574,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23575,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23633,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23634,10428)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(22,11,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23690,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23691,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23744,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23745,10428)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(24,11,0) tid=(27,22,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23805,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23806,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23813,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23814,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23822,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23823,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23878,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23879,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23902,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23903,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23906,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23907,10428)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,12,0) tid=(23,15,0)
GPGPU-Sim uArch: cycles simulated: 34428  inst.: 13559796 (ipc=532.7) sim_rate=294778 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 07:05:48 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,12,0) tid=(31,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24092,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24093,10428)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,12,0) tid=(31,23,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,12,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 34928  inst.: 13884308 (ipc=535.1) sim_rate=289256 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 07:05:50 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(9,12,0) tid=(31,26,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24526,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24527,10428)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,12,0) tid=(31,31,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,12,0) tid=(31,22,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25328,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25329,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25370,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25371,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25418,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25419,10428)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(14,12,0) tid=(31,21,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25431,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25432,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25432,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25433,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25441,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25442,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25451,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25452,10428)
GPGPU-Sim uArch: cycles simulated: 35928  inst.: 14202868 (ipc=526.6) sim_rate=289854 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 07:05:51 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25530,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25531,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25553,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25554,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25590,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25591,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25595,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25596,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25596,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25597,10428)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(19,12,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25667,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25668,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25693,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25694,10428)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,13,0) tid=(19,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25784,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25785,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25825,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25826,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25833,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25834,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25849,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25850,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25861,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25862,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25864,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25865,10428)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(9,13,0) tid=(3,23,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25939,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25940,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25949,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25950,10428)
GPGPU-Sim uArch: cycles simulated: 36428  inst.: 14545696 (ipc=529.6) sim_rate=290913 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 07:05:52 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26014,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26015,10428)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,13,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26130,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26131,10428)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(8,13,0) tid=(15,9,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,13,0) tid=(11,16,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,13,0) tid=(19,21,0)
GPGPU-Sim uArch: cycles simulated: 36928  inst.: 14884756 (ipc=532.4) sim_rate=291857 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 07:05:53 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,13,0) tid=(31,27,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26606,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26607,10428)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,13,0) tid=(31,22,0)
GPGPU-Sim uArch: cycles simulated: 37428  inst.: 15101492 (ipc=530.6) sim_rate=290413 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 07:05:54 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(11,13,0) tid=(31,29,0)
GPGPU-Sim uArch: cycles simulated: 37928  inst.: 15197876 (ipc=524.5) sim_rate=286752 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 07:05:55 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27579,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27580,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27638,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27639,10428)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(8,13,0) tid=(31,22,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27742,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27743,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27747,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27748,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27760,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27761,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27777,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27778,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27778,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27779,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27805,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27806,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27813,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27814,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27871,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27872,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27881,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27882,10428)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27895,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27896,10428)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27897,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27898,10428)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(21,13,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27925,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27926,10428)
GPGPU-Sim uArch: cycles simulated: 38428  inst.: 15385932 (ipc=521.8) sim_rate=284924 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 07:05:56 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,14,0) tid=(23,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28046,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28047,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28155,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28156,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28165,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28166,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28167,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28168,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28174,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28175,10428)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(4,14,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28192,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28193,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28205,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28206,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28220,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28221,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28228,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28229,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28267,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28268,10428)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(4,14,0) tid=(23,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(15,13,0) tid=(3,26,0)
GPGPU-Sim uArch: cycles simulated: 38928  inst.: 15751260 (ipc=525.5) sim_rate=286386 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 07:05:57 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(15,13,0) tid=(3,31,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,14,0) tid=(3,25,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,14,0) tid=(31,23,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28929,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28930,10428)
GPGPU-Sim uArch: cycles simulated: 39428  inst.: 16056692 (ipc=526.9) sim_rate=286726 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 07:05:58 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(14,14,0) tid=(31,5,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(10,14,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29868,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29869,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29870,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29871,10428)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29920,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29921,10428)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,14,0) tid=(31,27,0)
GPGPU-Sim uArch: cycles simulated: 40428  inst.: 16295860 (ipc=517.4) sim_rate=285892 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 07:05:59 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30100,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30101,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30113,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30114,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30115,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30116,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30116,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30117,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30120,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30121,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30121,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30122,10428)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30124,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30125,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30129,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30130,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30130,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30131,10428)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30135,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30136,10428)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30192,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30193,10428)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(15,14,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30291,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30292,10428)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,15,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30331,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30332,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30396,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30397,10428)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,15,0) tid=(27,5,0)
GPGPU-Sim uArch: cycles simulated: 40928  inst.: 16606688 (ipc=519.1) sim_rate=286322 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 07:06:00 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30506,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30507,10428)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30511,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30512,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30515,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30516,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30518,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30519,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30526,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30527,10428)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30528,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30528,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30529,10428)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30529,10428)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,15,0) tid=(15,8,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,15,0) tid=(27,10,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,15,0) tid=(19,12,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(9,15,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 41428  inst.: 16958392 (ipc=522.0) sim_rate=282639 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 07:06:02 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(9,15,0) tid=(31,16,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31208,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31209,10428)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,15,0) tid=(31,29,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(14,15,0) tid=(31,26,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31956,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31957,10428)
GPGPU-Sim uArch: cycles simulated: 42428  inst.: 17299828 (ipc=516.4) sim_rate=283603 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 07:06:03 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32018,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32019,10428)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32097,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32098,10428)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32106,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32107,10428)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32116,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(32117,10428)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(18,15,0) tid=(31,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32183,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32184,10428)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32197,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32198,10428)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32216,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32217,10428)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32256,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(32257,10428)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(16,15,0) tid=(23,31,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32331,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32332,10428)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32353,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32359,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32363,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32412,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 42928  inst.: 17515304 (ipc=515.1) sim_rate=282504 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 07:06:04 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32508,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32511,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32522,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(21,15,0) tid=(23,24,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32565,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32598,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32612,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32620,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32671,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32748,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32753,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33283,10428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 14.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 33284
gpu_sim_insn = 16793600
gpu_ipc =     504.5547
gpu_tot_sim_cycle = 43712
gpu_tot_sim_insn = 17568948
gpu_tot_ipc =     401.9250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2819
gpu_stall_icnt2sh    = 60111
gpu_total_sim_rate=283370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 330132
	L1I_total_cache_misses = 1780
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4256, Miss = 1325, Miss_rate = 0.311, Pending_hits = 417, Reservation_fails = 5772
	L1D_cache_core[1]: Access = 4400, Miss = 1354, Miss_rate = 0.308, Pending_hits = 465, Reservation_fails = 5448
	L1D_cache_core[2]: Access = 4716, Miss = 1389, Miss_rate = 0.295, Pending_hits = 497, Reservation_fails = 5677
	L1D_cache_core[3]: Access = 3939, Miss = 1250, Miss_rate = 0.317, Pending_hits = 362, Reservation_fails = 5621
	L1D_cache_core[4]: Access = 3984, Miss = 1168, Miss_rate = 0.293, Pending_hits = 488, Reservation_fails = 6189
	L1D_cache_core[5]: Access = 4416, Miss = 1403, Miss_rate = 0.318, Pending_hits = 353, Reservation_fails = 5156
	L1D_cache_core[6]: Access = 4096, Miss = 1266, Miss_rate = 0.309, Pending_hits = 420, Reservation_fails = 6279
	L1D_cache_core[7]: Access = 4096, Miss = 1285, Miss_rate = 0.314, Pending_hits = 422, Reservation_fails = 7003
	L1D_cache_core[8]: Access = 4096, Miss = 1347, Miss_rate = 0.329, Pending_hits = 349, Reservation_fails = 6512
	L1D_cache_core[9]: Access = 4096, Miss = 1353, Miss_rate = 0.330, Pending_hits = 360, Reservation_fails = 5819
	L1D_cache_core[10]: Access = 4096, Miss = 1309, Miss_rate = 0.320, Pending_hits = 360, Reservation_fails = 6235
	L1D_cache_core[11]: Access = 3936, Miss = 1251, Miss_rate = 0.318, Pending_hits = 359, Reservation_fails = 6192
	L1D_cache_core[12]: Access = 4096, Miss = 1294, Miss_rate = 0.316, Pending_hits = 386, Reservation_fails = 5431
	L1D_cache_core[13]: Access = 3936, Miss = 1232, Miss_rate = 0.313, Pending_hits = 356, Reservation_fails = 6042
	L1D_cache_core[14]: Access = 4256, Miss = 1366, Miss_rate = 0.321, Pending_hits = 380, Reservation_fails = 6191
	L1D_total_cache_accesses = 62415
	L1D_total_cache_misses = 19592
	L1D_total_cache_miss_rate = 0.3139
	L1D_total_cache_pending_hits = 5974
	L1D_total_cache_reservation_fails = 89567
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 62627
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71461
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62147
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18106
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 328352
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1780
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 1313, 
gpgpu_n_tot_thrd_icount = 20379456
gpgpu_n_tot_w_icount = 636858
gpgpu_n_stall_shd_mem = 106535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15963
gpgpu_n_mem_write_global = 20225
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 780480
gpgpu_n_store_insn = 261830
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1914570
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 103535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155248	W0_Idle:133066	W0_Scoreboard:201998	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:17943	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:559769
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 127704 {8:15963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1612616 {40:9112,72:4113,136:7000,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2170968 {136:15963,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 161800 {8:20225,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 360 
maxdqlatency = 0 
maxmflatency = 746 
averagemflatency = 230 
max_icnt2mem_latency = 207 
max_icnt2sh_latency = 43711 
mrq_lat_table:4266 	779 	809 	789 	769 	774 	847 	1113 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23768 	11859 	576 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16060 	10331 	5167 	4632 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2986 	8773 	4143 	76 	0 	0 	0 	13 	1505 	3522 	2752 	7685 	4748 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11801     12121     11971     11837     12033     12149     12117     12018     11819     11886     12973     12248     11984     11816     12465     12638 
dram[1]:     11825     12032     12059     12172     11934     13139     12151     12065     11925     10226     12870     12333     12021     12036     12553     12758 
dram[2]:     11812     12825     12034     12015     11938     13189     12043     12077     11788     10149     12857     12178     11844     13455     12499     12557 
dram[3]:     11863     12917     11939     12008     12264     12933     12010     12155     11782      9897     12117     12210     11884     11762     12515     12470 
dram[4]:     11872     11782     11960     12017     12308     12941     12001     12046     11794     10056     12156     12071     11904     11807     12544     12562 
dram[5]:     12181     11822     11981     11915     12196     13208     12012     12034     11906     11471     12213     12072     11781     11960     12632     12458 
average row accesses per activate:
dram[0]:  6.375000  5.611111 32.000000 32.000000 12.000000 22.000000  9.181818  7.571429  4.888889  5.416667  9.142858 11.636364  8.533334  8.533334  6.400000  8.000000 
dram[1]:  9.363636  8.500000 32.000000 32.000000 22.666666 22.000000  8.250000  7.066667  4.551724  5.200000  8.000000 10.666667  8.000000  8.533334  6.736842  7.111111 
dram[2]:  9.272727  6.733333 32.000000 32.000000 22.666666  9.714286 12.250000  9.636364  4.888889  6.190476  6.400000  8.000000  9.846154  7.111111  6.400000  5.818182 
dram[3]: 10.000000  6.857143 32.000000 32.000000 22.666666 13.600000  7.769231  6.750000  5.739130  5.652174  7.111111 12.800000  8.533334  8.533334  6.400000  7.111111 
dram[4]:  7.692307  6.400000 32.000000 32.000000 22.000000  8.625000  7.692307  7.714286  5.652174  5.416667  8.533334  7.529412  9.846154  9.142858  5.818182  8.000000 
dram[5]:  9.090909  8.727273 32.000000 32.000000 22.000000 10.000000  6.625000  7.066667  4.642857  5.909091  7.529412  7.111111  7.529412  9.846154  7.111111  5.818182 
average row locality = 10203/1283 = 7.952455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        84        83        64        64        66        64        91        92       100        98        96        96        96        96        96        96 
dram[1]:        85        84        64        64        64        64        91        92       100        98        96        96        96        96        96        96 
dram[2]:        84        83        64        64        64        66        90        92       100        98        96        96        96        96        96        96 
dram[3]:        82        80        64        64        64        66        91        94       100        98        96        96        96        96        96        96 
dram[4]:        82        80        64        64        64        66        90        94        98        98        96        96        96        96        96        96 
dram[5]:        82        80        64        64        64        66        92        93        98        98        96        96        96        96        96        96 
total reads: 8277
bank skew: 100/64 = 1.56
chip skew: 1382/1376 = 1.00
number of total write accesses:
dram[0]:        18        18         0         0         6         2        10        14        32        32        32        32        32        32        32        32 
dram[1]:        18        18         0         0         4         2         8        14        32        32        32        32        32        32        32        32 
dram[2]:        18        18         0         0         4         2         8        14        32        32        32        32        32        32        32        32 
dram[3]:        18        16         0         0         4         2        10        14        32        32        32        32        32        32        32        32 
dram[4]:        18        16         0         0         2         3        10        14        32        32        32        32        32        32        32        32 
dram[5]:        18        16         0         0         2         4        14        13        32        32        32        32        32        32        32        32 
total reads: 1926
min_bank_accesses = 0!
chip skew: 324/319 = 1.02
average mf latency per bank:
dram[0]:        786       690       912       888       767       853       664      1895       730       736       695       798       688       668       673       639
dram[1]:        689       668       848       875       747       887       688      1882       684       673       689       819       719       670       667       648
dram[2]:        749       707       843       831       737       907       700      1888       718       766       691       750       758       665       656       646
dram[3]:        783       678       829       973       760       838      1968      1803       696       777       766       713       682       664       644       686
dram[4]:        745       717       803      1030       820       804      1976      1325       665       711       778       691       674       675       664       700
dram[5]:        756       741       795       938       821       917      1836       677       709       740       707       646       703       686       676       665
maximum mf latency per bank:
dram[0]:        497       534       355       415       399       362       406       430       554       533       658       691       650       589       552       505
dram[1]:        604       617       349       376       361       369       413       429       492       492       585       746       690       578       706       635
dram[2]:        598       666       365       369       388       400       467       493       476       564       654       639       742       685       642       693
dram[3]:        607       603       397       413       361       380       445       426       507       696       712       643       584       646       632       582
dram[4]:        625       593       370       414       394       394       431       428       649       473       658       698       654       602       708       697
dram[5]:        641       575       343       398       359       424       473       427       626       490       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=33281 n_nop=29455 n_act=215 n_pre=199 n_req=1706 n_rd=2764 n_write=648 bw_util=0.205
n_activity=11722 dram_eff=0.5822
bk0: 168a 32182i bk1: 166a 32259i bk2: 128a 32886i bk3: 128a 32737i bk4: 132a 32612i bk5: 128a 32694i bk6: 182a 32428i bk7: 184a 32335i bk8: 200a 31706i bk9: 196a 31686i bk10: 192a 31928i bk11: 192a 31620i bk12: 192a 31851i bk13: 192a 31721i bk14: 192a 31761i bk15: 192a 31780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.35092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=33281 n_nop=29473 n_act=210 n_pre=194 n_req=1702 n_rd=2764 n_write=640 bw_util=0.2046
n_activity=11672 dram_eff=0.5833
bk0: 170a 32238i bk1: 168a 32153i bk2: 128a 32899i bk3: 128a 32746i bk4: 128a 32823i bk5: 128a 32647i bk6: 182a 32319i bk7: 184a 31972i bk8: 200a 31690i bk9: 196a 31738i bk10: 192a 31913i bk11: 192a 31898i bk12: 192a 31753i bk13: 192a 31839i bk14: 192a 31685i bk15: 192a 31755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=33281 n_nop=29463 n_act=216 n_pre=200 n_req=1701 n_rd=2762 n_write=640 bw_util=0.2044
n_activity=11667 dram_eff=0.5832
bk0: 168a 32270i bk1: 166a 32173i bk2: 128a 32884i bk3: 128a 32765i bk4: 128a 32752i bk5: 132a 32658i bk6: 180a 32544i bk7: 184a 32082i bk8: 200a 31834i bk9: 196a 31603i bk10: 192a 31887i bk11: 192a 31755i bk12: 192a 31963i bk13: 192a 31831i bk14: 192a 31764i bk15: 192a 31621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.34449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=33281 n_nop=29485 n_act=207 n_pre=191 n_req=1699 n_rd=2758 n_write=640 bw_util=0.2042
n_activity=11565 dram_eff=0.5876
bk0: 164a 32145i bk1: 160a 32291i bk2: 128a 32868i bk3: 128a 32739i bk4: 128a 32744i bk5: 132a 32723i bk6: 182a 32429i bk7: 188a 31960i bk8: 200a 31857i bk9: 196a 31267i bk10: 192a 31838i bk11: 192a 31777i bk12: 192a 31933i bk13: 192a 31705i bk14: 192a 31679i bk15: 192a 31640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.34888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=33281 n_nop=29479 n_act=214 n_pre=198 n_req=1695 n_rd=2752 n_write=638 bw_util=0.2037
n_activity=11540 dram_eff=0.5875
bk0: 164a 32212i bk1: 160a 32178i bk2: 128a 32866i bk3: 128a 32711i bk4: 128a 32800i bk5: 132a 32602i bk6: 180a 32342i bk7: 188a 32153i bk8: 196a 31543i bk9: 196a 31525i bk10: 192a 31968i bk11: 192a 31735i bk12: 192a 31723i bk13: 192a 31767i bk14: 192a 31647i bk15: 192a 31645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.35843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=33281 n_nop=29453 n_act=222 n_pre=206 n_req=1700 n_rd=2754 n_write=646 bw_util=0.2043
n_activity=11650 dram_eff=0.5837
bk0: 164a 32217i bk1: 160a 32085i bk2: 128a 32876i bk3: 128a 32753i bk4: 128a 32901i bk5: 132a 32628i bk6: 184a 32241i bk7: 186a 32078i bk8: 196a 31522i bk9: 196a 31622i bk10: 192a 31913i bk11: 192a 31672i bk12: 192a 32021i bk13: 192a 31822i bk14: 192a 31623i bk15: 192a 31612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.34128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2650, Miss = 693, Miss_rate = 0.262, Pending_hits = 369, Reservation_fails = 105
L2_cache_bank[1]: Access = 3242, Miss = 689, Miss_rate = 0.213, Pending_hits = 370, Reservation_fails = 115
L2_cache_bank[2]: Access = 2602, Miss = 692, Miss_rate = 0.266, Pending_hits = 349, Reservation_fails = 51
L2_cache_bank[3]: Access = 3256, Miss = 690, Miss_rate = 0.212, Pending_hits = 359, Reservation_fails = 107
L2_cache_bank[4]: Access = 2619, Miss = 690, Miss_rate = 0.263, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[5]: Access = 3249, Miss = 691, Miss_rate = 0.213, Pending_hits = 370, Reservation_fails = 305
L2_cache_bank[6]: Access = 3255, Miss = 689, Miss_rate = 0.212, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[7]: Access = 3242, Miss = 690, Miss_rate = 0.213, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[8]: Access = 3227, Miss = 686, Miss_rate = 0.213, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[9]: Access = 3113, Miss = 690, Miss_rate = 0.222, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[10]: Access = 3228, Miss = 688, Miss_rate = 0.213, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[11]: Access = 2586, Miss = 689, Miss_rate = 0.266, Pending_hits = 370, Reservation_fails = 40
L2_total_cache_accesses = 36269
L2_total_cache_misses = 8277
L2_total_cache_miss_rate = 0.2282
L2_total_cache_pending_hits = 4338
L2_total_cache_reservation_fails = 723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 305
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=100415
icnt_total_pkts_simt_to_mem=81607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5603
	minimum = 6
	maximum = 156
Network latency average = 15.0487
	minimum = 6
	maximum = 123
Slowest packet = 16297
Flit latency average = 13.1313
	minimum = 6
	maximum = 118
Slowest flit = 32143
Fragmentation average = 0.00528792
	minimum = 0
	maximum = 101
Injected packet rate average = 0.0686015
	minimum = 0.0585266 (at node 13)
	maximum = 0.0780856 (at node 19)
Accepted packet rate average = 0.0686015
	minimum = 0.0585266 (at node 13)
	maximum = 0.0780856 (at node 19)
Injected flit rate average = 0.183015
	minimum = 0.13544 (at node 13)
	maximum = 0.238283 (at node 19)
Accepted flit rate average= 0.183015
	minimum = 0.177052 (at node 24)
	maximum = 0.203371 (at node 5)
Injected packet length average = 2.6678
Accepted packet length average = 2.6678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0696 (5 samples)
	minimum = 6 (5 samples)
	maximum = 57.4 (5 samples)
Network latency average = 11.3373 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.2 (5 samples)
Flit latency average = 10.4016 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.4 (5 samples)
Fragmentation average = 0.00105758 (5 samples)
	minimum = 0 (5 samples)
	maximum = 20.2 (5 samples)
Injected packet rate average = 0.0302876 (5 samples)
	minimum = 0.0122547 (5 samples)
	maximum = 0.0543212 (5 samples)
Accepted packet rate average = 0.0302876 (5 samples)
	minimum = 0.0122547 (5 samples)
	maximum = 0.0543212 (5 samples)
Injected flit rate average = 0.0641589 (5 samples)
	minimum = 0.0298348 (5 samples)
	maximum = 0.1173 (5 samples)
Accepted flit rate average = 0.0641589 (5 samples)
	minimum = 0.0359598 (5 samples)
	maximum = 0.131122 (5 samples)
Injected packet size average = 2.11832 (5 samples)
Accepted packet size average = 2.11832 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 2 sec (62 sec)
gpgpu_simulation_rate = 283370 (inst/sec)
gpgpu_simulation_rate = 705 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43712)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43712)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,8,0) tid=(31,19,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,7,0) tid=(27,11,0)
GPGPU-Sim uArch: cycles simulated: 44212  inst.: 17819252 (ipc=500.6) sim_rate=282845 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 07:06:05 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,10,0) tid=(4,20,0)
GPGPU-Sim uArch: cycles simulated: 44712  inst.: 17868531 (ipc=299.6) sim_rate=279195 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 07:06:06 2018
GPGPU-Sim uArch: cycles simulated: 46212  inst.: 17922832 (ipc=141.6) sim_rate=275735 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 07:06:07 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,8,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 47212  inst.: 17945295 (ipc=107.5) sim_rate=271898 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 07:06:08 2018
GPGPU-Sim uArch: cycles simulated: 48212  inst.: 17967812 (ipc=88.6) sim_rate=268176 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 07:06:09 2018
GPGPU-Sim uArch: cycles simulated: 49712  inst.: 18001652 (ipc=72.1) sim_rate=264730 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 07:06:10 2018
GPGPU-Sim uArch: cycles simulated: 50712  inst.: 18024175 (ipc=65.0) sim_rate=261219 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 07:06:11 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,12,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 52212  inst.: 18057811 (ipc=57.5) sim_rate=257968 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 07:06:12 2018
GPGPU-Sim uArch: cycles simulated: 53212  inst.: 18080507 (ipc=53.8) sim_rate=254655 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 07:06:13 2018
GPGPU-Sim uArch: cycles simulated: 54712  inst.: 18114169 (ipc=49.6) sim_rate=251585 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 07:06:14 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 55712  inst.: 18136857 (ipc=47.3) sim_rate=248450 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 07:06:15 2018
GPGPU-Sim uArch: cycles simulated: 57212  inst.: 18170343 (ipc=44.5) sim_rate=245545 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 07:06:16 2018
GPGPU-Sim uArch: cycles simulated: 58212  inst.: 18192913 (ipc=43.0) sim_rate=242572 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 07:06:17 2018
GPGPU-Sim uArch: cycles simulated: 59712  inst.: 18226637 (ipc=41.1) sim_rate=239824 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 07:06:18 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,14,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 61212  inst.: 18260270 (ipc=39.5) sim_rate=237146 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 07:06:19 2018
GPGPU-Sim uArch: cycles simulated: 62212  inst.: 18282790 (ipc=38.6) sim_rate=234394 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 07:06:20 2018
GPGPU-Sim uArch: cycles simulated: 63712  inst.: 18316442 (ipc=37.4) sim_rate=231853 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 07:06:21 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 64712  inst.: 18338860 (ipc=36.7) sim_rate=229235 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 07:06:22 2018
GPGPU-Sim uArch: cycles simulated: 66212  inst.: 18372574 (ipc=35.7) sim_rate=226821 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 07:06:23 2018
GPGPU-Sim uArch: cycles simulated: 67712  inst.: 18406362 (ipc=34.9) sim_rate=224467 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 07:06:24 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,9,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 68712  inst.: 18428749 (ipc=34.4) sim_rate=222033 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 07:06:25 2018
GPGPU-Sim uArch: cycles simulated: 70212  inst.: 18462564 (ipc=33.7) sim_rate=219792 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 07:06:26 2018
GPGPU-Sim uArch: cycles simulated: 71712  inst.: 18496268 (ipc=33.1) sim_rate=217603 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 07:06:27 2018
GPGPU-Sim uArch: cycles simulated: 72712  inst.: 18518571 (ipc=32.7) sim_rate=215332 (inst/sec) elapsed = 0:0:01:26 / Fri Jul 27 07:06:28 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,14,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 74212  inst.: 18552377 (ipc=32.2) sim_rate=213245 (inst/sec) elapsed = 0:0:01:27 / Fri Jul 27 07:06:29 2018
GPGPU-Sim uArch: cycles simulated: 75212  inst.: 18574759 (ipc=31.9) sim_rate=211076 (inst/sec) elapsed = 0:0:01:28 / Fri Jul 27 07:06:30 2018
GPGPU-Sim uArch: cycles simulated: 76712  inst.: 18609444 (ipc=31.5) sim_rate=209094 (inst/sec) elapsed = 0:0:01:29 / Fri Jul 27 07:06:31 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,10,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 77712  inst.: 18632291 (ipc=31.3) sim_rate=207025 (inst/sec) elapsed = 0:0:01:30 / Fri Jul 27 07:06:32 2018
GPGPU-Sim uArch: cycles simulated: 78712  inst.: 18654858 (ipc=31.0) sim_rate=204998 (inst/sec) elapsed = 0:0:01:31 / Fri Jul 27 07:06:33 2018
GPGPU-Sim uArch: cycles simulated: 80212  inst.: 18689444 (ipc=30.7) sim_rate=203146 (inst/sec) elapsed = 0:0:01:32 / Fri Jul 27 07:06:34 2018
GPGPU-Sim uArch: cycles simulated: 81212  inst.: 18712200 (ipc=30.5) sim_rate=201206 (inst/sec) elapsed = 0:0:01:33 / Fri Jul 27 07:06:35 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,7,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 82712  inst.: 18745920 (ipc=30.2) sim_rate=199424 (inst/sec) elapsed = 0:0:01:34 / Fri Jul 27 07:06:36 2018
GPGPU-Sim uArch: cycles simulated: 84212  inst.: 18780506 (ipc=29.9) sim_rate=197689 (inst/sec) elapsed = 0:0:01:35 / Fri Jul 27 07:06:37 2018
GPGPU-Sim uArch: cycles simulated: 85712  inst.: 18814345 (ipc=29.7) sim_rate=195982 (inst/sec) elapsed = 0:0:01:36 / Fri Jul 27 07:06:38 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,7,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 87212  inst.: 18848089 (ipc=29.4) sim_rate=194310 (inst/sec) elapsed = 0:0:01:37 / Fri Jul 27 07:06:39 2018
GPGPU-Sim uArch: cycles simulated: 88712  inst.: 18882693 (ipc=29.2) sim_rate=192680 (inst/sec) elapsed = 0:0:01:38 / Fri Jul 27 07:06:40 2018
GPGPU-Sim uArch: cycles simulated: 90212  inst.: 18916539 (ipc=29.0) sim_rate=191076 (inst/sec) elapsed = 0:0:01:39 / Fri Jul 27 07:06:41 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(0,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 91712  inst.: 18950252 (ipc=28.8) sim_rate=189502 (inst/sec) elapsed = 0:0:01:40 / Fri Jul 27 07:06:42 2018
GPGPU-Sim uArch: cycles simulated: 92712  inst.: 18972835 (ipc=28.7) sim_rate=187849 (inst/sec) elapsed = 0:0:01:41 / Fri Jul 27 07:06:43 2018
GPGPU-Sim uArch: cycles simulated: 94212  inst.: 19006689 (ipc=28.5) sim_rate=186340 (inst/sec) elapsed = 0:0:01:42 / Fri Jul 27 07:06:44 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,0,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 95712  inst.: 19041233 (ipc=28.3) sim_rate=184866 (inst/sec) elapsed = 0:0:01:43 / Fri Jul 27 07:06:45 2018
GPGPU-Sim uArch: cycles simulated: 97212  inst.: 19074939 (ipc=28.1) sim_rate=183412 (inst/sec) elapsed = 0:0:01:44 / Fri Jul 27 07:06:46 2018
GPGPU-Sim uArch: cycles simulated: 98712  inst.: 19108639 (ipc=28.0) sim_rate=181987 (inst/sec) elapsed = 0:0:01:45 / Fri Jul 27 07:06:47 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,10,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 100212  inst.: 19142366 (ipc=27.8) sim_rate=180588 (inst/sec) elapsed = 0:0:01:46 / Fri Jul 27 07:06:48 2018
GPGPU-Sim uArch: cycles simulated: 101712  inst.: 19176411 (ipc=27.7) sim_rate=179218 (inst/sec) elapsed = 0:0:01:47 / Fri Jul 27 07:06:49 2018
GPGPU-Sim uArch: cycles simulated: 103212  inst.: 19210339 (ipc=27.6) sim_rate=177873 (inst/sec) elapsed = 0:0:01:48 / Fri Jul 27 07:06:50 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,11,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 104712  inst.: 19244424 (ipc=27.5) sim_rate=176554 (inst/sec) elapsed = 0:0:01:49 / Fri Jul 27 07:06:51 2018
GPGPU-Sim uArch: cycles simulated: 106212  inst.: 19278261 (ipc=27.3) sim_rate=175256 (inst/sec) elapsed = 0:0:01:50 / Fri Jul 27 07:06:52 2018
GPGPU-Sim uArch: cycles simulated: 107712  inst.: 19312337 (ipc=27.2) sim_rate=173985 (inst/sec) elapsed = 0:0:01:51 / Fri Jul 27 07:06:53 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,13,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 109212  inst.: 19346089 (ipc=27.1) sim_rate=172732 (inst/sec) elapsed = 0:0:01:52 / Fri Jul 27 07:06:54 2018
GPGPU-Sim uArch: cycles simulated: 110712  inst.: 19379906 (ipc=27.0) sim_rate=171503 (inst/sec) elapsed = 0:0:01:53 / Fri Jul 27 07:06:55 2018
GPGPU-Sim uArch: cycles simulated: 112212  inst.: 19414222 (ipc=26.9) sim_rate=170300 (inst/sec) elapsed = 0:0:01:54 / Fri Jul 27 07:06:56 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,12,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 113712  inst.: 19448332 (ipc=26.8) sim_rate=169115 (inst/sec) elapsed = 0:0:01:55 / Fri Jul 27 07:06:57 2018
GPGPU-Sim uArch: cycles simulated: 115212  inst.: 19482126 (ipc=26.8) sim_rate=167949 (inst/sec) elapsed = 0:0:01:56 / Fri Jul 27 07:06:58 2018
GPGPU-Sim uArch: cycles simulated: 116712  inst.: 19516349 (ipc=26.7) sim_rate=166806 (inst/sec) elapsed = 0:0:01:57 / Fri Jul 27 07:06:59 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,7,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 118212  inst.: 19550487 (ipc=26.6) sim_rate=165682 (inst/sec) elapsed = 0:0:01:58 / Fri Jul 27 07:07:00 2018
GPGPU-Sim uArch: cycles simulated: 119712  inst.: 19584836 (ipc=26.5) sim_rate=164578 (inst/sec) elapsed = 0:0:01:59 / Fri Jul 27 07:07:01 2018
GPGPU-Sim uArch: cycles simulated: 120712  inst.: 19607465 (ipc=26.5) sim_rate=163395 (inst/sec) elapsed = 0:0:02:00 / Fri Jul 27 07:07:02 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,2,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 122212  inst.: 19640990 (ipc=26.4) sim_rate=162322 (inst/sec) elapsed = 0:0:02:01 / Fri Jul 27 07:07:03 2018
GPGPU-Sim uArch: cycles simulated: 123712  inst.: 19673648 (ipc=26.3) sim_rate=161259 (inst/sec) elapsed = 0:0:02:02 / Fri Jul 27 07:07:04 2018
GPGPU-Sim uArch: cycles simulated: 125212  inst.: 19706684 (ipc=26.2) sim_rate=160216 (inst/sec) elapsed = 0:0:02:03 / Fri Jul 27 07:07:05 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,5,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 126712  inst.: 19738023 (ipc=26.1) sim_rate=159177 (inst/sec) elapsed = 0:0:02:04 / Fri Jul 27 07:07:06 2018
GPGPU-Sim uArch: cycles simulated: 128712  inst.: 19780078 (ipc=26.0) sim_rate=158240 (inst/sec) elapsed = 0:0:02:05 / Fri Jul 27 07:07:07 2018
GPGPU-Sim uArch: cycles simulated: 130212  inst.: 19810859 (ipc=25.9) sim_rate=157229 (inst/sec) elapsed = 0:0:02:06 / Fri Jul 27 07:07:08 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,7,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 132212  inst.: 19847448 (ipc=25.7) sim_rate=156279 (inst/sec) elapsed = 0:0:02:07 / Fri Jul 27 07:07:09 2018
GPGPU-Sim uArch: cycles simulated: 133712  inst.: 19874946 (ipc=25.6) sim_rate=155273 (inst/sec) elapsed = 0:0:02:08 / Fri Jul 27 07:07:10 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (90126,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(90127,43712)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,15,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 135712  inst.: 19929101 (ipc=25.7) sim_rate=154489 (inst/sec) elapsed = 0:0:02:09 / Fri Jul 27 07:07:11 2018
GPGPU-Sim uArch: cycles simulated: 137212  inst.: 19954027 (ipc=25.5) sim_rate=153492 (inst/sec) elapsed = 0:0:02:10 / Fri Jul 27 07:07:12 2018
GPGPU-Sim uArch: cycles simulated: 139712  inst.: 19987981 (ipc=25.2) sim_rate=152580 (inst/sec) elapsed = 0:0:02:11 / Fri Jul 27 07:07:13 2018
GPGPU-Sim uArch: cycles simulated: 141712  inst.: 20012025 (ipc=24.9) sim_rate=151606 (inst/sec) elapsed = 0:0:02:12 / Fri Jul 27 07:07:14 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,11,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 144212  inst.: 20041697 (ipc=24.6) sim_rate=150689 (inst/sec) elapsed = 0:0:02:13 / Fri Jul 27 07:07:15 2018
GPGPU-Sim uArch: cycles simulated: 146712  inst.: 20066153 (ipc=24.2) sim_rate=149747 (inst/sec) elapsed = 0:0:02:14 / Fri Jul 27 07:07:16 2018
GPGPU-Sim uArch: cycles simulated: 149712  inst.: 20090699 (ipc=23.8) sim_rate=148819 (inst/sec) elapsed = 0:0:02:15 / Fri Jul 27 07:07:17 2018
GPGPU-Sim uArch: cycles simulated: 152712  inst.: 20109276 (ipc=23.3) sim_rate=147862 (inst/sec) elapsed = 0:0:02:16 / Fri Jul 27 07:07:18 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110993,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110994,43712)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111031,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(111032,43712)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (111052,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(111053,43712)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111065,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(111066,43712)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,17,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111119,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(111120,43712)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (111199,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(111200,43712)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111236,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(111237,43712)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111253,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(111254,43712)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111358,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(111359,43712)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111375,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,20,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111481,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 155212  inst.: 20240872 (ipc=24.0) sim_rate=147743 (inst/sec) elapsed = 0:0:02:17 / Fri Jul 27 07:07:19 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111530,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111559,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111634,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,18,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 156712  inst.: 20329568 (ipc=24.4) sim_rate=147315 (inst/sec) elapsed = 0:0:02:18 / Fri Jul 27 07:07:20 2018
GPGPU-Sim uArch: cycles simulated: 158712  inst.: 20360592 (ipc=24.3) sim_rate=146479 (inst/sec) elapsed = 0:0:02:19 / Fri Jul 27 07:07:21 2018
GPGPU-Sim uArch: cycles simulated: 161212  inst.: 20399312 (ipc=24.1) sim_rate=145709 (inst/sec) elapsed = 0:0:02:20 / Fri Jul 27 07:07:22 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,20,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 163212  inst.: 20430258 (ipc=23.9) sim_rate=144895 (inst/sec) elapsed = 0:0:02:21 / Fri Jul 27 07:07:23 2018
GPGPU-Sim uArch: cycles simulated: 165212  inst.: 20461175 (ipc=23.8) sim_rate=144092 (inst/sec) elapsed = 0:0:02:22 / Fri Jul 27 07:07:24 2018
GPGPU-Sim uArch: cycles simulated: 167712  inst.: 20499846 (ipc=23.6) sim_rate=143355 (inst/sec) elapsed = 0:0:02:23 / Fri Jul 27 07:07:25 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,24,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 169712  inst.: 20530798 (ipc=23.5) sim_rate=142574 (inst/sec) elapsed = 0:0:02:24 / Fri Jul 27 07:07:26 2018
GPGPU-Sim uArch: cycles simulated: 171712  inst.: 20561806 (ipc=23.4) sim_rate=141805 (inst/sec) elapsed = 0:0:02:25 / Fri Jul 27 07:07:27 2018
GPGPU-Sim uArch: cycles simulated: 173712  inst.: 20592849 (ipc=23.3) sim_rate=141046 (inst/sec) elapsed = 0:0:02:26 / Fri Jul 27 07:07:28 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,16,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 176212  inst.: 20631473 (ipc=23.1) sim_rate=140350 (inst/sec) elapsed = 0:0:02:27 / Fri Jul 27 07:07:29 2018
GPGPU-Sim uArch: cycles simulated: 178212  inst.: 20662544 (ipc=23.0) sim_rate=139611 (inst/sec) elapsed = 0:0:02:28 / Fri Jul 27 07:07:30 2018
GPGPU-Sim uArch: cycles simulated: 180212  inst.: 20693547 (ipc=22.9) sim_rate=138882 (inst/sec) elapsed = 0:0:02:29 / Fri Jul 27 07:07:31 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,15,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 182712  inst.: 20732218 (ipc=22.8) sim_rate=138214 (inst/sec) elapsed = 0:0:02:30 / Fri Jul 27 07:07:32 2018
GPGPU-Sim uArch: cycles simulated: 184712  inst.: 20763191 (ipc=22.7) sim_rate=137504 (inst/sec) elapsed = 0:0:02:31 / Fri Jul 27 07:07:33 2018
GPGPU-Sim uArch: cycles simulated: 187212  inst.: 20802317 (ipc=22.5) sim_rate=136857 (inst/sec) elapsed = 0:0:02:32 / Fri Jul 27 07:07:34 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,17,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 189712  inst.: 20841411 (ipc=22.4) sim_rate=136218 (inst/sec) elapsed = 0:0:02:33 / Fri Jul 27 07:07:35 2018
GPGPU-Sim uArch: cycles simulated: 191712  inst.: 20872798 (ipc=22.3) sim_rate=135537 (inst/sec) elapsed = 0:0:02:34 / Fri Jul 27 07:07:36 2018
GPGPU-Sim uArch: cycles simulated: 194212  inst.: 20911795 (ipc=22.2) sim_rate=134914 (inst/sec) elapsed = 0:0:02:35 / Fri Jul 27 07:07:37 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,18,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 196212  inst.: 20942938 (ipc=22.1) sim_rate=134249 (inst/sec) elapsed = 0:0:02:36 / Fri Jul 27 07:07:38 2018
GPGPU-Sim uArch: cycles simulated: 198712  inst.: 20981706 (ipc=22.0) sim_rate=133641 (inst/sec) elapsed = 0:0:02:37 / Fri Jul 27 07:07:39 2018
GPGPU-Sim uArch: cycles simulated: 200712  inst.: 21013068 (ipc=21.9) sim_rate=132994 (inst/sec) elapsed = 0:0:02:38 / Fri Jul 27 07:07:40 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,18,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 203212  inst.: 21051681 (ipc=21.8) sim_rate=132400 (inst/sec) elapsed = 0:0:02:39 / Fri Jul 27 07:07:41 2018
GPGPU-Sim uArch: cycles simulated: 205212  inst.: 21082664 (ipc=21.8) sim_rate=131766 (inst/sec) elapsed = 0:0:02:40 / Fri Jul 27 07:07:42 2018
GPGPU-Sim uArch: cycles simulated: 207712  inst.: 21122146 (ipc=21.7) sim_rate=131193 (inst/sec) elapsed = 0:0:02:41 / Fri Jul 27 07:07:43 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,15,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 209712  inst.: 21153235 (ipc=21.6) sim_rate=130575 (inst/sec) elapsed = 0:0:02:42 / Fri Jul 27 07:07:44 2018
GPGPU-Sim uArch: cycles simulated: 212212  inst.: 21191034 (ipc=21.5) sim_rate=130006 (inst/sec) elapsed = 0:0:02:43 / Fri Jul 27 07:07:45 2018
GPGPU-Sim uArch: cycles simulated: 214212  inst.: 21220488 (ipc=21.4) sim_rate=129393 (inst/sec) elapsed = 0:0:02:44 / Fri Jul 27 07:07:46 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,22,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 216712  inst.: 21256757 (ipc=21.3) sim_rate=128828 (inst/sec) elapsed = 0:0:02:45 / Fri Jul 27 07:07:47 2018
GPGPU-Sim uArch: cycles simulated: 218712  inst.: 21285216 (ipc=21.2) sim_rate=128224 (inst/sec) elapsed = 0:0:02:46 / Fri Jul 27 07:07:48 2018
GPGPU-Sim uArch: cycles simulated: 221212  inst.: 21320336 (ipc=21.1) sim_rate=127666 (inst/sec) elapsed = 0:0:02:47 / Fri Jul 27 07:07:49 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,24,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 223712  inst.: 21355514 (ipc=21.0) sim_rate=127116 (inst/sec) elapsed = 0:0:02:48 / Fri Jul 27 07:07:50 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (180734,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 226212  inst.: 21389978 (ipc=20.9) sim_rate=126567 (inst/sec) elapsed = 0:0:02:49 / Fri Jul 27 07:07:51 2018
GPGPU-Sim uArch: cycles simulated: 228712  inst.: 21424721 (ipc=20.8) sim_rate=126027 (inst/sec) elapsed = 0:0:02:50 / Fri Jul 27 07:07:52 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,23,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 231712  inst.: 21466355 (ipc=20.7) sim_rate=125534 (inst/sec) elapsed = 0:0:02:51 / Fri Jul 27 07:07:53 2018
GPGPU-Sim uArch: cycles simulated: 234212  inst.: 21499353 (ipc=20.6) sim_rate=124996 (inst/sec) elapsed = 0:0:02:52 / Fri Jul 27 07:07:54 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,16,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 237212  inst.: 21537298 (ipc=20.5) sim_rate=124493 (inst/sec) elapsed = 0:0:02:53 / Fri Jul 27 07:07:55 2018
GPGPU-Sim uArch: cycles simulated: 240212  inst.: 21574228 (ipc=20.4) sim_rate=123989 (inst/sec) elapsed = 0:0:02:54 / Fri Jul 27 07:07:56 2018
GPGPU-Sim uArch: cycles simulated: 243712  inst.: 21611733 (ipc=20.2) sim_rate=123495 (inst/sec) elapsed = 0:0:02:55 / Fri Jul 27 07:07:57 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,16,0) tid=(0,25,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (201980,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 247212  inst.: 21643722 (ipc=20.0) sim_rate=122975 (inst/sec) elapsed = 0:0:02:56 / Fri Jul 27 07:07:58 2018
GPGPU-Sim uArch: cycles simulated: 252212  inst.: 21676845 (ipc=19.7) sim_rate=122468 (inst/sec) elapsed = 0:0:02:57 / Fri Jul 27 07:07:59 2018
GPGPU-Sim uArch: cycles simulated: 257712  inst.: 21705049 (ipc=19.3) sim_rate=121938 (inst/sec) elapsed = 0:0:02:58 / Fri Jul 27 07:08:00 2018
GPGPU-Sim uArch: cycles simulated: 263712  inst.: 21721857 (ipc=18.9) sim_rate=121351 (inst/sec) elapsed = 0:0:02:59 / Fri Jul 27 07:08:01 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (221535,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (221716,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (221743,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (221785,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (221806,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (221888,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (222050,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (222209,43712), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 222210
gpu_sim_insn = 4156000
gpu_ipc =      18.7030
gpu_tot_sim_cycle = 265922
gpu_tot_sim_insn = 21724948
gpu_tot_ipc =      81.6967
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3429
gpu_stall_icnt2sh    = 62241
gpu_total_sim_rate=121368

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2348532
	L1I_total_cache_misses = 1780
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52288, Miss = 17674, Miss_rate = 0.338, Pending_hits = 643, Reservation_fails = 35489
	L1D_cache_core[1]: Access = 52432, Miss = 17721, Miss_rate = 0.338, Pending_hits = 672, Reservation_fails = 35395
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 51971, Miss = 17640, Miss_rate = 0.339, Pending_hits = 552, Reservation_fails = 35300
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 52128, Miss = 17600, Miss_rate = 0.338, Pending_hits = 668, Reservation_fails = 35860
	L1D_cache_core[7]: Access = 100160, Miss = 34143, Miss_rate = 0.341, Pending_hits = 759, Reservation_fails = 37286
	L1D_cache_core[8]: Access = 100160, Miss = 34150, Miss_rate = 0.341, Pending_hits = 700, Reservation_fails = 65171
	L1D_cache_core[9]: Access = 100160, Miss = 33996, Miss_rate = 0.339, Pending_hits = 872, Reservation_fails = 64599
	L1D_cache_core[10]: Access = 100160, Miss = 34060, Miss_rate = 0.340, Pending_hits = 772, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 100000, Miss = 33961, Miss_rate = 0.340, Pending_hits = 796, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 100160, Miss = 33908, Miss_rate = 0.339, Pending_hits = 933, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100000, Miss = 34126, Miss_rate = 0.341, Pending_hits = 718, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 52288, Miss = 17747, Miss_rate = 0.339, Pending_hits = 582, Reservation_fails = 35621
	L1D_total_cache_accesses = 1263215
	L1D_total_cache_misses = 428745
	L1D_total_cache_miss_rate = 0.3394
	L1D_total_cache_pending_hits = 11388
	L1D_total_cache_reservation_fails = 737760
	L1D_cache_data_port_util = 0.251
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 67427
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141462
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 596298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2346752
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1780
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 
gpgpu_n_tot_thrd_icount = 136782656
gpgpu_n_tot_w_icount = 4274458
gpgpu_n_stall_shd_mem = 754728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30096
gpgpu_n_mem_write_global = 420225
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1581280
gpgpu_n_store_insn = 661830
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1968970
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 751728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1059626	W0_Idle:579430	W0_Scoreboard:643736	W1:3678800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:17943	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:576569
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240768 {8:30096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17612616 {40:409112,72:4113,136:7000,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4093056 {136:30096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3361800 {8:420225,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 210 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 265921 
mrq_lat_table:18826 	2470 	993 	1687 	1389 	1100 	1031 	1286 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424738 	24919 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107603 	22127 	13747 	306666 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15635 	10171 	4229 	76 	0 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	631 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	510 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     13258     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.333333  2.236641  2.245614  2.415094  2.047244  1.896296  2.063380  2.191176  2.053892  2.000000  2.182432  2.385185  2.388060  2.237762  2.406015  2.442748 
dram[1]:  2.269231  2.145985  2.245614  2.348624  2.047619  1.910448  2.093525  2.105634  1.994186  1.954023  2.220690  2.480620  2.253521  2.236111  2.326087  2.292857 
dram[2]:  2.370968  2.325397  2.265487  2.226087  1.969231  2.047244  2.070922  2.257576  2.023669  2.035928  2.190476  2.442748  2.442748  2.147651  2.253521  2.251748 
dram[3]:  2.299213  2.198473  2.132231  2.098361  1.875912  2.104839  2.203007  1.986755  2.000000  2.023669  2.190476  2.469231  2.469231  2.253521  2.360294  2.285714 
dram[4]:  2.336000  2.267717  2.265487  2.188034  1.969231  1.925926  2.027778  2.158273  2.138365  1.971264  2.458015  2.285714  2.253521  2.253521  2.269504  2.269504 
dram[5]:  2.453782  2.535088  2.098361  2.206897  2.048000  1.984733  2.076389  2.214815  1.988304  2.085366  2.400000  2.251748  2.292857  2.335766  2.395522  2.283688 
average row locality = 28879/13163 = 2.193953
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       212       211       192       192       194       192       219       220       247       244       227       226       224       224       224       224 
dram[1]:       213       212       192       192       194       192       219       221       247       244       226       224       224       226       225       225 
dram[2]:       212       211       192       192       192       194       220       220       246       244       226       224       224       224       224       226 
dram[3]:       210       208       194       192       193       195       219       222       248       246       226       225       225       224       225       224 
dram[4]:       210       208       192       192       192       194       218       222       244       246       226       224       224       224       224       224 
dram[5]:       210       209       192       192       192       194       221       222       244       246       228       226       225       224       225       226 
total reads: 20835
bank skew: 248/192 = 1.29
chip skew: 3476/3464 = 1.00
number of total write accesses:
dram[0]:        82        82        64        64        66        64        74        78        96        96        96        96        96        96        96        96 
dram[1]:        82        82        64        64        64        64        72        78        96        96        96        96        96        96        96        96 
dram[2]:        82        82        64        64        64        66        72        78        96        96        96        96        96        96        96        96 
dram[3]:        82        80        64        64        64        66        74        78        96        96        96        96        96        96        96        96 
dram[4]:        82        80        64        64        64        66        74        78        96        97        96        96        96        96        96        96 
dram[5]:        82        80        64        64        64        66        78        77        96        96        96        96        96        96        96        96 
total reads: 8044
bank skew: 97/64 = 1.52
chip skew: 1343/1338 = 1.00
average mf latency per bank:
dram[0]:        426       387       402       408       398       395       386       825     20315     20600       425       459       418       414       403       395
dram[1]:        390       381       384       395       377       410       385       823     20306     20550       418       469       430       409       408       394
dram[2]:        407       399       403       383       371       410       395       824     20336     20625       421       451       442       412       402       401
dram[3]:        417       380       377       420       378       398       833       799     26984     20445       451       422       420       404       393       413
dram[4]:        416       389       376       434       399       385       830       634     20542     13670       452       419       412       417       411       418
dram[5]:        406       397       376       413       388       417       805       391     20587     20303       426       403       421       414       412       404
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=202478 n_nop=188508 n_act=2179 n_pre=2163 n_req=4814 n_rd=6944 n_write=2684 bw_util=0.0951
n_activity=45650 dram_eff=0.4218
bk0: 424a 198626i bk1: 422a 198703i bk2: 384a 199243i bk3: 384a 199268i bk4: 388a 199031i bk5: 384a 198926i bk6: 438a 198958i bk7: 440a 198751i bk8: 494a 197680i bk9: 488a 197586i bk10: 454a 198118i bk11: 452a 197818i bk12: 448a 198287i bk13: 448a 198011i bk14: 448a 198139i bk15: 448a 198209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.297222
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=202478 n_nop=188436 n_act=2215 n_pre=2199 n_req=4814 n_rd=6952 n_write=2676 bw_util=0.0951
n_activity=45951 dram_eff=0.4191
bk0: 426a 198916i bk1: 424a 198509i bk2: 384a 199590i bk3: 384a 199407i bk4: 388a 199426i bk5: 384a 198960i bk6: 438a 198967i bk7: 442a 198626i bk8: 494a 198058i bk9: 488a 197660i bk10: 452a 198243i bk11: 448a 198376i bk12: 448a 198179i bk13: 452a 198248i bk14: 450a 197866i bk15: 450a 198214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.263905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=202478 n_nop=188498 n_act=2187 n_pre=2171 n_req=4811 n_rd=6942 n_write=2680 bw_util=0.09504
n_activity=45389 dram_eff=0.424
bk0: 424a 198759i bk1: 422a 198555i bk2: 384a 199230i bk3: 384a 199211i bk4: 384a 198964i bk5: 388a 198775i bk6: 440a 198907i bk7: 440a 198518i bk8: 492a 197772i bk9: 488a 197484i bk10: 452a 197643i bk11: 448a 198034i bk12: 448a 198579i bk13: 448a 197761i bk14: 448a 197972i bk15: 452a 197889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.303742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=202478 n_nop=188438 n_act=2212 n_pre=2196 n_req=4816 n_rd=6952 n_write=2680 bw_util=0.09514
n_activity=45607 dram_eff=0.4224
bk0: 420a 198745i bk1: 416a 198886i bk2: 388a 199200i bk3: 384a 199428i bk4: 386a 199273i bk5: 390a 199249i bk6: 438a 199172i bk7: 444a 198388i bk8: 496a 197568i bk9: 492a 197281i bk10: 452a 198127i bk11: 450a 198241i bk12: 450a 198475i bk13: 448a 198353i bk14: 450a 198075i bk15: 448a 197839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.270805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=202478 n_nop=188484 n_act=2200 n_pre=2184 n_req=4805 n_rd=6928 n_write=2682 bw_util=0.09492
n_activity=45596 dram_eff=0.4215
bk0: 420a 198587i bk1: 416a 198764i bk2: 384a 199389i bk3: 384a 198978i bk4: 384a 198948i bk5: 388a 199072i bk6: 436a 198872i bk7: 444a 198586i bk8: 488a 197697i bk9: 492a 197442i bk10: 452a 198406i bk11: 448a 198118i bk12: 448a 197914i bk13: 448a 198208i bk14: 448a 197659i bk15: 448a 197658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.306374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=202478 n_nop=188514 n_act=2171 n_pre=2155 n_req=4819 n_rd=6952 n_write=2686 bw_util=0.0952
n_activity=45578 dram_eff=0.4229
bk0: 420a 198894i bk1: 418a 198791i bk2: 384a 199615i bk3: 384a 199400i bk4: 384a 199520i bk5: 388a 199161i bk6: 442a 198682i bk7: 444a 198865i bk8: 488a 197818i bk9: 492a 197589i bk10: 456a 198051i bk11: 452a 197892i bk12: 450a 198292i bk13: 448a 198024i bk14: 450a 197872i bk15: 452a 198000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.257593

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35850, Miss = 1739, Miss_rate = 0.049, Pending_hits = 369, Reservation_fails = 105
L2_cache_bank[1]: Access = 36428, Miss = 1733, Miss_rate = 0.048, Pending_hits = 370, Reservation_fails = 115
L2_cache_bank[2]: Access = 35780, Miss = 1740, Miss_rate = 0.049, Pending_hits = 349, Reservation_fails = 51
L2_cache_bank[3]: Access = 36445, Miss = 1736, Miss_rate = 0.048, Pending_hits = 359, Reservation_fails = 107
L2_cache_bank[4]: Access = 35824, Miss = 1736, Miss_rate = 0.048, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[5]: Access = 36400, Miss = 1735, Miss_rate = 0.048, Pending_hits = 370, Reservation_fails = 305
L2_cache_bank[6]: Access = 52446, Miss = 1740, Miss_rate = 0.033, Pending_hits = 376, Reservation_fails = 2
L2_cache_bank[7]: Access = 36386, Miss = 1736, Miss_rate = 0.048, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[8]: Access = 36429, Miss = 1730, Miss_rate = 0.047, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[9]: Access = 36258, Miss = 1734, Miss_rate = 0.048, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[10]: Access = 36426, Miss = 1737, Miss_rate = 0.048, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[11]: Access = 35730, Miss = 1739, Miss_rate = 0.049, Pending_hits = 370, Reservation_fails = 40
L2_total_cache_accesses = 450402
L2_total_cache_misses = 20835
L2_total_cache_miss_rate = 0.0463
L2_total_cache_pending_hits = 4341
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=571080
icnt_total_pkts_simt_to_mem=895740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0258
	minimum = 6
	maximum = 168
Network latency average = 14.2838
	minimum = 6
	maximum = 147
Slowest packet = 75706
Flit latency average = 15.5649
	minimum = 6
	maximum = 146
Slowest flit = 188751
Fragmentation average = 0.000111075
	minimum = 0
	maximum = 92
Injected packet rate average = 0.138052
	minimum = 0.0745196 (at node 0)
	maximum = 0.221372 (at node 21)
Accepted packet rate average = 0.138052
	minimum = 0.0745196 (at node 0)
	maximum = 0.221372 (at node 21)
Injected flit rate average = 0.214145
	minimum = 0.146524 (at node 0)
	maximum = 0.293475 (at node 13)
Accepted flit rate average= 0.214145
	minimum = 0.0845822 (at node 0)
	maximum = 0.437384 (at node 21)
Injected packet length average = 1.55119
Accepted packet length average = 1.55119
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5623 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.8333 (6 samples)
Network latency average = 11.8284 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63 (6 samples)
Flit latency average = 11.2622 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60.5 (6 samples)
Fragmentation average = 0.000899832 (6 samples)
	minimum = 0 (6 samples)
	maximum = 32.1667 (6 samples)
Injected packet rate average = 0.0482483 (6 samples)
	minimum = 0.0226322 (6 samples)
	maximum = 0.0821629 (6 samples)
Accepted packet rate average = 0.0482483 (6 samples)
	minimum = 0.0226322 (6 samples)
	maximum = 0.0821629 (6 samples)
Injected flit rate average = 0.0891565 (6 samples)
	minimum = 0.0492829 (6 samples)
	maximum = 0.146662 (6 samples)
Accepted flit rate average = 0.0891565 (6 samples)
	minimum = 0.0440635 (6 samples)
	maximum = 0.182166 (6 samples)
Injected packet size average = 1.84787 (6 samples)
Accepted packet size average = 1.84787 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 121368 (inst/sec)
gpgpu_simulation_rate = 1485 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,265922)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1486,265922), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 8.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 1487
gpu_sim_insn = 17120
gpu_ipc =      11.5131
gpu_tot_sim_cycle = 267409
gpu_tot_sim_insn = 21742068
gpu_tot_ipc =      81.3064
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3429
gpu_stall_icnt2sh    = 62241
gpu_total_sim_rate=121464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2348868
	L1I_total_cache_misses = 1828
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52288, Miss = 17674, Miss_rate = 0.338, Pending_hits = 643, Reservation_fails = 35489
	L1D_cache_core[1]: Access = 52432, Miss = 17721, Miss_rate = 0.338, Pending_hits = 672, Reservation_fails = 35395
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 51971, Miss = 17640, Miss_rate = 0.339, Pending_hits = 552, Reservation_fails = 35300
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 52128, Miss = 17600, Miss_rate = 0.338, Pending_hits = 668, Reservation_fails = 35860
	L1D_cache_core[7]: Access = 100160, Miss = 34143, Miss_rate = 0.341, Pending_hits = 759, Reservation_fails = 37286
	L1D_cache_core[8]: Access = 100208, Miss = 34166, Miss_rate = 0.341, Pending_hits = 700, Reservation_fails = 65171
	L1D_cache_core[9]: Access = 100160, Miss = 33996, Miss_rate = 0.339, Pending_hits = 872, Reservation_fails = 64599
	L1D_cache_core[10]: Access = 100160, Miss = 34060, Miss_rate = 0.340, Pending_hits = 772, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 100000, Miss = 33961, Miss_rate = 0.340, Pending_hits = 796, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 100160, Miss = 33908, Miss_rate = 0.339, Pending_hits = 933, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100000, Miss = 34126, Miss_rate = 0.341, Pending_hits = 718, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 52288, Miss = 17747, Miss_rate = 0.339, Pending_hits = 582, Reservation_fails = 35621
	L1D_total_cache_accesses = 1263263
	L1D_total_cache_misses = 428761
	L1D_total_cache_miss_rate = 0.3394
	L1D_total_cache_pending_hits = 11388
	L1D_total_cache_reservation_fails = 737760
	L1D_cache_data_port_util = 0.251
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 67491
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141462
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67011
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 596298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2347040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1828
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 
gpgpu_n_tot_thrd_icount = 136801088
gpgpu_n_tot_w_icount = 4275034
gpgpu_n_stall_shd_mem = 754728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30112
gpgpu_n_mem_write_global = 420241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1582280
gpgpu_n_store_insn = 662330
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1970982
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 751728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1059671	W0_Idle:581085	W0_Scoreboard:644462	W1:3678800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:577119
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240896 {8:30112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17614792 {40:409112,72:4113,136:7016,}
traffic_breakdown_coretomem[INST_ACC_R] = 552 {8:69,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4095232 {136:30112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3361928 {8:420241,}
traffic_breakdown_memtocore[INST_ACC_R] = 9384 {136:69,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 210 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 267408 
mrq_lat_table:18839 	2471 	996 	1689 	1389 	1100 	1031 	1286 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424754 	24935 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107630 	22135 	13747 	306666 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15639 	10174 	4238 	76 	0 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	647 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	511 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     13258     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.322835  2.236641  2.245614  2.415094  2.047244  1.896296  2.063380  2.191176  2.053892  2.000000  2.182432  2.385185  2.388060  2.237762  2.406015  2.442748 
dram[1]:  2.267176  2.145985  2.245614  2.348624  2.047619  1.910448  2.093525  2.105634  1.994186  1.954286  2.220690  2.480620  2.253521  2.236111  2.326087  2.292857 
dram[2]:  2.370968  2.325397  2.265487  2.226087  1.969231  2.047244  2.070922  2.257576  2.023669  2.035714  2.190476  2.442748  2.442748  2.147651  2.253521  2.251748 
dram[3]:  2.299213  2.198473  2.132231  2.098361  1.875912  2.104839  2.203007  1.986755  2.000000  2.023530  2.190476  2.469231  2.469231  2.253521  2.360294  2.285714 
dram[4]:  2.336000  2.267717  2.265487  2.188034  1.969231  1.925926  2.027778  2.158273  2.137500  1.982759  2.458015  2.285714  2.253521  2.253521  2.269504  2.269504 
dram[5]:  2.453782  2.535088  2.098361  2.206897  2.048000  1.984733  2.076389  2.214815  1.988372  2.084848  2.400000  2.251748  2.292857  2.335766  2.395522  2.283688 
average row locality = 28898/13172 = 2.193896
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       213       211       192       192       194       192       219       220       247       246       227       226       224       224       224       224 
dram[1]:       215       212       192       192       194       192       219       221       247       246       226       224       224       226       225       225 
dram[2]:       212       211       192       192       192       194       220       220       246       246       226       224       224       224       224       226 
dram[3]:       210       208       194       192       193       195       219       222       248       248       226       225       225       224       225       224 
dram[4]:       210       208       192       192       192       194       218       222       246       248       226       224       224       224       224       224 
dram[5]:       210       209       192       192       192       194       221       222       246       248       228       226       225       224       225       226 
total reads: 20854
bank skew: 248/192 = 1.29
chip skew: 3480/3468 = 1.00
number of total write accesses:
dram[0]:        82        82        64        64        66        64        74        78        96        96        96        96        96        96        96        96 
dram[1]:        82        82        64        64        64        64        72        78        96        96        96        96        96        96        96        96 
dram[2]:        82        82        64        64        64        66        72        78        96        96        96        96        96        96        96        96 
dram[3]:        82        80        64        64        64        66        74        78        96        96        96        96        96        96        96        96 
dram[4]:        82        80        64        64        64        66        74        78        96        97        96        96        96        96        96        96 
dram[5]:        82        80        64        64        64        66        78        77        96        96        96        96        96        96        96        96 
total reads: 8044
bank skew: 97/64 = 1.52
chip skew: 1343/1338 = 1.00
average mf latency per bank:
dram[0]:        425       387       402       408       398       395       386       825     20315     20482       425       459       418       414       403       395
dram[1]:        387       381       384       395       377       410       385       823     20306     20432       418       469       430       409       408       394
dram[2]:        407       399       403       383       371       410       395       824     20336     20507       421       451       442       412       402       401
dram[3]:        417       380       377       420       378       398       833       799     26984     20328       451       422       420       404       393       413
dram[4]:        416       389       376       434       399       385       830       634     20424     13593       452       419       412       417       411       418
dram[5]:        406       397       376       413       388       417       805       391     20469     20187       426       403       421       414       412       404
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=203610 n_nop=189630 n_act=2181 n_pre=2165 n_req=4817 n_rd=6950 n_write=2684 bw_util=0.09463
n_activity=45686 dram_eff=0.4217
bk0: 426a 199746i bk1: 422a 199833i bk2: 384a 200376i bk3: 384a 200401i bk4: 388a 200164i bk5: 384a 200059i bk6: 438a 200091i bk7: 440a 199884i bk8: 494a 198813i bk9: 492a 198701i bk10: 454a 199249i bk11: 452a 198949i bk12: 448a 199418i bk13: 448a 199142i bk14: 448a 199270i bk15: 448a 199340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.29558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=203610 n_nop=189556 n_act=2217 n_pre=2201 n_req=4818 n_rd=6960 n_write=2676 bw_util=0.09465
n_activity=45995 dram_eff=0.419
bk0: 430a 200032i bk1: 424a 199640i bk2: 384a 200721i bk3: 384a 200539i bk4: 388a 200558i bk5: 384a 200092i bk6: 438a 200099i bk7: 442a 199758i bk8: 494a 199190i bk9: 492a 198778i bk10: 452a 199375i bk11: 448a 199508i bk12: 448a 199311i bk13: 452a 199380i bk14: 450a 198998i bk15: 450a 199346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.262438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=203610 n_nop=189624 n_act=2188 n_pre=2172 n_req=4813 n_rd=6946 n_write=2680 bw_util=0.09455
n_activity=45410 dram_eff=0.424
bk0: 424a 199891i bk1: 422a 199687i bk2: 384a 200362i bk3: 384a 200343i bk4: 384a 200096i bk5: 388a 199907i bk6: 440a 200039i bk7: 440a 199650i bk8: 492a 198904i bk9: 492a 198599i bk10: 452a 198774i bk11: 448a 199166i bk12: 448a 199711i bk13: 448a 198893i bk14: 448a 199104i bk15: 452a 199021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.302087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=203610 n_nop=189564 n_act=2213 n_pre=2197 n_req=4818 n_rd=6956 n_write=2680 bw_util=0.09465
n_activity=45628 dram_eff=0.4224
bk0: 420a 199877i bk1: 416a 200018i bk2: 388a 200332i bk3: 384a 200560i bk4: 386a 200405i bk5: 390a 200381i bk6: 438a 200304i bk7: 444a 199521i bk8: 496a 198701i bk9: 496a 198396i bk10: 452a 199258i bk11: 450a 199372i bk12: 450a 199606i bk13: 448a 199485i bk14: 450a 199207i bk15: 448a 198971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.269319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=203610 n_nop=189606 n_act=2201 n_pre=2185 n_req=4809 n_rd=6936 n_write=2682 bw_util=0.09447
n_activity=45633 dram_eff=0.4215
bk0: 420a 199719i bk1: 416a 199896i bk2: 384a 200521i bk3: 384a 200110i bk4: 384a 200080i bk5: 388a 200204i bk6: 436a 200004i bk7: 444a 199719i bk8: 492a 198812i bk9: 496a 198565i bk10: 452a 199537i bk11: 448a 199250i bk12: 448a 199046i bk13: 448a 199340i bk14: 448a 198791i bk15: 448a 198790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.3047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=203610 n_nop=189634 n_act=2173 n_pre=2157 n_req=4823 n_rd=6960 n_write=2686 bw_util=0.09475
n_activity=45620 dram_eff=0.4229
bk0: 420a 200026i bk1: 418a 199923i bk2: 384a 200747i bk3: 384a 200533i bk4: 384a 200653i bk5: 388a 200294i bk6: 442a 199815i bk7: 444a 199998i bk8: 492a 198935i bk9: 496a 198703i bk10: 456a 199181i bk11: 452a 199023i bk12: 450a 199423i bk13: 448a 199155i bk14: 450a 199003i bk15: 452a 199132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.256181

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35851, Miss = 1740, Miss_rate = 0.049, Pending_hits = 369, Reservation_fails = 105
L2_cache_bank[1]: Access = 36432, Miss = 1735, Miss_rate = 0.048, Pending_hits = 370, Reservation_fails = 115
L2_cache_bank[2]: Access = 35782, Miss = 1742, Miss_rate = 0.049, Pending_hits = 349, Reservation_fails = 51
L2_cache_bank[3]: Access = 36449, Miss = 1738, Miss_rate = 0.048, Pending_hits = 359, Reservation_fails = 107
L2_cache_bank[4]: Access = 35824, Miss = 1736, Miss_rate = 0.048, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[5]: Access = 36404, Miss = 1737, Miss_rate = 0.048, Pending_hits = 370, Reservation_fails = 305
L2_cache_bank[6]: Access = 52446, Miss = 1740, Miss_rate = 0.033, Pending_hits = 376, Reservation_fails = 2
L2_cache_bank[7]: Access = 36390, Miss = 1738, Miss_rate = 0.048, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[8]: Access = 36433, Miss = 1732, Miss_rate = 0.048, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[9]: Access = 36262, Miss = 1736, Miss_rate = 0.048, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[10]: Access = 36430, Miss = 1739, Miss_rate = 0.048, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[11]: Access = 35734, Miss = 1741, Miss_rate = 0.049, Pending_hits = 370, Reservation_fails = 40
L2_total_cache_accesses = 450437
L2_total_cache_misses = 20854
L2_total_cache_miss_rate = 0.0463
L2_total_cache_pending_hits = 4341
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.155
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=571191
icnt_total_pkts_simt_to_mem=895839
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7714
	minimum = 6
	maximum = 60
Network latency average = 13.5571
	minimum = 6
	maximum = 60
Slowest packet = 900842
Flit latency average = 14.8429
	minimum = 6
	maximum = 56
Slowest flit = 1466934
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00174351
	minimum = 0 (at node 0)
	maximum = 0.0235373 (at node 8)
Accepted packet rate average = 0.00174351
	minimum = 0 (at node 0)
	maximum = 0.0235373 (at node 8)
Injected flit rate average = 0.00523052
	minimum = 0 (at node 0)
	maximum = 0.066577 (at node 8)
Accepted flit rate average= 0.00523052
	minimum = 0 (at node 0)
	maximum = 0.0746469 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3065 (7 samples)
	minimum = 6 (7 samples)
	maximum = 73.5714 (7 samples)
Network latency average = 12.0754 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62.5714 (7 samples)
Flit latency average = 11.7737 (7 samples)
	minimum = 6 (7 samples)
	maximum = 59.8571 (7 samples)
Fragmentation average = 0.000771284 (7 samples)
	minimum = 0 (7 samples)
	maximum = 27.5714 (7 samples)
Injected packet rate average = 0.0416048 (7 samples)
	minimum = 0.019399 (7 samples)
	maximum = 0.0737878 (7 samples)
Accepted packet rate average = 0.0416048 (7 samples)
	minimum = 0.019399 (7 samples)
	maximum = 0.0737878 (7 samples)
Injected flit rate average = 0.0771671 (7 samples)
	minimum = 0.0422425 (7 samples)
	maximum = 0.135221 (7 samples)
Accepted flit rate average = 0.0771671 (7 samples)
	minimum = 0.0377687 (7 samples)
	maximum = 0.166806 (7 samples)
Injected packet size average = 1.85477 (7 samples)
Accepted packet size average = 1.85477 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 121464 (inst/sec)
gpgpu_simulation_rate = 1493 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405990 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,267409)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,267409)
GPGPU-Sim uArch: cycles simulated: 270909  inst.: 21805692 (ipc=18.2) sim_rate=121142 (inst/sec) elapsed = 0:0:03:00 / Fri Jul 27 07:08:02 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4523,267409), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4561,267409), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 9.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 4562
gpu_sim_insn = 74850
gpu_ipc =      16.4073
gpu_tot_sim_cycle = 271971
gpu_tot_sim_insn = 21816918
gpu_tot_ipc =      80.2178
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3429
gpu_stall_icnt2sh    = 62241
gpu_total_sim_rate=121205

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2350528
	L1I_total_cache_misses = 2032
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52288, Miss = 17674, Miss_rate = 0.338, Pending_hits = 643, Reservation_fails = 35489
	L1D_cache_core[1]: Access = 52432, Miss = 17721, Miss_rate = 0.338, Pending_hits = 672, Reservation_fails = 35395
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 51971, Miss = 17640, Miss_rate = 0.339, Pending_hits = 552, Reservation_fails = 35300
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 52128, Miss = 17600, Miss_rate = 0.338, Pending_hits = 668, Reservation_fails = 35860
	L1D_cache_core[7]: Access = 100160, Miss = 34143, Miss_rate = 0.341, Pending_hits = 759, Reservation_fails = 37286
	L1D_cache_core[8]: Access = 100208, Miss = 34166, Miss_rate = 0.341, Pending_hits = 700, Reservation_fails = 65171
	L1D_cache_core[9]: Access = 100204, Miss = 34021, Miss_rate = 0.340, Pending_hits = 891, Reservation_fails = 64599
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 100000, Miss = 33961, Miss_rate = 0.340, Pending_hits = 796, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 100160, Miss = 33908, Miss_rate = 0.339, Pending_hits = 933, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100000, Miss = 34126, Miss_rate = 0.341, Pending_hits = 718, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 52288, Miss = 17747, Miss_rate = 0.339, Pending_hits = 582, Reservation_fails = 35621
	L1D_total_cache_accesses = 1263332
	L1D_total_cache_misses = 428801
	L1D_total_cache_miss_rate = 0.3394
	L1D_total_cache_pending_hits = 11417
	L1D_total_cache_reservation_fails = 737760
	L1D_cache_data_port_util = 0.250
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 67898
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141462
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67393
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 596298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2348496
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2032
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 
gpgpu_n_tot_thrd_icount = 136885792
gpgpu_n_tot_w_icount = 4277681
gpgpu_n_stall_shd_mem = 754734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30127
gpgpu_n_mem_write_global = 420266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1583093
gpgpu_n_store_insn = 663130
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1983806
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 751734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1059896	W0_Idle:588672	W0_Scoreboard:652201	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:0	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:579512
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 241016 {8:30127,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17618192 {40:409112,72:4113,136:7041,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4097272 {136:30127,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3362128 {8:420266,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 210 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 271970 
mrq_lat_table:18875 	2477 	1012 	1702 	1391 	1100 	1031 	1286 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424755 	24976 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107683 	22140 	13747 	306666 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15652 	10178 	4238 	76 	0 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	672 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	512 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     13258     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.312500  2.236641  2.245614  2.415094  2.047244  1.896296  2.063380  2.191176  2.053892  2.000000  2.194631  2.404412  2.388060  2.237762  2.406015  2.442748 
dram[1]:  2.267176  2.137681  2.245614  2.348624  2.047619  1.910448  2.093525  2.105634  1.994186  1.954545  2.232877  2.492308  2.253521  2.236111  2.326087  2.292857 
dram[2]:  2.370968  2.322835  2.265487  2.226087  1.969231  2.047244  2.070922  2.257576  2.023669  2.035503  2.202703  2.454545  2.442748  2.147651  2.253521  2.251748 
dram[3]:  2.299213  2.196970  2.132231  2.098361  1.875912  2.104839  2.203007  1.986755  2.000000  2.023392  2.216216  2.480916  2.469231  2.253521  2.360294  2.285714 
dram[4]:  2.336000  2.265625  2.265487  2.188034  1.969231  1.925926  2.027778  2.158273  2.137500  1.977143  2.500000  2.297872  2.253521  2.253521  2.269504  2.269504 
dram[5]:  2.453782  2.521739  2.098361  2.206897  2.048000  1.984733  2.076389  2.214815  1.988372  2.084848  2.426471  2.263889  2.292857  2.335766  2.395522  2.283688 
average row locality = 28971/13194 = 2.195771
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       214       211       192       192       194       192       219       220       247       246       229       229       224       224       224       224 
dram[1]:       215       213       192       192       194       192       219       221       247       248       228       226       224       226       225       225 
dram[2]:       212       213       192       192       192       194       220       220       246       248       228       226       224       224       224       226 
dram[3]:       210       210       194       192       193       195       219       222       248       250       230       227       225       224       225       224 
dram[4]:       210       210       192       192       192       194       218       222       246       249       231       226       224       224       224       224 
dram[5]:       210       210       192       192       192       194       221       222       246       248       232       228       225       224       225       226 
total reads: 20902
bank skew: 250/192 = 1.30
chip skew: 3488/3478 = 1.00
number of total write accesses:
dram[0]:        82        82        64        64        66        64        74        78        96        96        98        98        96        96        96        96 
dram[1]:        82        82        64        64        64        64        72        78        96        96        98        98        96        96        96        96 
dram[2]:        82        82        64        64        64        66        72        78        96        96        98        98        96        96        96        96 
dram[3]:        82        80        64        64        64        66        74        78        96        96        98        98        96        96        96        96 
dram[4]:        82        80        64        64        64        66        74        78        96        97        99        98        96        96        96        96 
dram[5]:        82        80        64        64        64        66        78        77        96        96        98        98        96        96        96        96 
total reads: 8069
bank skew: 99/64 = 1.55
chip skew: 1347/1342 = 1.00
average mf latency per bank:
dram[0]:        425       387       402       408       398       395       386       825     20315     20482       421       455       418       414       403       395
dram[1]:        387       379       384       395       377       410       385       823     20306     20315       415       465       430       409       408       394
dram[2]:        407       396       403       383       371       410       395       824     20336     20389       418       448       442       412       402       401
dram[3]:        417       378       377       420       378       398       833       799     26984     20213       446       418       420       404       393       413
dram[4]:        416       387       376       434       399       385       830       634     20424     13555       445       415       412       417       411       418
dram[5]:        406       396       376       413       388       417       805       391     20469     20187       421       400       421       414       412       404
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=207083 n_nop=193077 n_act=2184 n_pre=2168 n_req=4827 n_rd=6962 n_write=2692 bw_util=0.09324
n_activity=45806 dram_eff=0.4215
bk0: 428a 203207i bk1: 422a 203304i bk2: 384a 203848i bk3: 384a 203873i bk4: 388a 203636i bk5: 384a 203531i bk6: 438a 203565i bk7: 440a 203358i bk8: 494a 202287i bk9: 492a 202176i bk10: 458a 202685i bk11: 458a 202361i bk12: 448a 202890i bk13: 448a 202615i bk14: 448a 202743i bk15: 448a 202813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.290748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=207083 n_nop=192999 n_act=2221 n_pre=2205 n_req=4829 n_rd=6974 n_write=2684 bw_util=0.09328
n_activity=46122 dram_eff=0.4188
bk0: 430a 203505i bk1: 426a 203102i bk2: 384a 204193i bk3: 384a 204012i bk4: 388a 204031i bk5: 384a 203565i bk6: 438a 203572i bk7: 442a 203231i bk8: 494a 202664i bk9: 496a 202234i bk10: 456a 202809i bk11: 452a 202941i bk12: 448a 202783i bk13: 452a 202853i bk14: 450a 202471i bk15: 450a 202819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.258109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=207083 n_nop=193065 n_act=2192 n_pre=2176 n_req=4825 n_rd=6962 n_write=2688 bw_util=0.0932
n_activity=45544 dram_eff=0.4238
bk0: 424a 203365i bk1: 426a 203145i bk2: 384a 203834i bk3: 384a 203815i bk4: 384a 203569i bk5: 388a 203380i bk6: 440a 203512i bk7: 440a 203123i bk8: 492a 202378i bk9: 496a 202055i bk10: 456a 202208i bk11: 452a 202597i bk12: 448a 203183i bk13: 448a 202366i bk14: 448a 202577i bk15: 452a 202494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.297147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=207083 n_nop=193001 n_act=2217 n_pre=2201 n_req=4832 n_rd=6976 n_write=2688 bw_util=0.09333
n_activity=45778 dram_eff=0.4222
bk0: 420a 203351i bk1: 420a 203476i bk2: 388a 203804i bk3: 384a 204032i bk4: 386a 203878i bk5: 390a 203854i bk6: 438a 203777i bk7: 444a 202994i bk8: 496a 202175i bk9: 500a 201853i bk10: 460a 202665i bk11: 454a 202799i bk12: 450a 203078i bk13: 448a 202957i bk14: 450a 202679i bk15: 448a 202444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.264961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8031e200, atomic=0 1 entries : 0x7f8c298851c0 :  mf: uid=4430586, sid09:w12, part=4, addr=0x8031e200, load , size=128, unknown  status = IN_PARTITION_DRAM (271964), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=207083 n_nop=193041 n_act=2205 n_pre=2189 n_req=4824 n_rd=6956 n_write=2692 bw_util=0.09318
n_activity=45804 dram_eff=0.4213
bk0: 420a 203192i bk1: 420a 203354i bk2: 384a 203993i bk3: 384a 203583i bk4: 384a 203553i bk5: 388a 203677i bk6: 436a 203477i bk7: 444a 203193i bk8: 492a 202286i bk9: 498a 202028i bk10: 462a 202935i bk11: 452a 202677i bk12: 448a 202517i bk13: 448a 202812i bk14: 448a 202263i bk15: 448a 202263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.299783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8031e300, atomic=0 1 entries : 0x7f8c29885490 :  mf: uid=4430587, sid09:w14, part=5, addr=0x8031e300, load , size=128, unknown  status = IN_PARTITION_DRAM (271969), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=207083 n_nop=193080 n_act=2176 n_pre=2160 n_req=4834 n_rd=6973 n_write=2694 bw_util=0.09336
n_activity=45739 dram_eff=0.4227
bk0: 420a 203499i bk1: 420a 203384i bk2: 384a 204218i bk3: 384a 204006i bk4: 384a 204126i bk5: 388a 203767i bk6: 442a 203288i bk7: 444a 203471i bk8: 492a 202409i bk9: 496a 202178i bk10: 464a 202602i bk11: 455a 202460i bk12: 450a 202895i bk13: 448a 202627i bk14: 450a 202475i bk15: 452a 202605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.251991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35855, Miss = 1743, Miss_rate = 0.049, Pending_hits = 370, Reservation_fails = 105
L2_cache_bank[1]: Access = 36435, Miss = 1738, Miss_rate = 0.048, Pending_hits = 370, Reservation_fails = 115
L2_cache_bank[2]: Access = 35784, Miss = 1744, Miss_rate = 0.049, Pending_hits = 349, Reservation_fails = 51
L2_cache_bank[3]: Access = 36455, Miss = 1743, Miss_rate = 0.048, Pending_hits = 360, Reservation_fails = 107
L2_cache_bank[4]: Access = 35826, Miss = 1738, Miss_rate = 0.049, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[5]: Access = 36412, Miss = 1743, Miss_rate = 0.048, Pending_hits = 372, Reservation_fails = 305
L2_cache_bank[6]: Access = 52450, Miss = 1744, Miss_rate = 0.033, Pending_hits = 376, Reservation_fails = 2
L2_cache_bank[7]: Access = 36399, Miss = 1744, Miss_rate = 0.048, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[8]: Access = 36438, Miss = 1737, Miss_rate = 0.048, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[9]: Access = 36269, Miss = 1741, Miss_rate = 0.048, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[10]: Access = 36434, Miss = 1743, Miss_rate = 0.048, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[11]: Access = 35738, Miss = 1744, Miss_rate = 0.049, Pending_hits = 370, Reservation_fails = 40
L2_total_cache_accesses = 450495
L2_total_cache_misses = 20902
L2_total_cache_miss_rate = 0.0464
L2_total_cache_pending_hits = 4350
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 21
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=571377
icnt_total_pkts_simt_to_mem=895997
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92241
	minimum = 6
	maximum = 17
Network latency average = 8.4569
	minimum = 6
	maximum = 17
Slowest packet = 900951
Flit latency average = 6.72965
	minimum = 6
	maximum = 13
Slowest flit = 1467279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000941757
	minimum = 0 (at node 0)
	maximum = 0.00745287 (at node 9)
Accepted packet rate average = 0.000941757
	minimum = 0 (at node 0)
	maximum = 0.00745287 (at node 9)
Injected flit rate average = 0.0027928
	minimum = 0 (at node 0)
	maximum = 0.0214818 (at node 9)
Accepted flit rate average= 0.0027928
	minimum = 0 (at node 0)
	maximum = 0.022797 (at node 9)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5084 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.5 (8 samples)
Network latency average = 11.623 (8 samples)
	minimum = 6 (8 samples)
	maximum = 56.875 (8 samples)
Flit latency average = 11.1432 (8 samples)
	minimum = 6 (8 samples)
	maximum = 54 (8 samples)
Fragmentation average = 0.000674874 (8 samples)
	minimum = 0 (8 samples)
	maximum = 24.125 (8 samples)
Injected packet rate average = 0.0365219 (8 samples)
	minimum = 0.0169741 (8 samples)
	maximum = 0.065496 (8 samples)
Accepted packet rate average = 0.0365219 (8 samples)
	minimum = 0.0169741 (8 samples)
	maximum = 0.065496 (8 samples)
Injected flit rate average = 0.0678703 (8 samples)
	minimum = 0.0369622 (8 samples)
	maximum = 0.121004 (8 samples)
Accepted flit rate average = 0.0678703 (8 samples)
	minimum = 0.0330476 (8 samples)
	maximum = 0.148805 (8 samples)
Injected packet size average = 1.85835 (8 samples)
Accepted packet size average = 1.85835 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 121205 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404a00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,271971)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,271971)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,271971)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,0,0) tid=(256,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 276471  inst.: 22172086 (ipc=78.9) sim_rate=122497 (inst/sec) elapsed = 0:0:03:01 / Fri Jul 27 07:08:03 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6248,271971), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1,0,0) tid=(288,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8364,271971), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8494,271971), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 12.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 8495
gpu_sim_insn = 692480
gpu_ipc =      81.5162
gpu_tot_sim_cycle = 280466
gpu_tot_sim_insn = 22509398
gpu_tot_ipc =      80.2571
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3429
gpu_stall_icnt2sh    = 62439
gpu_total_sim_rate=124361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2365229
	L1I_total_cache_misses = 2325
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52288, Miss = 17674, Miss_rate = 0.338, Pending_hits = 643, Reservation_fails = 35489
	L1D_cache_core[1]: Access = 52432, Miss = 17721, Miss_rate = 0.338, Pending_hits = 672, Reservation_fails = 35395
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 51971, Miss = 17640, Miss_rate = 0.339, Pending_hits = 552, Reservation_fails = 35300
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 52128, Miss = 17600, Miss_rate = 0.338, Pending_hits = 668, Reservation_fails = 35860
	L1D_cache_core[7]: Access = 100160, Miss = 34143, Miss_rate = 0.341, Pending_hits = 759, Reservation_fails = 37286
	L1D_cache_core[8]: Access = 100208, Miss = 34166, Miss_rate = 0.341, Pending_hits = 700, Reservation_fails = 65171
	L1D_cache_core[9]: Access = 100204, Miss = 34021, Miss_rate = 0.340, Pending_hits = 891, Reservation_fails = 64599
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100652, Miss = 34344, Miss_rate = 0.341, Pending_hits = 720, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 52288, Miss = 17747, Miss_rate = 0.339, Pending_hits = 582, Reservation_fails = 35621
	L1D_total_cache_accesses = 1266592
	L1D_total_cache_misses = 429891
	L1D_total_cache_miss_rate = 0.3394
	L1D_total_cache_pending_hits = 11427
	L1D_total_cache_reservation_fails = 737760
	L1D_cache_data_port_util = 0.249
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 68306
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 810485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141462
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 399674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 596298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2362904
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2325
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 5860, 
gpgpu_n_tot_thrd_icount = 137717792
gpgpu_n_tot_w_icount = 4303681
gpgpu_n_stall_shd_mem = 755994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30217
gpgpu_n_mem_write_global = 421266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1615093
gpgpu_n_store_insn = 695130
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1996862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 752994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1060543	W0_Idle:597589	W0_Scoreboard:662879	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:0	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:605512
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 241736 {8:30217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17754192 {40:409112,72:4113,136:8041,}
traffic_breakdown_coretomem[INST_ACC_R] = 848 {8:106,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4109512 {136:30217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3370128 {8:421266,}
traffic_breakdown_memtocore[INST_ACC_R] = 14416 {136:106,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 210 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 280465 
mrq_lat_table:19551 	2569 	1507 	1917 	1676 	1351 	1121 	1292 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424755 	26066 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	108457 	22468 	13756 	306666 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15684 	10196 	4259 	95 	0 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	1672 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	512 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     13258     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.403101  2.310606  2.245614  2.415094  2.047244  1.896296  2.063380  2.191176  2.053892  2.011696  2.409396  2.639706  2.844445  2.666667  2.865672  2.909091 
dram[1]:  2.356061  2.208633  2.245614  2.348624  2.047619  1.910448  2.093525  2.105634  1.994186  1.954802  2.452055  2.769231  2.685315  2.662069  2.769784  2.730496 
dram[2]:  2.460317  2.398438  2.265487  2.226087  1.969231  2.047244  2.070922  2.257576  2.023669  2.035294  2.418919  2.727273  2.909091  2.560000  2.685315  2.680556 
dram[3]:  2.372093  2.270677  2.132231  2.098361  1.875912  2.104839  2.203007  1.986755  2.000000  2.023256  2.432432  2.755725  2.938931  2.685315  2.810219  2.723404 
dram[4]:  2.409449  2.341085  2.265487  2.188034  1.969231  1.925926  2.027778  2.158273  2.150000  1.977143  2.742424  2.553191  2.685315  2.685315  2.704225  2.704225 
dram[5]:  2.533333  2.603448  2.098361  2.206897  2.048000  1.984733  2.076389  2.214815  2.000000  2.084848  2.661765  2.513889  2.730496  2.782609  2.851852  2.718310 
average row locality = 31081/13237 = 2.348040
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       224       221       192       192       194       192       219       220       247       246       245       245       256       256       256       256 
dram[1]:       225       223       192       192       194       192       219       221       247       248       244       244       256       258       257       257 
dram[2]:       224       223       192       192       192       194       220       220       246       248       244       244       256       256       256       258 
dram[3]:       222       220       194       192       193       195       219       222       248       250       246       245       257       256       257       256 
dram[4]:       222       220       192       192       192       194       218       222       246       249       247       244       256       256       256       256 
dram[5]:       220       220       192       192       192       194       221       222       246       248       248       246       257       256       257       258 
total reads: 21998
bank skew: 258/192 = 1.34
chip skew: 3672/3661 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        416       382       402       408       398       395       386       825     20315     20363       396       426       372       368       359       354
dram[1]:        379       374       384       395       377       410       385       823     20306     20198       390       432       381       364       363       352
dram[2]:        395       390       403       383       371       410       395       824     20336     20271       392       416       391       365       357       358
dram[3]:        407       374       377       420       378       398       833       799     26828     20097       418       390       372       359       351       367
dram[4]:        406       381       376       434       399       385       830       634     20305     13555       418       387       367       370       366       372
dram[5]:        400       391       376       413       388       417       805       391     20350     20187       396       374       374       367       366       360
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=213551 n_nop=198837 n_act=2190 n_pre=2174 n_req=5175 n_rd=7322 n_write=3028 bw_util=0.09693
n_activity=48987 dram_eff=0.4226
bk0: 448a 209527i bk1: 442a 209632i bk2: 384a 210313i bk3: 384a 210340i bk4: 388a 210103i bk5: 384a 209999i bk6: 438a 210033i bk7: 440a 209826i bk8: 494a 208755i bk9: 492a 208634i bk10: 490a 208697i bk11: 490a 208387i bk12: 512a 208421i bk13: 512a 208137i bk14: 512a 208282i bk15: 512a 208246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.304218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=213551 n_nop=198749 n_act=2228 n_pre=2212 n_req=5181 n_rd=7338 n_write=3024 bw_util=0.09704
n_activity=49327 dram_eff=0.4201
bk0: 450a 209839i bk1: 446a 209430i bk2: 384a 210658i bk3: 384a 210478i bk4: 388a 210499i bk5: 384a 210033i bk6: 438a 210041i bk7: 442a 209701i bk8: 494a 209134i bk9: 496a 208682i bk10: 488a 208764i bk11: 488a 208884i bk12: 512a 208348i bk13: 516a 208257i bk14: 514a 208023i bk15: 514a 208324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.267252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=213551 n_nop=198809 n_act=2200 n_pre=2184 n_req=5179 n_rd=7330 n_write=3028 bw_util=0.09701
n_activity=48799 dram_eff=0.4245
bk0: 448a 209653i bk1: 446a 209483i bk2: 384a 210298i bk3: 384a 210282i bk4: 384a 210036i bk5: 388a 209848i bk6: 440a 209980i bk7: 440a 209592i bk8: 492a 208848i bk9: 496a 208432i bk10: 488a 208218i bk11: 488a 208604i bk12: 512a 208695i bk13: 512a 207969i bk14: 512a 208152i bk15: 516a 207922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.302771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=213551 n_nop=198743 n_act=2226 n_pre=2210 n_req=5186 n_rd=7344 n_write=3028 bw_util=0.09714
n_activity=49047 dram_eff=0.4229
bk0: 444a 209682i bk1: 440a 209794i bk2: 388a 210267i bk3: 384a 210500i bk4: 386a 210347i bk5: 390a 210324i bk6: 438a 210247i bk7: 444a 209465i bk8: 496a 208601i bk9: 500a 208239i bk10: 492a 208724i bk11: 490a 208787i bk12: 514a 208539i bk13: 512a 208431i bk14: 514a 208193i bk15: 512a 207919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.272193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8033aa80, atomic=0 1 entries : 0x7f8c25efa470 :  mf: uid=4449970, sid12:w15, part=4, addr=0x8033aa80, load , size=128, unknown  status = IN_PARTITION_DRAM (280465), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=213551 n_nop=198792 n_act=2212 n_pre=2196 n_req=5176 n_rd=7323 n_write=3028 bw_util=0.09694
n_activity=48926 dram_eff=0.4231
bk0: 444a 209537i bk1: 440a 209688i bk2: 384a 210457i bk3: 384a 210048i bk4: 384a 210019i bk5: 388a 210143i bk6: 436a 209946i bk7: 444a 209662i bk8: 492a 208726i bk9: 498a 208498i bk10: 494a 208994i bk11: 488a 208593i bk12: 512a 207849i bk13: 512a 208287i bk14: 512a 207703i bk15: 511a 207661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.30869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=213551 n_nop=198835 n_act=2182 n_pre=2166 n_req=5184 n_rd=7338 n_write=3030 bw_util=0.0971
n_activity=48944 dram_eff=0.4237
bk0: 440a 209838i bk1: 440a 209689i bk2: 384a 210682i bk3: 384a 210472i bk4: 384a 210593i bk5: 388a 210236i bk6: 442a 209757i bk7: 444a 209940i bk8: 492a 208868i bk9: 496a 208648i bk10: 496a 208655i bk11: 492a 208416i bk12: 514a 208435i bk13: 512a 208225i bk14: 514a 207935i bk15: 516a 208120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.261385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35945, Miss = 1833, Miss_rate = 0.051, Pending_hits = 370, Reservation_fails = 105
L2_cache_bank[1]: Access = 36525, Miss = 1828, Miss_rate = 0.050, Pending_hits = 370, Reservation_fails = 115
L2_cache_bank[2]: Access = 35877, Miss = 1834, Miss_rate = 0.051, Pending_hits = 349, Reservation_fails = 51
L2_cache_bank[3]: Access = 36547, Miss = 1835, Miss_rate = 0.050, Pending_hits = 360, Reservation_fails = 107
L2_cache_bank[4]: Access = 35922, Miss = 1830, Miss_rate = 0.051, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[5]: Access = 36504, Miss = 1835, Miss_rate = 0.050, Pending_hits = 372, Reservation_fails = 305
L2_cache_bank[6]: Access = 52546, Miss = 1836, Miss_rate = 0.035, Pending_hits = 380, Reservation_fails = 2
L2_cache_bank[7]: Access = 36491, Miss = 1836, Miss_rate = 0.050, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[8]: Access = 36534, Miss = 1829, Miss_rate = 0.050, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[9]: Access = 36361, Miss = 1833, Miss_rate = 0.050, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[10]: Access = 36524, Miss = 1833, Miss_rate = 0.050, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[11]: Access = 35830, Miss = 1836, Miss_rate = 0.051, Pending_hits = 370, Reservation_fails = 40
L2_total_cache_accesses = 451606
L2_total_cache_misses = 21998
L2_total_cache_miss_rate = 0.0487
L2_total_cache_pending_hits = 4360
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 319
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=572932
icnt_total_pkts_simt_to_mem=901108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1962
	minimum = 6
	maximum = 118
Network latency average = 9.52925
	minimum = 6
	maximum = 96
Slowest packet = 901137
Flit latency average = 7.92439
	minimum = 6
	maximum = 92
Slowest flit = 1467839
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00968762
	minimum = 0 (at node 0)
	maximum = 0.0521483 (at node 11)
Accepted packet rate average = 0.00968762
	minimum = 0 (at node 0)
	maximum = 0.0521483 (at node 11)
Injected flit rate average = 0.0290628
	minimum = 0 (at node 0)
	maximum = 0.240494 (at node 11)
Accepted flit rate average= 0.0290628
	minimum = 0 (at node 0)
	maximum = 0.0723955 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0293 (9 samples)
	minimum = 6 (9 samples)
	maximum = 72.2222 (9 samples)
Network latency average = 11.3904 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61.2222 (9 samples)
Flit latency average = 10.7855 (9 samples)
	minimum = 6 (9 samples)
	maximum = 58.2222 (9 samples)
Fragmentation average = 0.000599888 (9 samples)
	minimum = 0 (9 samples)
	maximum = 21.4444 (9 samples)
Injected packet rate average = 0.0335403 (9 samples)
	minimum = 0.0150881 (9 samples)
	maximum = 0.0640129 (9 samples)
Accepted packet rate average = 0.0335403 (9 samples)
	minimum = 0.0150881 (9 samples)
	maximum = 0.0640129 (9 samples)
Injected flit rate average = 0.0635584 (9 samples)
	minimum = 0.0328553 (9 samples)
	maximum = 0.134281 (9 samples)
Accepted flit rate average = 0.0635584 (9 samples)
	minimum = 0.0293757 (9 samples)
	maximum = 0.140315 (9 samples)
Injected packet size average = 1.89498 (9 samples)
Accepted packet size average = 1.89498 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 124361 (inst/sec)
gpgpu_simulation_rate = 1549 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,280466)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,280466)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,0,0) tid=(0,14,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,0,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 280966  inst.: 22697270 (ipc=375.7) sim_rate=124710 (inst/sec) elapsed = 0:0:03:02 / Fri Jul 27 07:08:04 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(0,0,0) tid=(14,19,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (844,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(845,280466)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (850,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(851,280466)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (856,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(857,280466)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (862,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(863,280466)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (868,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(869,280466)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (874,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(875,280466)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (880,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(881,280466)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (886,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(887,280466)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (904,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(905,280466)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (910,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(911,280466)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (916,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(917,280466)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (922,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(923,280466)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (928,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(929,280466)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(8,1,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 281466  inst.: 22915058 (ipc=405.7) sim_rate=125218 (inst/sec) elapsed = 0:0:03:03 / Fri Jul 27 07:08:05 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(7,1,0) tid=(24,12,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(8,1,0) tid=(0,20,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1252,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1253,280466)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1276,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1276,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1277,280466)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1277,280466)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1289,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1290,280466)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1300,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1300,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1308,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1324,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1331,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1336,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1348,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(12,1,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 281966  inst.: 23215770 (ipc=470.9) sim_rate=126172 (inst/sec) elapsed = 0:0:03:04 / Fri Jul 27 07:08:06 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1660,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1684,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1697,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1705,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,1,0) tid=(16,26,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,1,0) tid=(24,7,0)
GPGPU-Sim uArch: cycles simulated: 286466  inst.: 23424748 (ipc=152.6) sim_rate=126620 (inst/sec) elapsed = 0:0:03:05 / Fri Jul 27 07:08:07 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,1,0) tid=(4,8,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1,1,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 291966  inst.: 23633544 (ipc=97.8) sim_rate=127062 (inst/sec) elapsed = 0:0:03:06 / Fri Jul 27 07:08:08 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,1,0) tid=(16,12,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,1,0) tid=(30,9,0)
GPGPU-Sim uArch: cycles simulated: 296966  inst.: 23818290 (ipc=79.3) sim_rate=127370 (inst/sec) elapsed = 0:0:03:07 / Fri Jul 27 07:08:09 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,0,0) tid=(18,10,0)
GPGPU-Sim uArch: cycles simulated: 302466  inst.: 24028854 (ipc=69.1) sim_rate=127813 (inst/sec) elapsed = 0:0:03:08 / Fri Jul 27 07:08:10 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,1,0) tid=(24,6,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,1,0) tid=(20,14,0)
GPGPU-Sim uArch: cycles simulated: 306966  inst.: 24239696 (ipc=65.3) sim_rate=128252 (inst/sec) elapsed = 0:0:03:09 / Fri Jul 27 07:08:11 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,0,0) tid=(26,18,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,1,0) tid=(6,15,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,0,0) tid=(24,28,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,1,0) tid=(30,19,0)
GPGPU-Sim uArch: cycles simulated: 310966  inst.: 24576812 (ipc=67.8) sim_rate=129351 (inst/sec) elapsed = 0:0:03:10 / Fri Jul 27 07:08:12 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,1,0) tid=(2,28,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(1,0,0) tid=(10,17,0)
GPGPU-Sim uArch: cycles simulated: 315466  inst.: 24864438 (ipc=67.3) sim_rate=130180 (inst/sec) elapsed = 0:0:03:11 / Fri Jul 27 07:08:13 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(1,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,0,0) tid=(8,19,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38210,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38779,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42263,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 323466  inst.: 25100566 (ipc=60.3) sim_rate=130732 (inst/sec) elapsed = 0:0:03:12 / Fri Jul 27 07:08:14 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45045,280466), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 14.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 45046
gpu_sim_insn = 2604928
gpu_ipc =      57.8282
gpu_tot_sim_cycle = 325512
gpu_tot_sim_insn = 25114326
gpu_tot_ipc =      77.1533
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3613
gpu_stall_icnt2sh    = 63518
gpu_total_sim_rate=130803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2420925
	L1I_total_cache_misses = 3365
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60528, Miss = 21095, Miss_rate = 0.349, Pending_hits = 1914, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60672, Miss = 21144, Miss_rate = 0.348, Pending_hits = 1977, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62017, Miss = 22001, Miss_rate = 0.355, Pending_hits = 1976, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 52128, Miss = 17600, Miss_rate = 0.338, Pending_hits = 668, Reservation_fails = 35860
	L1D_cache_core[7]: Access = 100160, Miss = 34143, Miss_rate = 0.341, Pending_hits = 759, Reservation_fails = 37286
	L1D_cache_core[8]: Access = 100208, Miss = 34166, Miss_rate = 0.341, Pending_hits = 700, Reservation_fails = 65171
	L1D_cache_core[9]: Access = 100204, Miss = 34021, Miss_rate = 0.340, Pending_hits = 891, Reservation_fails = 64599
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100652, Miss = 34344, Miss_rate = 0.341, Pending_hits = 720, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62334, Miss = 22089, Miss_rate = 0.354, Pending_hits = 2030, Reservation_fails = 62848
	L1D_total_cache_accesses = 1303164
	L1D_total_cache_misses = 445438
	L1D_total_cache_miss_rate = 0.3418
	L1D_total_cache_pending_hits = 16875
	L1D_total_cache_reservation_fails = 837560
	L1D_cache_data_port_util = 0.241
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 70866
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 226025
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70361
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611535
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2417560
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3365
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 6483, 
gpgpu_n_tot_thrd_icount = 140871712
gpgpu_n_tot_w_icount = 4402241
gpgpu_n_stall_shd_mem = 867662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31873
gpgpu_n_mem_write_global = 435346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2027893
gpgpu_n_store_insn = 899930
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2075198
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 864662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1253337	W0_Idle:634994	W0_Scoreboard:694730	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:38528	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665544
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254984 {8:31873,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19013712 {40:413208,72:8209,136:13929,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4334728 {136:31873,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3482768 {8:435346,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 209 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 325511 
mrq_lat_table:19783 	2606 	1524 	1930 	1680 	1351 	1121 	1292 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	439866 	26691 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	110073 	24853 	21899 	310292 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16543 	10884 	4342 	121 	0 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	15752 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	599 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     13258     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.476923  2.368421  2.245614  2.415094  2.093750  1.941176  2.063380  2.191176  2.053892  2.011696  2.409396  2.639706  2.844445  2.666667  2.874074  2.932331 
dram[1]:  2.428571  2.264286  2.245614  2.348624  2.094488  1.955556  2.093525  2.105634  1.994186  1.954802  2.452055  2.769231  2.685315  2.662069  2.778571  2.753521 
dram[2]:  2.535433  2.446154  2.265487  2.226087  2.015267  2.093750  2.070922  2.257576  2.023669  2.035294  2.418919  2.727273  2.909091  2.560000  2.708333  2.703448 
dram[3]:  2.446154  2.325926  2.132231  2.098361  1.920290  2.168000  2.203007  1.986755  2.000000  2.023256  2.432432  2.755725  2.938931  2.685315  2.833333  2.746479 
dram[4]:  2.484375  2.400000  2.265487  2.188034  2.015267  1.985294  2.027778  2.158273  2.150000  1.977143  2.742424  2.553191  2.685315  2.685315  2.727273  2.727273 
dram[5]:  2.611570  2.666667  2.098361  2.206897  2.095238  2.030303  2.076389  2.214815  2.000000  2.084848  2.661765  2.513889  2.730496  2.782609  2.875000  2.741259 
average row locality = 31384/13275 = 2.364143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       192       202       200       219       220       247       246       245       245       256       256       260       262 
dram[1]:       237       233       192       192       202       200       219       221       247       248       244       244       256       258       261       263 
dram[2]:       236       234       192       192       200       202       220       220       246       248       244       244       256       256       262       264 
dram[3]:       234       232       194       192       201       205       219       222       248       250       246       245       257       256       263       262 
dram[4]:       234       230       192       192       200       204       218       222       246       249       247       244       256       256       262       262 
dram[5]:       232       230       192       192       200       202       221       222       246       248       248       246       257       256       263       264 
total reads: 22301
bank skew: 264/192 = 1.38
chip skew: 3726/3709 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        471       418       402       408      1203      1229       386       825     20315     20363       396       426       372       368       367       370
dram[1]:        434       414       384       395      1163      1230       385       823     20306     20198       390       432       381       364       373       368
dram[2]:        434       440       403       383      1214      1185       395       824     20336     20271       392       416       391       365       371       373
dram[3]:        445       422       377       420      1183      1169       833       799     26828     20097       418       390       372       359       365       381
dram[4]:        468       425       376       434      1152      1122       830       634     20305     13555       418       387       367       370       379       386
dram[5]:        457       428       376       413      1193      1170       805       391     20350     20187       396       374       374       367       380       377
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=247850 n_nop=233028 n_act=2196 n_pre=2180 n_req=5223 n_rd=7418 n_write=3028 bw_util=0.08429
n_activity=49366 dram_eff=0.4232
bk0: 472a 243763i bk1: 462a 243879i bk2: 384a 244611i bk3: 384a 244638i bk4: 404a 244359i bk5: 400a 244242i bk6: 438a 244332i bk7: 440a 244125i bk8: 494a 243054i bk9: 492a 242933i bk10: 490a 242996i bk11: 490a 242686i bk12: 512a 242722i bk13: 512a 242438i bk14: 520a 242554i bk15: 524a 242511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.262308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=247850 n_nop=232940 n_act=2234 n_pre=2218 n_req=5229 n_rd=7434 n_write=3024 bw_util=0.08439
n_activity=49717 dram_eff=0.4207
bk0: 474a 244080i bk1: 466a 243672i bk2: 384a 244956i bk3: 384a 244777i bk4: 404a 244756i bk5: 400a 244275i bk6: 438a 244338i bk7: 442a 243999i bk8: 494a 243432i bk9: 496a 242981i bk10: 488a 243063i bk11: 488a 243183i bk12: 512a 242649i bk13: 516a 242558i bk14: 522a 242293i bk15: 526a 242589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.230373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=247850 n_nop=232992 n_act=2207 n_pre=2191 n_req=5230 n_rd=7432 n_write=3028 bw_util=0.08441
n_activity=49221 dram_eff=0.425
bk0: 472a 243887i bk1: 468a 243717i bk2: 384a 244593i bk3: 384a 244578i bk4: 400a 244291i bk5: 404a 244090i bk6: 440a 244277i bk7: 440a 243890i bk8: 492a 243148i bk9: 496a 242732i bk10: 488a 242518i bk11: 488a 242904i bk12: 512a 242997i bk13: 512a 242271i bk14: 524a 242421i bk15: 528a 242190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.261041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=247850 n_nop=232920 n_act=2233 n_pre=2217 n_req=5240 n_rd=7452 n_write=3028 bw_util=0.08457
n_activity=49496 dram_eff=0.4235
bk0: 468a 243922i bk1: 464a 244016i bk2: 388a 244562i bk3: 384a 244796i bk4: 402a 244601i bk5: 410a 244570i bk6: 438a 244543i bk7: 444a 243761i bk8: 496a 242899i bk9: 500a 242538i bk10: 492a 243023i bk11: 490a 243087i bk12: 514a 242841i bk13: 512a 242733i bk14: 526a 242464i bk15: 524a 242187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.23469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=247850 n_nop=232974 n_act=2218 n_pre=2202 n_req=5228 n_rd=7428 n_write=3028 bw_util=0.08437
n_activity=49341 dram_eff=0.4238
bk0: 468a 243766i bk1: 460a 243931i bk2: 384a 244754i bk3: 384a 244346i bk4: 400a 244273i bk5: 408a 244383i bk6: 436a 244243i bk7: 444a 243959i bk8: 492a 243023i bk9: 498a 242796i bk10: 494a 243293i bk11: 488a 242892i bk12: 512a 242150i bk13: 512a 242588i bk14: 524a 241972i bk15: 524a 241926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.266125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=247850 n_nop=233022 n_act=2188 n_pre=2172 n_req=5234 n_rd=7438 n_write=3030 bw_util=0.08447
n_activity=49362 dram_eff=0.4241
bk0: 464a 244076i bk1: 460a 243941i bk2: 384a 244979i bk3: 384a 244770i bk4: 400a 244846i bk5: 404a 244486i bk6: 442a 244053i bk7: 444a 244238i bk8: 492a 243166i bk9: 496a 242947i bk10: 496a 242954i bk11: 492a 242716i bk12: 514a 242737i bk13: 512a 242527i bk14: 526a 242204i bk15: 528a 242388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 37303, Miss = 1857, Miss_rate = 0.050, Pending_hits = 402, Reservation_fails = 105
L2_cache_bank[1]: Access = 37863, Miss = 1852, Miss_rate = 0.049, Pending_hits = 397, Reservation_fails = 115
L2_cache_bank[2]: Access = 37171, Miss = 1858, Miss_rate = 0.050, Pending_hits = 381, Reservation_fails = 51
L2_cache_bank[3]: Access = 37895, Miss = 1859, Miss_rate = 0.049, Pending_hits = 387, Reservation_fails = 107
L2_cache_bank[4]: Access = 37262, Miss = 1856, Miss_rate = 0.050, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[5]: Access = 37818, Miss = 1860, Miss_rate = 0.049, Pending_hits = 403, Reservation_fails = 421
L2_cache_bank[6]: Access = 53821, Miss = 1862, Miss_rate = 0.035, Pending_hits = 412, Reservation_fails = 2
L2_cache_bank[7]: Access = 37869, Miss = 1864, Miss_rate = 0.049, Pending_hits = 396, Reservation_fails = 92
L2_cache_bank[8]: Access = 37788, Miss = 1855, Miss_rate = 0.049, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[9]: Access = 37643, Miss = 1859, Miss_rate = 0.049, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[10]: Access = 37832, Miss = 1859, Miss_rate = 0.049, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[11]: Access = 37111, Miss = 1860, Miss_rate = 0.050, Pending_hits = 401, Reservation_fails = 40
L2_total_cache_accesses = 467376
L2_total_cache_misses = 22301
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 4729
L2_total_cache_reservation_fails = 933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 434305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 77
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 527
L2_cache_data_port_util = 0.138
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=595462
icnt_total_pkts_simt_to_mem=952718
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0066
	minimum = 6
	maximum = 99
Network latency average = 11.0732
	minimum = 6
	maximum = 92
Slowest packet = 903377
Flit latency average = 10.6857
	minimum = 6
	maximum = 88
Slowest flit = 1474425
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259323
	minimum = 4.43991e-05 (at node 2)
	maximum = 0.0979221 (at node 3)
Accepted packet rate average = 0.0259323
	minimum = 4.43991e-05 (at node 2)
	maximum = 0.0979221 (at node 3)
Injected flit rate average = 0.0609583
	minimum = 4.43991e-05 (at node 2)
	maximum = 0.336611 (at node 3)
Accepted flit rate average= 0.0609583
	minimum = 0.000221995 (at node 2)
	maximum = 0.13726 (at node 3)
Injected packet length average = 2.35067
Accepted packet length average = 2.35067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.127 (10 samples)
	minimum = 6 (10 samples)
	maximum = 74.9 (10 samples)
Network latency average = 11.3587 (10 samples)
	minimum = 6 (10 samples)
	maximum = 64.3 (10 samples)
Flit latency average = 10.7756 (10 samples)
	minimum = 6 (10 samples)
	maximum = 61.2 (10 samples)
Fragmentation average = 0.000539899 (10 samples)
	minimum = 0 (10 samples)
	maximum = 19.3 (10 samples)
Injected packet rate average = 0.0327795 (10 samples)
	minimum = 0.0135837 (10 samples)
	maximum = 0.0674038 (10 samples)
Accepted packet rate average = 0.0327795 (10 samples)
	minimum = 0.0135837 (10 samples)
	maximum = 0.0674038 (10 samples)
Injected flit rate average = 0.0632983 (10 samples)
	minimum = 0.0295742 (10 samples)
	maximum = 0.154514 (10 samples)
Accepted flit rate average = 0.0632983 (10 samples)
	minimum = 0.0264603 (10 samples)
	maximum = 0.14001 (10 samples)
Injected packet size average = 1.93103 (10 samples)
Accepted packet size average = 1.93103 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 130803 (inst/sec)
gpgpu_simulation_rate = 1695 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402a20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,325512)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,325512)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(1,4,0) tid=(0,29,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(1,5,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 326512  inst.: 25453750 (ipc=339.4) sim_rate=131884 (inst/sec) elapsed = 0:0:03:13 / Fri Jul 27 07:08:15 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,5,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1074,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1075,325512)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1080,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1081,325512)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1086,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1087,325512)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1092,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1093,325512)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1098,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1099,325512)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1104,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1105,325512)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1110,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1111,325512)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1116,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1117,325512)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1122,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1123,325512)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1128,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1129,325512)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1134,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1135,325512)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,9,0) tid=(0,14,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,10,0) tid=(0,17,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1486,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1487,325512)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1488,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1489,325512)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1498,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1499,325512)
GPGPU-Sim uArch: cycles simulated: 327012  inst.: 25743734 (ipc=419.6) sim_rate=132699 (inst/sec) elapsed = 0:0:03:14 / Fri Jul 27 07:08:16 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1510,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1511,325512)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1516,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1517,325512)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1519,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1520,325512)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1522,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1530,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1533,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(0,15,0) tid=(0,18,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1540,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1545,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,14,0) tid=(0,29,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1896,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1902,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1914,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1926,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1927,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1935,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 329512  inst.: 25951446 (ipc=209.3) sim_rate=133084 (inst/sec) elapsed = 0:0:03:15 / Fri Jul 27 07:08:17 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 335012  inst.: 26134390 (ipc=107.4) sim_rate=133338 (inst/sec) elapsed = 0:0:03:16 / Fri Jul 27 07:08:18 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,0,0) tid=(0,2,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,1,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 340512  inst.: 26317654 (ipc=80.2) sim_rate=133592 (inst/sec) elapsed = 0:0:03:17 / Fri Jul 27 07:08:19 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,1,0) tid=(0,10,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(1,0,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 346012  inst.: 26500950 (ipc=67.6) sim_rate=133843 (inst/sec) elapsed = 0:0:03:18 / Fri Jul 27 07:08:20 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,0,0) tid=(0,18,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,1,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 351512  inst.: 26684182 (ipc=60.4) sim_rate=134091 (inst/sec) elapsed = 0:0:03:19 / Fri Jul 27 07:08:21 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(1,0,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 357012  inst.: 26867798 (ipc=55.7) sim_rate=134338 (inst/sec) elapsed = 0:0:03:20 / Fri Jul 27 07:08:22 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(0,28,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,0,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 363012  inst.: 27066870 (ipc=52.1) sim_rate=134661 (inst/sec) elapsed = 0:0:03:21 / Fri Jul 27 07:08:23 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,1,0) tid=(0,11,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,0,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 369012  inst.: 27266870 (ipc=49.5) sim_rate=134984 (inst/sec) elapsed = 0:0:03:22 / Fri Jul 27 07:08:24 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,0,0) tid=(0,23,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,1,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 375512  inst.: 27482614 (ipc=47.4) sim_rate=135382 (inst/sec) elapsed = 0:0:03:23 / Fri Jul 27 07:08:25 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,1,0) tid=(0,23,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,1,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 382012  inst.: 27697718 (ipc=45.7) sim_rate=135773 (inst/sec) elapsed = 0:0:03:24 / Fri Jul 27 07:08:26 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57818,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58187,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58193,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58220,325512), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 58221
gpu_sim_insn = 2621440
gpu_ipc =      45.0257
gpu_tot_sim_cycle = 383733
gpu_tot_sim_insn = 27735766
gpu_tot_ipc =      72.2788
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64497
gpu_total_sim_rate=135959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2468082
	L1I_total_cache_misses = 4826
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60528, Miss = 21095, Miss_rate = 0.349, Pending_hits = 1914, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60672, Miss = 21144, Miss_rate = 0.348, Pending_hits = 1977, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62017, Miss = 22001, Miss_rate = 0.355, Pending_hits = 1976, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 107988, Miss = 20722, Miss_rate = 0.192, Pending_hits = 775, Reservation_fails = 36287
	L1D_cache_core[7]: Access = 156020, Miss = 37259, Miss_rate = 0.239, Pending_hits = 868, Reservation_fails = 37795
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100652, Miss = 34344, Miss_rate = 0.341, Pending_hits = 720, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62334, Miss = 22089, Miss_rate = 0.354, Pending_hits = 2030, Reservation_fails = 62848
	L1D_total_cache_accesses = 1526604
	L1D_total_cache_misses = 457894
	L1D_total_cache_miss_rate = 0.2999
	L1D_total_cache_pending_hits = 17323
	L1D_total_cache_reservation_fails = 839118
	L1D_cache_data_port_util = 0.281
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 73426
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1036215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227508
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72921
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2463256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 
gpgpu_n_tot_thrd_icount = 143505440
gpgpu_n_tot_w_icount = 4484545
gpgpu_n_stall_shd_mem = 1073332
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32531
gpgpu_n_mem_write_global = 447346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2441589
gpgpu_n_store_insn = 1104730
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2157118
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1070332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1549731	W0_Idle:738831	W0_Scoreboard:715401	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:38528	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:747848
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260248 {8:32531,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20133712 {40:416408,72:11409,136:19529,}
traffic_breakdown_coretomem[INST_ACC_R] = 1512 {8:189,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4424216 {136:32531,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3578768 {8:447346,}
traffic_breakdown_memtocore[INST_ACC_R] = 25704 {136:189,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 208 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 383732 
mrq_lat_table:19999 	2628 	1546 	1943 	1692 	1354 	1121 	1292 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	452205 	27010 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117212 	30069 	22251 	310292 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16941 	10993 	4443 	166 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	27752 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	713 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.476923  2.368421  2.245614  2.415094  2.155039  1.985402  2.063380  2.191176  2.053892  2.011696  2.433333  2.656934  2.852941  2.682759  2.918519  2.977444 
dram[1]:  2.428571  2.264286  2.245614  2.348624  2.156250  2.000000  2.093525  2.105634  1.994186  1.954802  2.462585  2.778626  2.708333  2.684932  2.807143  2.788732 
dram[2]:  2.535433  2.446154  2.265487  2.226087  2.060606  2.139535  2.070922  2.257576  2.023669  2.035294  2.436242  2.736842  2.932331  2.582782  2.743056  2.731035 
dram[3]:  2.446154  2.325926  2.132231  2.098361  1.964029  2.214286  2.203007  1.986755  2.000000  2.023256  2.456376  2.772727  2.946970  2.708333  2.876812  2.781690 
dram[4]:  2.484375  2.396947  2.265487  2.188034  2.060606  2.029197  2.027778  2.158273  2.150000  1.977143  2.759398  2.563380  2.708333  2.708333  2.762238  2.755245 
dram[5]:  2.611570  2.661017  2.098361  2.206897  2.141732  2.075188  2.076389  2.214815  2.000000  2.084848  2.671533  2.531034  2.767606  2.805755  2.904412  2.769231 
average row locality = 31672/13313 = 2.379028
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       192       212       208       219       220       247       246       251       250       260       261       266       268 
dram[1]:       237       233       192       192       212       208       219       221       247       248       248       248       262       264       265       268 
dram[2]:       236       234       192       192       208       210       220       220       246       248       249       248       262       262       267       268 
dram[3]:       234       232       194       192       209       213       219       222       248       250       252       250       261       262       269       267 
dram[4]:       234       232       192       192       208       212       218       222       246       249       252       248       262       262       267       266 
dram[5]:       232       232       192       192       208       210       221       222       246       248       252       251       265       262       267       268 
total reads: 22589
bank skew: 269/192 = 1.40
chip skew: 3774/3759 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        476       420       402       408      1179      1205       386       825     20315     20363       557       567       465       481       518       522
dram[1]:        439       416       384       395      1139      1206       385       823     20306     20198       493       532       532       513       469       503
dram[2]:        438       442       403       383      1192      1163       395       824     20336     20271       532       519       544       514       504       452
dram[3]:        450       424       377       420      1164      1148       833       799     26828     20097       577       530       448       510       517       516
dram[4]:        470       425       376       434      1133      1102       830       634     20305     13555       560       466       515       520       515       483
dram[5]:        460       428       376       413      1173      1149       805       391     20350     20187       476       515       578       519       477       476
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=292181 n_nop=277247 n_act=2202 n_pre=2186 n_req=5273 n_rd=7518 n_write=3028 bw_util=0.07219
n_activity=49746 dram_eff=0.424
bk0: 472a 288096i bk1: 462a 288212i bk2: 384a 288944i bk3: 384a 288971i bk4: 424a 288633i bk5: 416a 288530i bk6: 438a 288661i bk7: 440a 288454i bk8: 494a 287383i bk9: 492a 287264i bk10: 502a 287289i bk11: 500a 286985i bk12: 520a 287026i bk13: 522a 286713i bk14: 532a 286857i bk15: 536a 286810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.222684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=292181 n_nop=277165 n_act=2240 n_pre=2224 n_req=5276 n_rd=7528 n_write=3024 bw_util=0.07223
n_activity=50049 dram_eff=0.4217
bk0: 474a 288412i bk1: 466a 288004i bk2: 384a 289289i bk3: 384a 289110i bk4: 424a 289027i bk5: 416a 288555i bk6: 438a 288668i bk7: 442a 288329i bk8: 494a 287763i bk9: 496a 287312i bk10: 496a 287366i bk11: 496a 287482i bk12: 524a 286933i bk13: 528a 286840i bk14: 530a 286595i bk15: 536a 286895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.19568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=292181 n_nop=277219 n_act=2213 n_pre=2197 n_req=5276 n_rd=7524 n_write=3028 bw_util=0.07223
n_activity=49585 dram_eff=0.4256
bk0: 472a 288219i bk1: 468a 288050i bk2: 384a 288926i bk3: 384a 288911i bk4: 416a 288577i bk5: 420a 288380i bk6: 440a 288606i bk7: 440a 288220i bk8: 492a 287478i bk9: 496a 287062i bk10: 498a 286819i bk11: 496a 287203i bk12: 524a 287270i bk13: 524a 286564i bk14: 534a 286728i bk15: 536a 286505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=292181 n_nop=277143 n_act=2239 n_pre=2223 n_req=5288 n_rd=7548 n_write=3028 bw_util=0.07239
n_activity=49843 dram_eff=0.4244
bk0: 468a 288253i bk1: 464a 288347i bk2: 388a 288893i bk3: 384a 289127i bk4: 418a 288882i bk5: 426a 288859i bk6: 438a 288873i bk7: 444a 288092i bk8: 496a 287232i bk9: 500a 286871i bk10: 504a 287318i bk11: 500a 287386i bk12: 522a 287120i bk13: 524a 287009i bk14: 538a 286764i bk15: 534a 286495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.199558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=292181 n_nop=277195 n_act=2225 n_pre=2209 n_req=5276 n_rd=7524 n_write=3028 bw_util=0.07223
n_activity=49728 dram_eff=0.4244
bk0: 468a 288096i bk1: 464a 288247i bk2: 384a 289085i bk3: 384a 288678i bk4: 416a 288561i bk5: 424a 288674i bk6: 436a 288572i bk7: 444a 288290i bk8: 492a 287355i bk9: 498a 287128i bk10: 504a 287578i bk11: 496a 287200i bk12: 524a 286447i bk13: 524a 286882i bk14: 534a 286277i bk15: 532a 286240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
n_cmd=292181 n_nop=277241 n_act=2195 n_pre=2179 n_req=5283 n_rd=7536 n_write=3030 bw_util=0.07233
n_activity=49741 dram_eff=0.4248
bk0: 464a 288407i bk1: 464a 288257i bk2: 384a 289310i bk3: 384a 289101i bk4: 416a 289139i bk5: 420a 288775i bk6: 442a 288383i bk7: 444a 288568i bk8: 492a 287497i bk9: 496a 287280i bk10: 504a 287252i bk11: 502a 287006i bk12: 530a 287017i bk13: 524a 286798i bk14: 534a 286514i bk15: 536a 286702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.191371

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38415, Miss = 1883, Miss_rate = 0.049, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 38966, Miss = 1876, Miss_rate = 0.048, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 38125, Miss = 1882, Miss_rate = 0.049, Pending_hits = 387, Reservation_fails = 51
L2_cache_bank[3]: Access = 38948, Miss = 1882, Miss_rate = 0.048, Pending_hits = 389, Reservation_fails = 107
L2_cache_bank[4]: Access = 38420, Miss = 1880, Miss_rate = 0.049, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 38719, Miss = 1882, Miss_rate = 0.049, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 54881, Miss = 1886, Miss_rate = 0.034, Pending_hits = 413, Reservation_fails = 2
L2_cache_bank[7]: Access = 39023, Miss = 1888, Miss_rate = 0.048, Pending_hits = 400, Reservation_fails = 92
L2_cache_bank[8]: Access = 38943, Miss = 1879, Miss_rate = 0.048, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 38573, Miss = 1883, Miss_rate = 0.049, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 38885, Miss = 1883, Miss_rate = 0.048, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[11]: Access = 38185, Miss = 1885, Miss_rate = 0.049, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 480083
L2_total_cache_misses = 22589
L2_total_cache_miss_rate = 0.0471
L2_total_cache_pending_hits = 4783
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 110
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=610997
icnt_total_pkts_simt_to_mem=997425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.83426
	minimum = 6
	maximum = 140
Network latency average = 8.5
	minimum = 6
	maximum = 131
Slowest packet = 935281
Flit latency average = 7.67782
	minimum = 6
	maximum = 127
Slowest flit = 1549677
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016167
	minimum = 5.15278e-05 (at node 0)
	maximum = 0.0544649 (at node 6)
Accepted packet rate average = 0.016167
	minimum = 5.15278e-05 (at node 0)
	maximum = 0.0544649 (at node 6)
Injected flit rate average = 0.0383227
	minimum = 5.15278e-05 (at node 0)
	maximum = 0.191872 (at node 6)
Accepted flit rate average= 0.0383227
	minimum = 0.000257639 (at node 0)
	maximum = 0.0688411 (at node 19)
Injected packet length average = 2.37043
Accepted packet length average = 2.37043
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7368 (11 samples)
	minimum = 6 (11 samples)
	maximum = 80.8182 (11 samples)
Network latency average = 11.0988 (11 samples)
	minimum = 6 (11 samples)
	maximum = 70.3636 (11 samples)
Flit latency average = 10.4939 (11 samples)
	minimum = 6 (11 samples)
	maximum = 67.1818 (11 samples)
Fragmentation average = 0.000490817 (11 samples)
	minimum = 0 (11 samples)
	maximum = 17.5455 (11 samples)
Injected packet rate average = 0.0312693 (11 samples)
	minimum = 0.0123535 (11 samples)
	maximum = 0.0662275 (11 samples)
Accepted packet rate average = 0.0312693 (11 samples)
	minimum = 0.0123535 (11 samples)
	maximum = 0.0662275 (11 samples)
Injected flit rate average = 0.0610278 (11 samples)
	minimum = 0.0268903 (11 samples)
	maximum = 0.15791 (11 samples)
Accepted flit rate average = 0.0610278 (11 samples)
	minimum = 0.0240782 (11 samples)
	maximum = 0.13354 (11 samples)
Injected packet size average = 1.95169 (11 samples)
Accepted packet size average = 1.95169 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 24 sec (204 sec)
gpgpu_simulation_rate = 135959 (inst/sec)
gpgpu_simulation_rate = 1881 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,383733)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (402,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (408,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (523,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (529,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (555,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1154,383733), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 6.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 1155
gpu_sim_insn = 37040
gpu_ipc =      32.0693
gpu_tot_sim_cycle = 384888
gpu_tot_sim_insn = 27772806
gpu_tot_ipc =      72.1581
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64498
gpu_total_sim_rate=136141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2469034
	L1I_total_cache_misses = 5082
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60528, Miss = 21095, Miss_rate = 0.349, Pending_hits = 1914, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60672, Miss = 21144, Miss_rate = 0.348, Pending_hits = 1977, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100780, Miss = 34020, Miss_rate = 0.338, Pending_hits = 1002, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62017, Miss = 22001, Miss_rate = 0.355, Pending_hits = 1976, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 108090, Miss = 20747, Miss_rate = 0.192, Pending_hits = 775, Reservation_fails = 36344
	L1D_cache_core[7]: Access = 156020, Miss = 37259, Miss_rate = 0.239, Pending_hits = 868, Reservation_fails = 37795
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100652, Miss = 34344, Miss_rate = 0.341, Pending_hits = 720, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62334, Miss = 22089, Miss_rate = 0.354, Pending_hits = 2030, Reservation_fails = 62848
	L1D_total_cache_accesses = 1526706
	L1D_total_cache_misses = 457919
	L1D_total_cache_miss_rate = 0.2999
	L1D_total_cache_pending_hits = 17323
	L1D_total_cache_reservation_fails = 839175
	L1D_cache_data_port_util = 0.281
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 73544
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1036242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227508
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73039
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2463952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5082
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 
gpgpu_n_tot_thrd_icount = 143542944
gpgpu_n_tot_w_icount = 4485717
gpgpu_n_stall_shd_mem = 1073485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32556
gpgpu_n_mem_write_global = 447396
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2441689
gpgpu_n_store_insn = 1104780
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2160852
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1070485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1549738	W0_Idle:744028	W0_Scoreboard:716425	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:38554	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:748994
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260448 {8:32556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20135712 {40:416458,72:11409,136:19529,}
traffic_breakdown_coretomem[INST_ACC_R] = 1640 {8:205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4427616 {136:32556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3579168 {8:447396,}
traffic_breakdown_memtocore[INST_ACC_R] = 27880 {136:205,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 208 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 384887 
mrq_lat_table:20000 	2628 	1546 	1943 	1692 	1354 	1121 	1292 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	452279 	27011 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117242 	30091 	22290 	310292 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16946 	10999 	4451 	172 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	27802 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	715 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.476923  2.368421  2.245614  2.415094  2.155039  1.985402  2.063380  2.191176  2.053892  2.011696  2.433333  2.656934  2.852941  2.682759  2.918519  2.977444 
dram[1]:  2.428571  2.264286  2.245614  2.348624  2.156250  2.000000  2.093525  2.105634  1.994186  1.954802  2.462585  2.778626  2.708333  2.684932  2.814286  2.788732 
dram[2]:  2.535433  2.446154  2.265487  2.226087  2.060606  2.139535  2.070922  2.257576  2.023669  2.035294  2.436242  2.736842  2.932331  2.582782  2.743056  2.731035 
dram[3]:  2.446154  2.325926  2.132231  2.098361  1.964029  2.214286  2.203007  1.986755  2.000000  2.023256  2.456376  2.772727  2.946970  2.708333  2.876812  2.781690 
dram[4]:  2.484375  2.396947  2.265487  2.188034  2.060606  2.029197  2.027778  2.158273  2.150000  1.977143  2.759398  2.563380  2.708333  2.708333  2.762238  2.755245 
dram[5]:  2.611570  2.661017  2.098361  2.206897  2.141732  2.075188  2.076389  2.214815  2.000000  2.084848  2.671533  2.531034  2.767606  2.805755  2.904412  2.769231 
average row locality = 31673/13313 = 2.379103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       192       212       208       219       220       247       246       251       250       260       261       266       268 
dram[1]:       237       233       192       192       212       208       219       221       247       248       248       248       262       264       266       268 
dram[2]:       236       234       192       192       208       210       220       220       246       248       249       248       262       262       267       268 
dram[3]:       234       232       194       192       209       213       219       222       248       250       252       250       261       262       269       267 
dram[4]:       234       232       192       192       208       212       218       222       246       249       252       248       262       262       267       266 
dram[5]:       232       232       192       192       208       210       221       222       246       248       252       251       265       262       267       268 
total reads: 22590
bank skew: 269/192 = 1.40
chip skew: 3774/3759 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        478       421       402       408      1179      1205       386       825     20315     20363       557       567       465       481       519       524
dram[1]:        441       417       384       395      1139      1206       385       823     20306     20198       493       532       532       513       470       505
dram[2]:        440       443       403       383      1192      1163       395       824     20336     20271       532       519       544       514       505       454
dram[3]:        451       425       377       420      1164      1148       833       799     26828     20097       577       530       448       510       519       518
dram[4]:        471       426       376       434      1133      1102       830       634     20305     13555       560       466       515       520       516       485
dram[5]:        461       429       376       413      1173      1149       805       391     20350     20187       476       515       578       519       479       478
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=293060 n_nop=278126 n_act=2202 n_pre=2186 n_req=5273 n_rd=7518 n_write=3028 bw_util=0.07197
n_activity=49746 dram_eff=0.424
bk0: 472a 288975i bk1: 462a 289091i bk2: 384a 289823i bk3: 384a 289850i bk4: 424a 289512i bk5: 416a 289409i bk6: 438a 289540i bk7: 440a 289333i bk8: 494a 288262i bk9: 492a 288143i bk10: 502a 288168i bk11: 500a 287864i bk12: 520a 287905i bk13: 522a 287592i bk14: 532a 287736i bk15: 536a 287689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.222016
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=293060 n_nop=278042 n_act=2240 n_pre=2224 n_req=5277 n_rd=7530 n_write=3024 bw_util=0.07203
n_activity=50057 dram_eff=0.4217
bk0: 474a 289291i bk1: 466a 288883i bk2: 384a 290168i bk3: 384a 289989i bk4: 424a 289906i bk5: 416a 289434i bk6: 438a 289547i bk7: 442a 289208i bk8: 494a 288642i bk9: 496a 288191i bk10: 496a 288245i bk11: 496a 288361i bk12: 524a 287812i bk13: 528a 287719i bk14: 532a 287470i bk15: 536a 287774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.195093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=293060 n_nop=278098 n_act=2213 n_pre=2197 n_req=5276 n_rd=7524 n_write=3028 bw_util=0.07201
n_activity=49585 dram_eff=0.4256
bk0: 472a 289098i bk1: 468a 288929i bk2: 384a 289805i bk3: 384a 289790i bk4: 416a 289456i bk5: 420a 289259i bk6: 440a 289485i bk7: 440a 289099i bk8: 492a 288357i bk9: 496a 287941i bk10: 498a 287698i bk11: 496a 288082i bk12: 524a 288149i bk13: 524a 287443i bk14: 534a 287607i bk15: 536a 287384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.220985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=293060 n_nop=278022 n_act=2239 n_pre=2223 n_req=5288 n_rd=7548 n_write=3028 bw_util=0.07218
n_activity=49843 dram_eff=0.4244
bk0: 468a 289132i bk1: 464a 289226i bk2: 388a 289772i bk3: 384a 290006i bk4: 418a 289761i bk5: 426a 289738i bk6: 438a 289752i bk7: 444a 288971i bk8: 496a 288111i bk9: 500a 287750i bk10: 504a 288197i bk11: 500a 288265i bk12: 522a 287999i bk13: 524a 287888i bk14: 538a 287643i bk15: 534a 287374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.198959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=293060 n_nop=278074 n_act=2225 n_pre=2209 n_req=5276 n_rd=7524 n_write=3028 bw_util=0.07201
n_activity=49728 dram_eff=0.4244
bk0: 468a 288975i bk1: 464a 289126i bk2: 384a 289964i bk3: 384a 289557i bk4: 416a 289440i bk5: 424a 289553i bk6: 436a 289451i bk7: 444a 289169i bk8: 492a 288234i bk9: 498a 288007i bk10: 504a 288457i bk11: 496a 288079i bk12: 524a 287326i bk13: 524a 287761i bk14: 534a 287156i bk15: 532a 287119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=293060 n_nop=278120 n_act=2195 n_pre=2179 n_req=5283 n_rd=7536 n_write=3030 bw_util=0.07211
n_activity=49741 dram_eff=0.4248
bk0: 464a 289286i bk1: 464a 289136i bk2: 384a 290189i bk3: 384a 289980i bk4: 416a 290018i bk5: 420a 289654i bk6: 442a 289262i bk7: 444a 289447i bk8: 492a 288376i bk9: 496a 288159i bk10: 504a 288131i bk11: 502a 287885i bk12: 530a 287896i bk13: 524a 287677i bk14: 534a 287393i bk15: 536a 287581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.190797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38427, Miss = 1883, Miss_rate = 0.049, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 38972, Miss = 1876, Miss_rate = 0.048, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 38143, Miss = 1883, Miss_rate = 0.049, Pending_hits = 387, Reservation_fails = 51
L2_cache_bank[3]: Access = 38954, Miss = 1882, Miss_rate = 0.048, Pending_hits = 389, Reservation_fails = 107
L2_cache_bank[4]: Access = 38427, Miss = 1880, Miss_rate = 0.049, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 38725, Miss = 1882, Miss_rate = 0.049, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 54887, Miss = 1886, Miss_rate = 0.034, Pending_hits = 413, Reservation_fails = 2
L2_cache_bank[7]: Access = 39029, Miss = 1888, Miss_rate = 0.048, Pending_hits = 400, Reservation_fails = 92
L2_cache_bank[8]: Access = 38949, Miss = 1879, Miss_rate = 0.048, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 38579, Miss = 1883, Miss_rate = 0.049, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 38891, Miss = 1883, Miss_rate = 0.048, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[11]: Access = 38191, Miss = 1885, Miss_rate = 0.049, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 480174
L2_total_cache_misses = 22590
L2_total_cache_miss_rate = 0.0470
L2_total_cache_pending_hits = 4783
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=611252
icnt_total_pkts_simt_to_mem=997566
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9505
	minimum = 6
	maximum = 87
Network latency average = 14.0549
	minimum = 6
	maximum = 87
Slowest packet = 960243
Flit latency average = 17.2374
	minimum = 6
	maximum = 83
Slowest flit = 1608643
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00583614
	minimum = 0 (at node 0)
	maximum = 0.0675325 (at node 6)
Accepted packet rate average = 0.00583614
	minimum = 0 (at node 0)
	maximum = 0.0675325 (at node 6)
Injected flit rate average = 0.0126984
	minimum = 0 (at node 0)
	maximum = 0.110823 (at node 6)
Accepted flit rate average= 0.0126984
	minimum = 0 (at node 0)
	maximum = 0.164502 (at node 6)
Injected packet length average = 2.17582
Accepted packet length average = 2.17582
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0046 (12 samples)
	minimum = 6 (12 samples)
	maximum = 81.3333 (12 samples)
Network latency average = 11.3451 (12 samples)
	minimum = 6 (12 samples)
	maximum = 71.75 (12 samples)
Flit latency average = 11.0559 (12 samples)
	minimum = 6 (12 samples)
	maximum = 68.5 (12 samples)
Fragmentation average = 0.000449916 (12 samples)
	minimum = 0 (12 samples)
	maximum = 16.0833 (12 samples)
Injected packet rate average = 0.0291499 (12 samples)
	minimum = 0.0113241 (12 samples)
	maximum = 0.0663363 (12 samples)
Accepted packet rate average = 0.0291499 (12 samples)
	minimum = 0.0113241 (12 samples)
	maximum = 0.0663363 (12 samples)
Injected flit rate average = 0.0570004 (12 samples)
	minimum = 0.0246495 (12 samples)
	maximum = 0.153986 (12 samples)
Accepted flit rate average = 0.0570004 (12 samples)
	minimum = 0.0220717 (12 samples)
	maximum = 0.13612 (12 samples)
Injected packet size average = 1.95543 (12 samples)
Accepted packet size average = 1.95543 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 24 sec (204 sec)
gpgpu_simulation_rate = 136141 (inst/sec)
gpgpu_simulation_rate = 1886 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405990 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,384888)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,384888)
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,384888)
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,384888)
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,384888)
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,384888)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(4,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 386388  inst.: 27897046 (ipc=82.8) sim_rate=136083 (inst/sec) elapsed = 0:0:03:25 / Fri Jul 27 07:08:27 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(5,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3370,384888), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3373,384888), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3446,384888), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3456,384888), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3466,384888), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3491,384888), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 2.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 3492
gpu_sim_insn = 265690
gpu_ipc =      76.0853
gpu_tot_sim_cycle = 388380
gpu_tot_sim_insn = 28038496
gpu_tot_ipc =      72.1935
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64499
gpu_total_sim_rate=136773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2474676
	L1I_total_cache_misses = 5733
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60565, Miss = 21117, Miss_rate = 0.349, Pending_hits = 1929, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60709, Miss = 21166, Miss_rate = 0.349, Pending_hits = 1992, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100817, Miss = 34042, Miss_rate = 0.338, Pending_hits = 1017, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62039, Miss = 22014, Miss_rate = 0.355, Pending_hits = 1985, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 100048, Miss = 33852, Miss_rate = 0.338, Pending_hits = 941, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100480, Miss = 34147, Miss_rate = 0.340, Pending_hits = 778, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 108090, Miss = 20747, Miss_rate = 0.192, Pending_hits = 775, Reservation_fails = 36344
	L1D_cache_core[7]: Access = 156020, Miss = 37259, Miss_rate = 0.239, Pending_hits = 868, Reservation_fails = 37795
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100689, Miss = 34366, Miss_rate = 0.341, Pending_hits = 735, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62371, Miss = 22111, Miss_rate = 0.355, Pending_hits = 2045, Reservation_fails = 62848
	L1D_total_cache_accesses = 1526913
	L1D_total_cache_misses = 458042
	L1D_total_cache_miss_rate = 0.3000
	L1D_total_cache_pending_hits = 17407
	L1D_total_cache_reservation_fails = 839175
	L1D_cache_data_port_util = 0.279
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 74990
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1036242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227508
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74395
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2468943
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5733
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6647, 6647, 6647, 6647, 6647, 6648, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 
gpgpu_n_tot_thrd_icount = 143835904
gpgpu_n_tot_w_icount = 4494872
gpgpu_n_stall_shd_mem = 1073507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32589
gpgpu_n_mem_write_global = 447486
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2444574
gpgpu_n_store_insn = 1107660
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2206884
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1070507
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1550678	W0_Idle:754974	W0_Scoreboard:736618	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:757569
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260712 {8:32589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20147952 {40:416458,72:11409,136:19619,}
traffic_breakdown_coretomem[INST_ACC_R] = 2024 {8:253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4432104 {136:32589,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3579888 {8:447486,}
traffic_breakdown_memtocore[INST_ACC_R] = 34408 {136:253,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 208 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 388379 
mrq_lat_table:20041 	2638 	1556 	1959 	1713 	1386 	1180 	1311 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	452289 	27130 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117343 	30135 	22321 	310293 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16979 	11005 	4451 	172 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	27892 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	717 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.476923  2.368421  2.245614  2.415094  2.155039  1.985402  2.063380  2.191176  2.047619  2.023256  2.523179  2.724638  2.852941  2.682759  2.911765  2.970149 
dram[1]:  2.428571  2.264286  2.245614  2.348624  2.156250  2.000000  2.093525  2.105634  1.994186  1.966292  2.554054  2.848485  2.708333  2.684932  2.808511  2.783217 
dram[2]:  2.535433  2.446154  2.265487  2.226087  2.060606  2.139535  2.070922  2.257576  2.017647  2.052632  2.500000  2.805970  2.932331  2.582782  2.737931  2.726027 
dram[3]:  2.446154  2.325926  2.132231  2.098361  1.964029  2.214286  2.203007  1.986755  2.000000  2.034682  2.520000  2.842105  2.946970  2.708333  2.870504  2.776224 
dram[4]:  2.484375  2.396947  2.265487  2.188034  2.060606  2.029197  2.027778  2.158273  2.150000  1.994318  2.828358  2.629371  2.708333  2.708333  2.756944  2.750000 
dram[5]:  2.611570  2.661017  2.098361  2.206897  2.141732  2.075188  2.076389  2.214815  2.017341  2.096385  2.739130  2.595891  2.767606  2.805755  2.897810  2.756944 
average row locality = 31881/13346 = 2.388806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       192       212       208       219       220       248       248       259       256       260       261       268       270 
dram[1]:       237       233       192       192       212       208       219       221       247       250       256       254       262       264       268       270 
dram[2]:       236       234       192       192       208       210       220       220       247       251       255       254       262       262       269       270 
dram[3]:       234       232       194       192       209       213       219       222       248       252       258       256       261       262       271       269 
dram[4]:       234       232       192       192       208       212       218       222       246       252       258       254       262       262       269       268 
dram[5]:       232       232       192       192       208       210       221       222       249       250       258       257       265       262       269       269 
total reads: 22708
bank skew: 271/192 = 1.41
chip skew: 3792/3780 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96       100       122       120       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98       100       120       122       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       128       128       128       128 
total reads: 9173
bank skew: 128/64 = 2.00
chip skew: 1531/1528 = 1.00
average mf latency per bank:
dram[0]:        481       421       402       408      1179      1205       386       825     20257     20130       542       555       465       481       517       523
dram[1]:        441       417       384       395      1139      1206       385       823     20306     19968       479       521       532       513       469       504
dram[2]:        440       443       403       383      1192      1163       395       824     20277     19985       520       507       544       514       504       453
dram[3]:        451       425       377       420      1164      1148       833       799     26828     19870       564       518       448       510       518       518
dram[4]:        471       426       376       434      1133      1102       830       634     20305     13364       548       457       515       520       515       484
dram[5]:        461       429       376       413      1173      1149       805       391     20061     19957       466       504       578       519       478       477
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=295719 n_nop=280699 n_act=2208 n_pre=2192 n_req=5310 n_rd=7560 n_write=3060 bw_util=0.07182
n_activity=50096 dram_eff=0.424
bk0: 472a 291632i bk1: 462a 291750i bk2: 384a 292483i bk3: 384a 292510i bk4: 424a 292172i bk5: 416a 292069i bk6: 438a 292200i bk7: 440a 291993i bk8: 496a 290911i bk9: 496a 290742i bk10: 518a 290573i bk11: 512a 290313i bk12: 520a 290560i bk13: 522a 290250i bk14: 536a 290379i bk15: 540a 290331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.226637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=295719 n_nop=280619 n_act=2245 n_pre=2229 n_req=5313 n_rd=7570 n_write=3056 bw_util=0.07187
n_activity=50377 dram_eff=0.4219
bk0: 474a 291947i bk1: 466a 291540i bk2: 384a 292827i bk3: 384a 292648i bk4: 424a 292566i bk5: 416a 292094i bk6: 438a 292207i bk7: 442a 291868i bk8: 494a 291304i bk9: 500a 290804i bk10: 512a 290640i bk11: 508a 290804i bk12: 524a 290470i bk13: 528a 290377i bk14: 536a 290112i bk15: 540a 290415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.198706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=295719 n_nop=280677 n_act=2219 n_pre=2203 n_req=5310 n_rd=7564 n_write=3056 bw_util=0.07182
n_activity=49896 dram_eff=0.4257
bk0: 472a 291754i bk1: 468a 291586i bk2: 384a 292465i bk3: 384a 292450i bk4: 416a 292116i bk5: 420a 291920i bk6: 440a 292146i bk7: 440a 291760i bk8: 494a 290996i bk9: 502a 290523i bk10: 510a 290163i bk11: 508a 290553i bk12: 524a 290806i bk13: 524a 290101i bk14: 538a 290249i bk15: 540a 290025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.221382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=295719 n_nop=280607 n_act=2244 n_pre=2228 n_req=5320 n_rd=7584 n_write=3056 bw_util=0.07196
n_activity=50117 dram_eff=0.4246
bk0: 468a 291788i bk1: 464a 291883i bk2: 388a 292430i bk3: 384a 292664i bk4: 418a 292420i bk5: 426a 292398i bk6: 438a 292412i bk7: 444a 291633i bk8: 496a 290773i bk9: 504a 290328i bk10: 516a 290637i bk11: 512a 290701i bk12: 522a 290656i bk13: 524a 290546i bk14: 542a 290285i bk15: 538a 290014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.201333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=295719 n_nop=280657 n_act=2230 n_pre=2214 n_req=5309 n_rd=7562 n_write=3056 bw_util=0.07181
n_activity=50018 dram_eff=0.4246
bk0: 468a 291631i bk1: 464a 291783i bk2: 384a 292624i bk3: 384a 292217i bk4: 416a 292100i bk5: 424a 292213i bk6: 436a 292111i bk7: 444a 291829i bk8: 492a 290894i bk9: 504a 290568i bk10: 516a 290894i bk11: 508a 290517i bk12: 524a 289984i bk13: 524a 290420i bk14: 538a 289799i bk15: 536a 289759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.227321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x803ddd00, atomic=0 1 entries : 0x7f8c285059f0 :  mf: uid=4927927, sid02:w08, part=5, addr=0x803ddd00, load , size=128, unknown  status = IN_PARTITION_DRAM (388379), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=295719 n_nop=280696 n_act=2201 n_pre=2185 n_req=5319 n_rd=7575 n_write=3062 bw_util=0.07194
n_activity=50057 dram_eff=0.425
bk0: 464a 291942i bk1: 464a 291795i bk2: 384a 292848i bk3: 384a 292639i bk4: 416a 292677i bk5: 420a 292313i bk6: 442a 291921i bk7: 444a 292108i bk8: 498a 290978i bk9: 500a 290728i bk10: 515a 290570i bk11: 514a 290307i bk12: 530a 290552i bk13: 524a 290337i bk14: 538a 290037i bk15: 538a 290227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38444, Miss = 1894, Miss_rate = 0.049, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 38982, Miss = 1886, Miss_rate = 0.048, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 38154, Miss = 1893, Miss_rate = 0.050, Pending_hits = 388, Reservation_fails = 51
L2_cache_bank[3]: Access = 38971, Miss = 1892, Miss_rate = 0.049, Pending_hits = 390, Reservation_fails = 107
L2_cache_bank[4]: Access = 38436, Miss = 1889, Miss_rate = 0.049, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 38748, Miss = 1893, Miss_rate = 0.049, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 54896, Miss = 1894, Miss_rate = 0.035, Pending_hits = 414, Reservation_fails = 2
L2_cache_bank[7]: Access = 39052, Miss = 1898, Miss_rate = 0.049, Pending_hits = 401, Reservation_fails = 92
L2_cache_bank[8]: Access = 38957, Miss = 1887, Miss_rate = 0.048, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 38602, Miss = 1894, Miss_rate = 0.049, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 38903, Miss = 1894, Miss_rate = 0.049, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[11]: Access = 38206, Miss = 1894, Miss_rate = 0.050, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 480351
L2_total_cache_misses = 22708
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 4788
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1131
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 174
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=611765
icnt_total_pkts_simt_to_mem=998103
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2147
	minimum = 6
	maximum = 26
Network latency average = 9.12712
	minimum = 6
	maximum = 21
Slowest packet = 960351
Flit latency average = 7.6581
	minimum = 6
	maximum = 17
Slowest flit = 1609441
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00375461
	minimum = 0 (at node 4)
	maximum = 0.00887743 (at node 0)
Accepted packet rate average = 0.00375461
	minimum = 0 (at node 4)
	maximum = 0.00887743 (at node 0)
Injected flit rate average = 0.0111366
	minimum = 0 (at node 4)
	maximum = 0.027205 (at node 0)
Accepted flit rate average= 0.0111366
	minimum = 0 (at node 4)
	maximum = 0.0254868 (at node 0)
Injected packet length average = 2.9661
Accepted packet length average = 2.9661
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7131 (13 samples)
	minimum = 6 (13 samples)
	maximum = 77.0769 (13 samples)
Network latency average = 11.1745 (13 samples)
	minimum = 6 (13 samples)
	maximum = 67.8462 (13 samples)
Flit latency average = 10.7945 (13 samples)
	minimum = 6 (13 samples)
	maximum = 64.5385 (13 samples)
Fragmentation average = 0.000415307 (13 samples)
	minimum = 0 (13 samples)
	maximum = 14.8462 (13 samples)
Injected packet rate average = 0.0271964 (13 samples)
	minimum = 0.010453 (13 samples)
	maximum = 0.0619164 (13 samples)
Accepted packet rate average = 0.0271964 (13 samples)
	minimum = 0.010453 (13 samples)
	maximum = 0.0619164 (13 samples)
Injected flit rate average = 0.0534724 (13 samples)
	minimum = 0.0227533 (13 samples)
	maximum = 0.144234 (13 samples)
Accepted flit rate average = 0.0534724 (13 samples)
	minimum = 0.0203739 (13 samples)
	maximum = 0.12761 (13 samples)
Injected packet size average = 1.96616 (13 samples)
Accepted packet size average = 1.96616 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 25 sec (205 sec)
gpgpu_simulation_rate = 136773 (inst/sec)
gpgpu_simulation_rate = 1894 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404a00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,388380)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,388380)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 392380  inst.: 28202304 (ipc=41.0) sim_rate=136904 (inst/sec) elapsed = 0:0:03:26 / Fri Jul 27 07:08:28 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5943,388380), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8226,388380), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 4.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 8227
gpu_sim_insn = 314944
gpu_ipc =      38.2818
gpu_tot_sim_cycle = 396607
gpu_tot_sim_insn = 28353440
gpu_tot_ipc =      71.4900
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64499
gpu_total_sim_rate=137638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2481385
	L1I_total_cache_misses = 5896
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60565, Miss = 21117, Miss_rate = 0.349, Pending_hits = 1929, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60709, Miss = 21166, Miss_rate = 0.349, Pending_hits = 1992, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100817, Miss = 34042, Miss_rate = 0.338, Pending_hits = 1017, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62039, Miss = 22014, Miss_rate = 0.355, Pending_hits = 1985, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 101275, Miss = 34275, Miss_rate = 0.338, Pending_hits = 954, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100630, Miss = 34204, Miss_rate = 0.340, Pending_hits = 780, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 108090, Miss = 20747, Miss_rate = 0.192, Pending_hits = 775, Reservation_fails = 36344
	L1D_cache_core[7]: Access = 156020, Miss = 37259, Miss_rate = 0.239, Pending_hits = 868, Reservation_fails = 37795
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100689, Miss = 34366, Miss_rate = 0.341, Pending_hits = 735, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62371, Miss = 22111, Miss_rate = 0.355, Pending_hits = 2045, Reservation_fails = 62848
	L1D_total_cache_accesses = 1528290
	L1D_total_cache_misses = 458522
	L1D_total_cache_miss_rate = 0.3000
	L1D_total_cache_pending_hits = 17422
	L1D_total_cache_reservation_fails = 839175
	L1D_cache_data_port_util = 0.278
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 75184
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1037124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227508
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74589
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2475489
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5896
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6647, 6647, 6647, 6647, 6647, 6648, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 
gpgpu_n_tot_thrd_icount = 144213632
gpgpu_n_tot_w_icount = 4506676
gpgpu_n_stall_shd_mem = 1073984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32619
gpgpu_n_mem_write_global = 447936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2458974
gpgpu_n_store_insn = 1122060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2213092
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1070984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1550969	W0_Idle:760930	W0_Scoreboard:746935	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:769373
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260952 {8:32619,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20209152 {40:416458,72:11409,136:20069,}
traffic_breakdown_coretomem[INST_ACC_R] = 2136 {8:267,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4436184 {136:32619,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3583488 {8:447936,}
traffic_breakdown_memtocore[INST_ACC_R] = 36312 {136:267,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 208 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 396606 
mrq_lat_table:20378 	2681 	1857 	2064 	1806 	1425 	1187 	1311 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	452294 	27605 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117691 	30278 	22324 	310293 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16992 	11011 	4456 	178 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	28342 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	718 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11801     14341     11971     11837     17916     17008     16142     26059     14230     23339     16351     87471     11984     17633     16112     24809 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     22747     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     12438     23402     66054     17712     11844     13455     14786     22383 
dram[3]:     12266     12917     11939     12008     19095     13526     25938     23536     12123     23402     77818     14511     13441     11762     13204     27901 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     17656     19713     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     16431     18308     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.476923  2.368421  2.245614  2.415094  2.155039  1.985402  2.063380  2.191176  2.047619  2.023256  2.523179  2.724638  3.211679  3.047945  3.051095  3.111111 
dram[1]:  2.428571  2.264286  2.245614  2.348624  2.156250  2.000000  2.093525  2.105634  1.994186  1.966292  2.554054  2.848485  3.048276  3.047619  2.943662  2.916667 
dram[2]:  2.535433  2.446154  2.265487  2.226087  2.060606  2.139535  2.070922  2.257576  2.017647  2.052632  2.500000  2.805970  3.328358  2.934211  2.869863  2.857143 
dram[3]:  2.446154  2.325926  2.132231  2.098361  1.964029  2.214286  2.203007  1.986755  2.000000  2.034682  2.520000  2.842105  3.345865  3.075862  3.007143  2.909722 
dram[4]:  2.484375  2.396947  2.265487  2.188034  2.060606  2.029197  2.027778  2.158273  2.150000  1.994318  2.828358  2.629371  3.075862  3.075862  2.889655  2.882759 
dram[5]:  2.611570  2.661017  2.098361  2.206897  2.141732  2.075188  2.076389  2.214815  2.017341  2.096385  2.739130  2.595891  3.139860  3.185714  3.036232  2.868966 
average row locality = 32806/13370 = 2.453702
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       192       212       208       219       220       248       248       259       256       286       289       280       282 
dram[1]:       237       233       192       192       212       208       219       221       247       250       256       254       288       292       280       282 
dram[2]:       236       234       192       192       208       210       220       220       247       251       255       254       290       290       281       282 
dram[3]:       234       232       194       192       209       213       219       222       248       252       258       256       289       290       283       281 
dram[4]:       234       232       192       192       208       212       218       222       246       252       258       254       290       290       281       280 
dram[5]:       232       232       192       192       208       210       221       222       249       250       258       257       293       290       281       280 
total reads: 23183
bank skew: 293/192 = 1.53
chip skew: 3872/3858 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        98       100       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9623
bank skew: 156/64 = 2.44
chip skew: 1605/1602 = 1.00
average mf latency per bank:
dram[0]:        481       421       402       408      1179      1205       386       825     20257     20130       542       555       426       437       498       503
dram[1]:        441       417       384       395      1139      1206       385       823     20306     19968       479       521       485       465       452       486
dram[2]:        440       443       403       383      1192      1163       395       824     20277     19985       520       507       493       466       485       437
dram[3]:        451       425       377       420      1164      1148       833       799     26828     19870       564       518       408       463       499       499
dram[4]:        471       426       376       434      1133      1102       830       634     20305     13364       548       457       467       471       496       466
dram[5]:        461       429       376       413      1173      1149       805       391     20061     19957       466       504       523       471       461       463
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=301983 n_nop=286651 n_act=2212 n_pre=2196 n_req=5462 n_rd=7716 n_write=3208 bw_util=0.07235
n_activity=51690 dram_eff=0.4227
bk0: 472a 297892i bk1: 462a 298011i bk2: 384a 298746i bk3: 384a 298773i bk4: 424a 298435i bk5: 416a 298332i bk6: 438a 298464i bk7: 440a 298257i bk8: 496a 297177i bk9: 496a 297008i bk10: 518a 296840i bk11: 512a 296580i bk12: 572a 296266i bk13: 578a 295871i bk14: 560a 296426i bk15: 564a 296377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22395
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=301983 n_nop=286571 n_act=2249 n_pre=2233 n_req=5465 n_rd=7726 n_write=3204 bw_util=0.07239
n_activity=51941 dram_eff=0.4209
bk0: 474a 298207i bk1: 466a 297801i bk2: 384a 299089i bk3: 384a 298910i bk4: 424a 298830i bk5: 416a 298358i bk6: 438a 298472i bk7: 442a 298133i bk8: 494a 297569i bk9: 500a 297069i bk10: 512a 296907i bk11: 508a 297071i bk12: 576a 296158i bk13: 584a 295976i bk14: 560a 296165i bk15: 564a 296419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.197677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=301983 n_nop=286621 n_act=2223 n_pre=2207 n_req=5466 n_rd=7724 n_write=3208 bw_util=0.0724
n_activity=51522 dram_eff=0.4244
bk0: 472a 298015i bk1: 468a 297849i bk2: 384a 298729i bk3: 384a 298714i bk4: 416a 298380i bk5: 420a 298184i bk6: 440a 298410i bk7: 440a 298024i bk8: 494a 297260i bk9: 502a 296788i bk10: 510a 296428i bk11: 508a 296819i bk12: 580a 296454i bk13: 580a 295734i bk14: 562a 296290i bk15: 564a 296050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.219463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803f7980, atomic=0 1 entries : 0x7f8c27d8acf0 :  mf: uid=4936657, sid04:w15, part=3, addr=0x803f7980, load , size=128, unknown  status = IN_PARTITION_DRAM (396606), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=301983 n_nop=286552 n_act=2248 n_pre=2232 n_req=5476 n_rd=7743 n_write=3208 bw_util=0.07253
n_activity=51742 dram_eff=0.4233
bk0: 468a 298050i bk1: 464a 298147i bk2: 388a 298694i bk3: 384a 298928i bk4: 418a 298684i bk5: 426a 298662i bk6: 438a 298676i bk7: 444a 297897i bk8: 496a 297037i bk9: 504a 296593i bk10: 516a 296902i bk11: 512a 296966i bk12: 578a 296349i bk13: 580a 296165i bk14: 566a 296315i bk15: 561a 296056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.199269
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=301983 n_nop=286601 n_act=2234 n_pre=2218 n_req=5465 n_rd=7722 n_write=3208 bw_util=0.07239
n_activity=51612 dram_eff=0.4235
bk0: 468a 297891i bk1: 464a 298044i bk2: 384a 298886i bk3: 384a 298480i bk4: 416a 298363i bk5: 424a 298476i bk6: 436a 298375i bk7: 444a 298093i bk8: 492a 297160i bk9: 504a 296834i bk10: 516a 297160i bk11: 508a 296784i bk12: 580a 295642i bk13: 580a 296010i bk14: 562a 295811i bk15: 560a 295825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.224721
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=301983 n_nop=286645 n_act=2205 n_pre=2189 n_req=5472 n_rd=7734 n_write=3210 bw_util=0.07248
n_activity=51687 dram_eff=0.4235
bk0: 464a 298202i bk1: 464a 298057i bk2: 384a 299111i bk3: 384a 298902i bk4: 416a 298940i bk5: 420a 298577i bk6: 442a 298185i bk7: 444a 298372i bk8: 498a 297242i bk9: 500a 296993i bk10: 516a 296833i bk11: 514a 296574i bk12: 586a 296189i bk13: 580a 295994i bk14: 562a 296096i bk15: 560a 296312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.19321

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38482, Miss = 1932, Miss_rate = 0.050, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 39022, Miss = 1926, Miss_rate = 0.049, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 38194, Miss = 1931, Miss_rate = 0.051, Pending_hits = 388, Reservation_fails = 51
L2_cache_bank[3]: Access = 39011, Miss = 1932, Miss_rate = 0.050, Pending_hits = 390, Reservation_fails = 107
L2_cache_bank[4]: Access = 38480, Miss = 1929, Miss_rate = 0.050, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 38790, Miss = 1933, Miss_rate = 0.050, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 54940, Miss = 1934, Miss_rate = 0.035, Pending_hits = 414, Reservation_fails = 2
L2_cache_bank[7]: Access = 39094, Miss = 1938, Miss_rate = 0.050, Pending_hits = 401, Reservation_fails = 92
L2_cache_bank[8]: Access = 39001, Miss = 1927, Miss_rate = 0.049, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 38643, Miss = 1934, Miss_rate = 0.050, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 38943, Miss = 1934, Miss_rate = 0.050, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[11]: Access = 38245, Miss = 1933, Miss_rate = 0.051, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 480845
L2_total_cache_misses = 23183
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 4788
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 188
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=612435
icnt_total_pkts_simt_to_mem=1000397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.53239
	minimum = 6
	maximum = 70
Network latency average = 9.06275
	minimum = 6
	maximum = 70
Slowest packet = 960774
Flit latency average = 7.62281
	minimum = 6
	maximum = 66
Slowest flit = 1610084
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00444787
	minimum = 0 (at node 0)
	maximum = 0.0522669 (at node 4)
Accepted packet rate average = 0.00444787
	minimum = 0 (at node 0)
	maximum = 0.0522669 (at node 4)
Injected flit rate average = 0.0133436
	minimum = 0 (at node 0)
	maximum = 0.246749 (at node 4)
Accepted flit rate average= 0.0133436
	minimum = 0 (at node 0)
	maximum = 0.066853 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4145 (14 samples)
	minimum = 6 (14 samples)
	maximum = 76.5714 (14 samples)
Network latency average = 11.0237 (14 samples)
	minimum = 6 (14 samples)
	maximum = 68 (14 samples)
Flit latency average = 10.568 (14 samples)
	minimum = 6 (14 samples)
	maximum = 64.6429 (14 samples)
Fragmentation average = 0.000385642 (14 samples)
	minimum = 0 (14 samples)
	maximum = 13.7857 (14 samples)
Injected packet rate average = 0.0255715 (14 samples)
	minimum = 0.00970635 (14 samples)
	maximum = 0.0612271 (14 samples)
Accepted packet rate average = 0.0255715 (14 samples)
	minimum = 0.00970635 (14 samples)
	maximum = 0.0612271 (14 samples)
Injected flit rate average = 0.0506061 (14 samples)
	minimum = 0.0211281 (14 samples)
	maximum = 0.151556 (14 samples)
Accepted flit rate average = 0.0506061 (14 samples)
	minimum = 0.0189186 (14 samples)
	maximum = 0.12327 (14 samples)
Injected packet size average = 1.979 (14 samples)
Accepted packet size average = 1.979 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 26 sec (206 sec)
gpgpu_simulation_rate = 137638 (inst/sec)
gpgpu_simulation_rate = 1925 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,396607)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,0,0) tid=(17,16,0)
GPGPU-Sim uArch: cycles simulated: 402107  inst.: 28421024 (ipc=12.3) sim_rate=137299 (inst/sec) elapsed = 0:0:03:27 / Fri Jul 27 07:08:29 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,0,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 416107  inst.: 28534024 (ipc= 9.3) sim_rate=137182 (inst/sec) elapsed = 0:0:03:28 / Fri Jul 27 07:08:30 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(0,0,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 430107  inst.: 28644564 (ipc= 8.7) sim_rate=137055 (inst/sec) elapsed = 0:0:03:29 / Fri Jul 27 07:08:31 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,0,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 444107  inst.: 28755264 (ipc= 8.5) sim_rate=136929 (inst/sec) elapsed = 0:0:03:30 / Fri Jul 27 07:08:32 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 457607  inst.: 28861704 (ipc= 8.3) sim_rate=136785 (inst/sec) elapsed = 0:0:03:31 / Fri Jul 27 07:08:33 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,0,0) tid=(13,7,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,0,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 471607  inst.: 28972984 (ipc= 8.3) sim_rate=136665 (inst/sec) elapsed = 0:0:03:32 / Fri Jul 27 07:08:34 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,0,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 484607  inst.: 29077244 (ipc= 8.2) sim_rate=136512 (inst/sec) elapsed = 0:0:03:33 / Fri Jul 27 07:08:35 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,0,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 498607  inst.: 29189084 (ipc= 8.2) sim_rate=136397 (inst/sec) elapsed = 0:0:03:34 / Fri Jul 27 07:08:36 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,0,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 512607  inst.: 29301284 (ipc= 8.2) sim_rate=136285 (inst/sec) elapsed = 0:0:03:35 / Fri Jul 27 07:08:37 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,0,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 526107  inst.: 29408604 (ipc= 8.1) sim_rate=136150 (inst/sec) elapsed = 0:0:03:36 / Fri Jul 27 07:08:38 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,0,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 540607  inst.: 29523904 (ipc= 8.1) sim_rate=136054 (inst/sec) elapsed = 0:0:03:37 / Fri Jul 27 07:08:39 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,0,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 554607  inst.: 29640104 (ipc= 8.1) sim_rate=135963 (inst/sec) elapsed = 0:0:03:38 / Fri Jul 27 07:08:40 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,0,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 566107  inst.: 29729604 (ipc= 8.1) sim_rate=135751 (inst/sec) elapsed = 0:0:03:39 / Fri Jul 27 07:08:41 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(13,22,0)
GPGPU-Sim uArch: cycles simulated: 580107  inst.: 29841784 (ipc= 8.1) sim_rate=135644 (inst/sec) elapsed = 0:0:03:40 / Fri Jul 27 07:08:42 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,0,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 594107  inst.: 29956124 (ipc= 8.1) sim_rate=135548 (inst/sec) elapsed = 0:0:03:41 / Fri Jul 27 07:08:43 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,0,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 608107  inst.: 30068848 (ipc= 8.1) sim_rate=135445 (inst/sec) elapsed = 0:0:03:42 / Fri Jul 27 07:08:44 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,0,0) tid=(9,20,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,0,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 622107  inst.: 30239808 (ipc= 8.4) sim_rate=135604 (inst/sec) elapsed = 0:0:03:43 / Fri Jul 27 07:08:45 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,0,0) tid=(9,17,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 635107  inst.: 30395328 (ipc= 8.6) sim_rate=135693 (inst/sec) elapsed = 0:0:03:44 / Fri Jul 27 07:08:46 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(0,0,0) tid=(9,24,0)
GPGPU-Sim uArch: cycles simulated: 649107  inst.: 30556504 (ipc= 8.7) sim_rate=135806 (inst/sec) elapsed = 0:0:03:45 / Fri Jul 27 07:08:47 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(0,0,0) tid=(13,24,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(13,17,0)
GPGPU-Sim uArch: cycles simulated: 662607  inst.: 30684564 (ipc= 8.8) sim_rate=135772 (inst/sec) elapsed = 0:0:03:46 / Fri Jul 27 07:08:48 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,0,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 677107  inst.: 30805160 (ipc= 8.7) sim_rate=135705 (inst/sec) elapsed = 0:0:03:47 / Fri Jul 27 07:08:49 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(13,17,0)
GPGPU-Sim uArch: cycles simulated: 693107  inst.: 30901944 (ipc= 8.6) sim_rate=135534 (inst/sec) elapsed = 0:0:03:48 / Fri Jul 27 07:08:50 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,0,0) tid=(9,19,0)
GPGPU-Sim uArch: cycles simulated: 710607  inst.: 30974688 (ipc= 8.3) sim_rate=135260 (inst/sec) elapsed = 0:0:03:49 / Fri Jul 27 07:08:51 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (314940,396607), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 314941
gpu_sim_insn = 2625004
gpu_ipc =       8.3349
gpu_tot_sim_cycle = 711548
gpu_tot_sim_insn = 30978444
gpu_tot_ipc =      43.5367
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64606
gpu_total_sim_rate=135277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2554062
	L1I_total_cache_misses = 5914
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60565, Miss = 21117, Miss_rate = 0.349, Pending_hits = 1929, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60709, Miss = 21166, Miss_rate = 0.349, Pending_hits = 1992, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100817, Miss = 34042, Miss_rate = 0.338, Pending_hits = 1017, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62039, Miss = 22014, Miss_rate = 0.355, Pending_hits = 1985, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 101275, Miss = 34275, Miss_rate = 0.338, Pending_hits = 954, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100630, Miss = 34204, Miss_rate = 0.340, Pending_hits = 780, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 165439, Miss = 51102, Miss_rate = 0.309, Pending_hits = 9573, Reservation_fails = 203502
	L1D_cache_core[7]: Access = 156020, Miss = 37259, Miss_rate = 0.239, Pending_hits = 868, Reservation_fails = 37795
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100689, Miss = 34366, Miss_rate = 0.341, Pending_hits = 735, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62371, Miss = 22111, Miss_rate = 0.355, Pending_hits = 2045, Reservation_fails = 62848
	L1D_total_cache_accesses = 1585639
	L1D_total_cache_misses = 488877
	L1D_total_cache_miss_rate = 0.3083
	L1D_total_cache_pending_hits = 26220
	L1D_total_cache_reservation_fails = 1006333
	L1D_cache_data_port_util = 0.261
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75348
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1055300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 390769
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74753
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 447191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 615564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2548148
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5914
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6647, 6647, 6647, 6647, 6647, 6648, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6647, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 6546, 
gpgpu_n_tot_thrd_icount = 148403136
gpgpu_n_tot_w_icount = 4637598
gpgpu_n_stall_shd_mem = 1255266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41686
gpgpu_n_mem_write_global = 469248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 3035474
gpgpu_n_store_insn = 1410060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2217140
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1252266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1887329	W0_Idle:777017	W0_Scoreboard:893476	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:148219	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:770045
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 333488 {8:41686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22001664 {40:423370,72:18321,136:27557,}
traffic_breakdown_coretomem[INST_ACC_R] = 2144 {8:268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5669296 {136:41686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3753984 {8:469248,}
traffic_breakdown_memtocore[INST_ACC_R] = 36448 {136:268,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 205 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 711547 
mrq_lat_table:21226 	2757 	1862 	2070 	1808 	1425 	1187 	1311 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	481741 	28537 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	130012 	37580 	33000 	310374 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22289 	14523 	4713 	179 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	36770 	12884 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1345 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     63080     62954     63064     63068     62983     63100     63118     62438     62569     61117     63100     87471     63077     63076     62858     63063 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     86224     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     80340     87400     66054     17712     11844     13455     14786     22383 
dram[3]:     63080     63071     62971     63079     63110     62986     65368     63131     62582     62592     77818     63112     62736     63056     63051     62846 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     84397     89563     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     83603     90892     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.537313  2.433824  2.324786  2.495413  2.225564  2.049296  2.175676  2.340425  2.139665  2.133333  2.587097  2.788732  3.257143  3.093960  3.100000  3.159420 
dram[1]:  2.425373  2.264286  2.245614  2.348624  2.156250  2.000000  2.150000  2.174825  2.098266  2.055866  2.554054  2.848485  3.048276  3.047619  2.943662  2.916667 
dram[2]:  2.531250  2.442748  2.265487  2.226087  2.060606  2.139535  2.126760  2.330827  2.122807  2.145349  2.500000  2.805970  3.328358  2.934211  2.869863  2.857143 
dram[3]:  2.507463  2.388489  2.209677  2.176000  2.034965  2.284615  2.297872  2.121795  2.075676  2.125683  2.577922  2.905109  3.389706  3.121622  3.055944  2.959184 
dram[4]:  2.484375  2.393939  2.265487  2.188034  2.060606  2.029197  2.096552  2.228571  2.248447  2.084746  2.828358  2.629371  3.075862  3.075862  2.889655  2.882759 
dram[5]:  2.611570  2.655462  2.098361  2.206897  2.141732  2.075188  2.144828  2.286765  2.109195  2.191617  2.739130  2.595891  3.139860  3.185714  3.036232  2.868966 
average row locality = 33743/13540 = 2.492097
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       254       247       208       208       230       225       248       252       286       284       279       276       302       305       296       298 
dram[1]:       239       233       192       192       212       208       229       233       267       268       256       254       288       292       280       282 
dram[2]:       238       236       192       192       208       210       230       232       267       269       255       254       290       290       281       282 
dram[3]:       252       250       210       208       227       231       250       253       285       288       277       276       305       306       299       297 
dram[4]:       234       234       192       192       208       212       230       234       264       270       258       254       290       290       281       280 
dram[5]:       232       234       192       192       208       210       233       234       267       268       258       257       293       290       281       280 
total reads: 24115
bank skew: 306/192 = 1.59
chip skew: 4214/3923 = 1.07
number of total write accesses:
dram[0]:        86        84        64        64        66        66        74        78        97       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        99       101       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9628
bank skew: 156/64 = 2.44
chip skew: 1607/1602 = 1.00
average mf latency per bank:
dram[0]:       1949       487       484       491      1204      1225       498       908     18365     18405       597       606       474       483       545       549
dram[1]:       1775       417       384       395      1139      1206       429       852     19273     19070       479       521       485       465       452       486
dram[2]:       1755      1866       403       383      1192      1163       440       853     19246     19087       520       507       493       466       485       437
dram[3]:       1277      1945       458       502      1197      1176       914       882     24333     18141       617       571       457       509       545       545
dram[4]:        471      1676       376       434      1133      1102       859       672     19375     12787       548       457       467       471       496       466
dram[5]:        461      1953       376       413      1173      1149       836       441     19156     19050       466       504       523       471       461       463
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=541788 n_nop=525626 n_act=2284 n_pre=2268 n_req=5805 n_rd=8396 n_write=3214 bw_util=0.04286
n_activity=54858 dram_eff=0.4233
bk0: 508a 537592i bk1: 494a 537732i bk2: 416a 538465i bk3: 416a 538492i bk4: 460a 538140i bk5: 450a 538023i bk6: 496a 538101i bk7: 504a 537890i bk8: 572a 536737i bk9: 568a 536597i bk10: 558a 536517i bk11: 552a 536262i bk12: 604a 535975i bk13: 610a 535587i bk14: 592a 536142i bk15: 596a 536097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.124857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=541788 n_nop=526242 n_act=2254 n_pre=2238 n_req=5527 n_rd=7850 n_write=3204 bw_util=0.04081
n_activity=52470 dram_eff=0.4213
bk0: 478a 537995i bk1: 466a 537605i bk2: 384a 538893i bk3: 384a 538715i bk4: 424a 538636i bk5: 416a 538164i bk6: 458a 538230i bk7: 466a 537882i bk8: 534a 537284i bk9: 536a 536793i bk10: 512a 536710i bk11: 508a 536876i bk12: 576a 535963i bk13: 584a 535782i bk14: 560a 535971i bk15: 564a 536225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1102
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=541788 n_nop=526286 n_act=2229 n_pre=2213 n_req=5530 n_rd=7852 n_write=3208 bw_util=0.04083
n_activity=52072 dram_eff=0.4248
bk0: 476a 537803i bk1: 472a 537636i bk2: 384a 538533i bk3: 384a 538519i bk4: 416a 538187i bk5: 420a 537991i bk6: 460a 538169i bk7: 464a 537774i bk8: 534a 536976i bk9: 538a 536511i bk10: 510a 536230i bk11: 508a 536623i bk12: 580a 536258i bk13: 580a 535539i bk14: 562a 536096i bk15: 564a 535856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=541788 n_nop=525514 n_act=2325 n_pre=2309 n_req=5820 n_rd=8428 n_write=3212 bw_util=0.04297
n_activity=54891 dram_eff=0.4241
bk0: 504a 537757i bk1: 500a 537848i bk2: 420a 538418i bk3: 416a 538656i bk4: 454a 538393i bk5: 462a 538371i bk6: 500a 538300i bk7: 506a 537525i bk8: 570a 536596i bk9: 576a 536159i bk10: 554a 536580i bk11: 552a 536647i bk12: 610a 536053i bk13: 612a 535874i bk14: 598a 536023i bk15: 594a 535768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=541788 n_nop=526272 n_act=2239 n_pre=2223 n_req=5527 n_rd=7846 n_write=3208 bw_util=0.04081
n_activity=52141 dram_eff=0.424
bk0: 468a 537697i bk1: 468a 537832i bk2: 384a 538690i bk3: 384a 538284i bk4: 416a 538169i bk5: 424a 538282i bk6: 460a 538126i bk7: 468a 537843i bk8: 528a 536884i bk9: 540a 536558i bk10: 516a 536963i bk11: 508a 536588i bk12: 580a 535446i bk13: 580a 535814i bk14: 562a 535617i bk15: 560a 535631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125265
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=541788 n_nop=526316 n_act=2210 n_pre=2194 n_req=5534 n_rd=7858 n_write=3210 bw_util=0.04086
n_activity=52218 dram_eff=0.4239
bk0: 464a 538008i bk1: 468a 537847i bk2: 384a 538915i bk3: 384a 538706i bk4: 416a 538746i bk5: 420a 538384i bk6: 466a 537936i bk7: 468a 538122i bk8: 534a 536966i bk9: 536a 536717i bk10: 516a 536636i bk11: 514a 536378i bk12: 586a 535993i bk13: 580a 535798i bk14: 562a 535901i bk15: 560a 536118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43071, Miss = 2103, Miss_rate = 0.049, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 40725, Miss = 2095, Miss_rate = 0.051, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 41360, Miss = 1963, Miss_rate = 0.047, Pending_hits = 388, Reservation_fails = 51
L2_cache_bank[3]: Access = 39290, Miss = 1962, Miss_rate = 0.050, Pending_hits = 390, Reservation_fails = 107
L2_cache_bank[4]: Access = 41648, Miss = 1961, Miss_rate = 0.047, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 41953, Miss = 1965, Miss_rate = 0.047, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 58355, Miss = 2105, Miss_rate = 0.036, Pending_hits = 414, Reservation_fails = 2
L2_cache_bank[7]: Access = 43683, Miss = 2109, Miss_rate = 0.048, Pending_hits = 401, Reservation_fails = 92
L2_cache_bank[8]: Access = 39280, Miss = 1957, Miss_rate = 0.050, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 41226, Miss = 1966, Miss_rate = 0.048, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 39226, Miss = 1964, Miss_rate = 0.050, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[11]: Access = 41408, Miss = 1965, Miss_rate = 0.047, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 511225
L2_total_cache_misses = 24115
L2_total_cache_miss_rate = 0.0472
L2_total_cache_pending_hits = 4788
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 189
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=679087
icnt_total_pkts_simt_to_mem=1081465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3513
	minimum = 6
	maximum = 64
Network latency average = 10.1492
	minimum = 6
	maximum = 59
Slowest packet = 996584
Flit latency average = 9.1799
	minimum = 6
	maximum = 56
Slowest flit = 1706699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00714537
	minimum = 0 (at node 0)
	maximum = 0.0964625 (at node 6)
Accepted packet rate average = 0.00714537
	minimum = 0 (at node 0)
	maximum = 0.0964625 (at node 6)
Injected flit rate average = 0.0173719
	minimum = 0 (at node 0)
	maximum = 0.257407 (at node 6)
Accepted flit rate average= 0.0173719
	minimum = 0 (at node 0)
	maximum = 0.211633 (at node 6)
Injected packet length average = 2.4312
Accepted packet length average = 2.4312
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3436 (15 samples)
	minimum = 6 (15 samples)
	maximum = 75.7333 (15 samples)
Network latency average = 10.9654 (15 samples)
	minimum = 6 (15 samples)
	maximum = 67.4 (15 samples)
Flit latency average = 10.4754 (15 samples)
	minimum = 6 (15 samples)
	maximum = 64.0667 (15 samples)
Fragmentation average = 0.000359933 (15 samples)
	minimum = 0 (15 samples)
	maximum = 12.8667 (15 samples)
Injected packet rate average = 0.0243431 (15 samples)
	minimum = 0.00905926 (15 samples)
	maximum = 0.0635762 (15 samples)
Accepted packet rate average = 0.0243431 (15 samples)
	minimum = 0.00905926 (15 samples)
	maximum = 0.0635762 (15 samples)
Injected flit rate average = 0.0483904 (15 samples)
	minimum = 0.0197196 (15 samples)
	maximum = 0.158613 (15 samples)
Accepted flit rate average = 0.0483904 (15 samples)
	minimum = 0.0176574 (15 samples)
	maximum = 0.129161 (15 samples)
Injected packet size average = 1.98785 (15 samples)
Accepted packet size average = 1.98785 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 135277 (inst/sec)
gpgpu_simulation_rate = 3107 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402a20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,711548)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,711548)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(4,0,0) tid=(5,11,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(1,0,0) tid=(11,13,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(4,0,0) tid=(26,23,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (402,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(403,711548)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (403,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(404,711548)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (404,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(405,711548)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (407,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (408,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (411,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (412,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (415,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (425,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (428,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (429,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (429,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (429,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (430,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 712048  inst.: 31315536 (ipc=674.2) sim_rate=136154 (inst/sec) elapsed = 0:0:03:50 / Fri Jul 27 07:08:52 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(15,0,0) tid=(18,31,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (815,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (816,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (828,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,0,0) tid=(9,17,0)
GPGPU-Sim uArch: cycles simulated: 721548  inst.: 31491383 (ipc=51.3) sim_rate=136326 (inst/sec) elapsed = 0:0:03:51 / Fri Jul 27 07:08:53 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13059,711548), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 13060
gpu_sim_insn = 548672
gpu_ipc =      42.0116
gpu_tot_sim_cycle = 724608
gpu_tot_sim_insn = 31527116
gpu_tot_ipc =      43.5092
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64606
gpu_total_sim_rate=136481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2564526
	L1I_total_cache_misses = 5914
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60565, Miss = 21117, Miss_rate = 0.349, Pending_hits = 1929, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60709, Miss = 21166, Miss_rate = 0.349, Pending_hits = 1992, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100817, Miss = 34042, Miss_rate = 0.338, Pending_hits = 1017, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62039, Miss = 22014, Miss_rate = 0.355, Pending_hits = 1985, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 101275, Miss = 34275, Miss_rate = 0.338, Pending_hits = 954, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100630, Miss = 34204, Miss_rate = 0.340, Pending_hits = 780, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 165439, Miss = 51102, Miss_rate = 0.309, Pending_hits = 9573, Reservation_fails = 203502
	L1D_cache_core[7]: Access = 168076, Miss = 38412, Miss_rate = 0.229, Pending_hits = 996, Reservation_fails = 38004
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100689, Miss = 34366, Miss_rate = 0.341, Pending_hits = 735, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62371, Miss = 22111, Miss_rate = 0.355, Pending_hits = 2045, Reservation_fails = 62848
	L1D_total_cache_accesses = 1597695
	L1D_total_cache_misses = 490030
	L1D_total_cache_miss_rate = 0.3067
	L1D_total_cache_pending_hits = 26348
	L1D_total_cache_reservation_fails = 1006542
	L1D_cache_data_port_util = 0.263
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76628
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 390978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76033
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 448264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 615564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2558612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5914
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6689, 6689, 6689, 6689, 6689, 6690, 6689, 6689, 6689, 6689, 6689, 6689, 6689, 6689, 6689, 6689, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 6588, 
gpgpu_n_tot_thrd_icount = 149000128
gpgpu_n_tot_w_icount = 4656254
gpgpu_n_stall_shd_mem = 1265579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41766
gpgpu_n_mem_write_global = 470368
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 3068274
gpgpu_n_store_insn = 1426060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2257204
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1262579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1901620	W0_Idle:782047	W0_Scoreboard:895811	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:148219	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:782141
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 334128 {8:41766,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22102784 {40:423690,72:18641,136:28037,}
traffic_breakdown_coretomem[INST_ACC_R] = 2144 {8:268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680176 {136:41766,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3762944 {8:470368,}
traffic_breakdown_memtocore[INST_ACC_R] = 36448 {136:268,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 205 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 724607 
mrq_lat_table:21263 	2764 	1862 	2083 	1809 	1425 	1187 	1311 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482883 	28595 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	130687 	38034 	33071 	310374 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22338 	14538 	4723 	185 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	36770 	14004 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     63080     62954     63064     63068     62983     63100     63118     62438     62569     61117     63100     87471     63077     63076     62858     63063 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     86224     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     80340     87400     66054     17712     11844     13455     14786     22383 
dram[3]:     63080     63071     62971     63079     63110     62986     65368     63131     62582     62592     77818     63112     62736     63056     63051     62846 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     84397     89563     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     83603     90892     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.537313  2.433824  2.322034  2.490909  2.225564  2.048951  2.175676  2.340425  2.145252  2.132597  2.587097  2.788732  3.257143  3.093960  3.100000  3.159420 
dram[1]:  2.425373  2.264286  2.243478  2.345454  2.156250  2.000000  2.150000  2.174825  2.109827  2.067039  2.554054  2.848485  3.048276  3.047619  2.943662  2.916667 
dram[2]:  2.531250  2.442748  2.263158  2.224138  2.060606  2.138462  2.126760  2.330827  2.134503  2.156977  2.500000  2.805970  3.328358  2.934211  2.869863  2.857143 
dram[3]:  2.507463  2.388489  2.208000  2.174603  2.027778  2.282443  2.297872  2.121795  2.075269  2.119565  2.577922  2.905109  3.389706  3.121622  3.055944  2.959184 
dram[4]:  2.484375  2.393939  2.263158  2.186441  2.060150  2.028986  2.096552  2.228571  2.260870  2.084746  2.828358  2.629371  3.075862  3.075862  2.889655  2.882759 
dram[5]:  2.611570  2.655462  2.105691  2.205128  2.140625  2.075188  2.144828  2.286765  2.120690  2.191617  2.739130  2.595891  3.139860  3.185714  3.036232  2.868966 
average row locality = 33801/13563 = 2.492148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       254       247       210       210       230       227       248       252       287       286       279       276       302       305       296       298 
dram[1]:       239       233       194       194       212       210       229       233       269       270       256       254       288       292       280       282 
dram[2]:       238       236       194       194       208       212       230       232       269       271       255       254       290       290       281       282 
dram[3]:       252       250       212       210       228       233       250       253       287       289       277       276       305       306       299       297 
dram[4]:       234       234       194       194       210       214       230       234       266       270       258       254       290       290       281       280 
dram[5]:       232       234       195       194       210       210       233       234       269       268       258       257       293       290       281       280 
total reads: 24173
bank skew: 306/194 = 1.58
chip skew: 4224/3933 = 1.07
number of total write accesses:
dram[0]:        86        84        64        64        66        66        74        78        97       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        99       101       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9628
bank skew: 156/64 = 2.44
chip skew: 1607/1602 = 1.00
average mf latency per bank:
dram[0]:       1949       487       537       544      1204      1219       498       908     18319     18311       597       606       474       483       545       549
dram[1]:       1775       417       441       441      1139      1200       429       852     19169     18968       479       521       485       465       452       486
dram[2]:       1755      1866       449       440      1192      1156       440       853     19142     18986       520       507       493       466       485       437
dram[3]:       1277      1945       511       544      1194      1171       914       882     24209     18095       617       571       457       509       545       545
dram[4]:        471      1676       422       492      1127      1096       859       672     19270     12787       548       457       467       471       496       466
dram[5]:        461      1953       445       458      1166      1149       836       441     19053     19050       466       504       523       471       461       463
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=551732 n_nop=535544 n_act=2288 n_pre=2272 n_req=5814 n_rd=8414 n_write=3214 bw_util=0.04215
n_activity=54953 dram_eff=0.4232
bk0: 508a 547538i bk1: 494a 547678i bk2: 420a 548395i bk3: 420a 548419i bk4: 460a 548082i bk5: 454a 547943i bk6: 496a 548043i bk7: 504a 547833i bk8: 574a 546677i bk9: 572a 546525i bk10: 558a 546460i bk11: 552a 546205i bk12: 604a 545919i bk13: 610a 545531i bk14: 592a 546086i bk15: 596a 546042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=551732 n_nop=536160 n_act=2257 n_pre=2241 n_req=5537 n_rd=7870 n_write=3204 bw_util=0.04014
n_activity=52555 dram_eff=0.4214
bk0: 478a 547942i bk1: 466a 547552i bk2: 388a 548824i bk3: 388a 548641i bk4: 424a 548579i bk5: 420a 548089i bk6: 458a 548171i bk7: 466a 547824i bk8: 538a 547217i bk9: 540a 546728i bk10: 512a 546653i bk11: 508a 546819i bk12: 576a 545906i bk13: 584a 545725i bk14: 560a 545916i bk15: 564a 546172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=551732 n_nop=536204 n_act=2232 n_pre=2216 n_req=5540 n_rd=7872 n_write=3208 bw_util=0.04016
n_activity=52160 dram_eff=0.4248
bk0: 476a 547750i bk1: 472a 547583i bk2: 388a 548462i bk3: 388a 548445i bk4: 416a 548130i bk5: 424a 547916i bk6: 460a 548110i bk7: 464a 547715i bk8: 538a 546910i bk9: 542a 546446i bk10: 510a 546173i bk11: 508a 546566i bk12: 580a 546201i bk13: 580a 545482i bk14: 562a 546042i bk15: 564a 545802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=551732 n_nop=535426 n_act=2331 n_pre=2315 n_req=5830 n_rd=8448 n_write=3212 bw_util=0.04227
n_activity=55006 dram_eff=0.424
bk0: 504a 547702i bk1: 500a 547794i bk2: 424a 548348i bk3: 420a 548586i bk4: 456a 548325i bk5: 466a 548297i bk6: 500a 548243i bk7: 506a 547468i bk8: 574a 546524i bk9: 578a 546089i bk10: 554a 546521i bk11: 552a 546589i bk12: 610a 545996i bk13: 612a 545818i bk14: 598a 545967i bk15: 594a 545713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=551732 n_nop=536188 n_act=2243 n_pre=2227 n_req=5537 n_rd=7866 n_write=3208 bw_util=0.04014
n_activity=52240 dram_eff=0.424
bk0: 468a 547643i bk1: 468a 547779i bk2: 388a 548620i bk3: 388a 548214i bk4: 420a 548094i bk5: 428a 548206i bk6: 460a 548066i bk7: 468a 547784i bk8: 532a 546819i bk9: 540a 546501i bk10: 516a 546906i bk11: 508a 546531i bk12: 580a 545390i bk13: 580a 545758i bk14: 562a 545562i bk15: 560a 545576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=551732 n_nop=536236 n_act=2213 n_pre=2197 n_req=5543 n_rd=7876 n_write=3210 bw_util=0.04019
n_activity=52305 dram_eff=0.4239
bk0: 464a 547953i bk1: 468a 547793i bk2: 390a 548839i bk3: 388a 548632i bk4: 420a 548671i bk5: 420a 548326i bk6: 466a 547878i bk7: 468a 548065i bk8: 538a 546901i bk9: 536a 546660i bk10: 516a 546580i bk11: 514a 546322i bk12: 586a 545938i bk13: 580a 545743i bk14: 562a 545846i bk15: 560a 546063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43178, Miss = 2106, Miss_rate = 0.049, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 40831, Miss = 2101, Miss_rate = 0.051, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 41467, Miss = 1967, Miss_rate = 0.047, Pending_hits = 388, Reservation_fails = 51
L2_cache_bank[3]: Access = 39376, Miss = 1968, Miss_rate = 0.050, Pending_hits = 390, Reservation_fails = 107
L2_cache_bank[4]: Access = 41734, Miss = 1965, Miss_rate = 0.047, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 42059, Miss = 1971, Miss_rate = 0.047, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 58463, Miss = 2110, Miss_rate = 0.036, Pending_hits = 414, Reservation_fails = 2
L2_cache_bank[7]: Access = 43771, Miss = 2114, Miss_rate = 0.048, Pending_hits = 401, Reservation_fails = 92
L2_cache_bank[8]: Access = 39368, Miss = 1963, Miss_rate = 0.050, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 41332, Miss = 1970, Miss_rate = 0.048, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 39354, Miss = 1971, Miss_rate = 0.050, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[11]: Access = 41492, Miss = 1967, Miss_rate = 0.047, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 512425
L2_total_cache_misses = 24173
L2_total_cache_miss_rate = 0.0472
L2_total_cache_pending_hits = 4788
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 468787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 189
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=680607
icnt_total_pkts_simt_to_mem=1085545
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0992
	minimum = 6
	maximum = 87
Network latency average = 8.6725
	minimum = 6
	maximum = 84
Slowest packet = 1022494
Flit latency average = 7.96821
	minimum = 6
	maximum = 80
Slowest flit = 1760648
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00680619
	minimum = 0 (at node 0)
	maximum = 0.0918836 (at node 7)
Accepted packet rate average = 0.00680619
	minimum = 0 (at node 0)
	maximum = 0.0918836 (at node 7)
Injected flit rate average = 0.0158811
	minimum = 0 (at node 0)
	maximum = 0.312404 (at node 7)
Accepted flit rate average= 0.0158811
	minimum = 0 (at node 0)
	maximum = 0.116386 (at node 7)
Injected packet length average = 2.33333
Accepted packet length average = 2.33333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1408 (16 samples)
	minimum = 6 (16 samples)
	maximum = 76.4375 (16 samples)
Network latency average = 10.8221 (16 samples)
	minimum = 6 (16 samples)
	maximum = 68.4375 (16 samples)
Flit latency average = 10.3187 (16 samples)
	minimum = 6 (16 samples)
	maximum = 65.0625 (16 samples)
Fragmentation average = 0.000337437 (16 samples)
	minimum = 0 (16 samples)
	maximum = 12.0625 (16 samples)
Injected packet rate average = 0.023247 (16 samples)
	minimum = 0.00849305 (16 samples)
	maximum = 0.0653454 (16 samples)
Accepted packet rate average = 0.023247 (16 samples)
	minimum = 0.00849305 (16 samples)
	maximum = 0.0653454 (16 samples)
Injected flit rate average = 0.0463586 (16 samples)
	minimum = 0.0184871 (16 samples)
	maximum = 0.168225 (16 samples)
Accepted flit rate average = 0.0463586 (16 samples)
	minimum = 0.0165538 (16 samples)
	maximum = 0.128362 (16 samples)
Injected packet size average = 1.99417 (16 samples)
Accepted packet size average = 1.99417 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 51 sec (231 sec)
gpgpu_simulation_rate = 136481 (inst/sec)
gpgpu_simulation_rate = 3136 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,724608)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,724608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(22,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (167,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (200,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (200,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (506,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (513,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (521,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (523,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (527,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (529,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (625,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (630,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (632,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (637,724608), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (639,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (645,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (651,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1242,724608), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 0.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1243
gpu_sim_insn = 118240
gpu_ipc =      95.1247
gpu_tot_sim_cycle = 725851
gpu_tot_sim_insn = 31645356
gpu_tot_ipc =      43.5976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3792
gpu_stall_icnt2sh    = 64614
gpu_total_sim_rate=136992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2567354
	L1I_total_cache_misses = 6522
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60606, Miss = 21138, Miss_rate = 0.349, Pending_hits = 1929, Reservation_fails = 59177
	L1D_cache_core[1]: Access = 60709, Miss = 21166, Miss_rate = 0.349, Pending_hits = 1992, Reservation_fails = 58655
	L1D_cache_core[2]: Access = 100817, Miss = 34042, Miss_rate = 0.338, Pending_hits = 1017, Reservation_fails = 64138
	L1D_cache_core[3]: Access = 62039, Miss = 22014, Miss_rate = 0.355, Pending_hits = 1985, Reservation_fails = 60925
	L1D_cache_core[4]: Access = 101275, Miss = 34275, Miss_rate = 0.338, Pending_hits = 954, Reservation_fails = 64842
	L1D_cache_core[5]: Access = 100630, Miss = 34204, Miss_rate = 0.340, Pending_hits = 780, Reservation_fails = 63927
	L1D_cache_core[6]: Access = 165439, Miss = 51102, Miss_rate = 0.309, Pending_hits = 9573, Reservation_fails = 203502
	L1D_cache_core[7]: Access = 168076, Miss = 38412, Miss_rate = 0.229, Pending_hits = 996, Reservation_fails = 38004
	L1D_cache_core[8]: Access = 156068, Miss = 37276, Miss_rate = 0.239, Pending_hits = 833, Reservation_fails = 65579
	L1D_cache_core[9]: Access = 156064, Miss = 37129, Miss_rate = 0.238, Pending_hits = 990, Reservation_fails = 64813
	L1D_cache_core[10]: Access = 100185, Miss = 34075, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64450
	L1D_cache_core[11]: Access = 101304, Miss = 34397, Miss_rate = 0.340, Pending_hits = 800, Reservation_fails = 64418
	L1D_cache_core[12]: Access = 101464, Miss = 34344, Miss_rate = 0.338, Pending_hits = 937, Reservation_fails = 63989
	L1D_cache_core[13]: Access = 100689, Miss = 34366, Miss_rate = 0.341, Pending_hits = 735, Reservation_fails = 7275
	L1D_cache_core[14]: Access = 62371, Miss = 22111, Miss_rate = 0.355, Pending_hits = 2045, Reservation_fails = 62848
	L1D_total_cache_accesses = 1597736
	L1D_total_cache_misses = 490051
	L1D_total_cache_miss_rate = 0.3067
	L1D_total_cache_pending_hits = 26348
	L1D_total_cache_reservation_fails = 1006542
	L1D_cache_data_port_util = 0.262
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76999
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3000
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 390978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76404
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 448264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 615564
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2560832
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6522
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6725, 6699, 6699, 6699, 6699, 6700, 6699, 6699, 6699, 6699, 6699, 6699, 6699, 6699, 6699, 6699, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 6598, 
gpgpu_n_tot_thrd_icount = 149118720
gpgpu_n_tot_w_icount = 4659960
gpgpu_n_stall_shd_mem = 1265617
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41787
gpgpu_n_mem_write_global = 470388
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 3068314
gpgpu_n_store_insn = 1426080
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2269040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3000
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3000
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1262617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1901820	W0_Idle:789738	W0_Scoreboard:896738	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:148245	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:785821
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 334296 {8:41787,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22103584 {40:423710,72:18641,136:28037,}
traffic_breakdown_coretomem[INST_ACC_R] = 2320 {8:290,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5683032 {136:41787,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3763104 {8:470388,}
traffic_breakdown_memtocore[INST_ACC_R] = 39440 {136:290,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 793 
averagemflatency = 205 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 725850 
mrq_lat_table:21275 	2766 	1862 	2083 	1814 	1426 	1187 	1311 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482904 	28615 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	130716 	38059 	33080 	310374 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22342 	14547 	4731 	185 	5 	0 	0 	13 	1505 	3522 	2752 	7685 	56381 	162231 	185505 	36770 	14024 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1372 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     63080     62954     63064     63068     62983     63100     63118     62438     62569     61117     63100     87471     63077     63076     62858     63063 
dram[1]:     11825     12032     13627     12172     14284     17043     19300     30223     12370     86224     40542     13075     12021     14402     12553     27087 
dram[2]:     11812     12825     16566     17455     17680     20527     24253     27211     80340     87400     66054     17712     11844     13455     14786     22383 
dram[3]:     63080     63071     62971     63079     63110     62986     65368     63131     62582     62592     77818     63112     62736     63056     63051     62846 
dram[4]:     14030     11782     13543     13624     16936     16986     22190     20332     84397     89563     81314     12071     21176     13288     28207     21629 
dram[5]:     12958     11822     11981     13568     12196     20265     19253     26427     83603     90892     84566     12072     13340     11960     26726     18155 
average row accesses per activate:
dram[0]:  2.537313  2.433824  2.322034  2.490909  2.225564  2.048951  2.175676  2.340425  2.145252  2.132597  2.587097  2.788732  3.257143  3.093960  3.100000  3.159420 
dram[1]:  2.425373  2.264286  2.243478  2.345454  2.156250  2.000000  2.150000  2.174825  2.109827  2.067039  2.554054  2.848485  3.048276  3.047619  2.943662  2.916667 
dram[2]:  2.531250  2.442748  2.263158  2.224138  2.060150  2.153846  2.147887  2.353384  2.134503  2.156977  2.500000  2.805970  3.328358  2.934211  2.869863  2.857143 
dram[3]:  2.507463  2.388489  2.208000  2.174603  2.027778  2.282443  2.297872  2.121795  2.075269  2.119565  2.577922  2.905109  3.389706  3.121622  3.055944  2.959184 
dram[4]:  2.484375  2.393939  2.263158  2.186441  2.060150  2.028986  2.096552  2.228571  2.260870  2.084746  2.828358  2.629371  3.075862  3.075862  2.889655  2.882759 
dram[5]:  2.611570  2.655462  2.105691  2.205128  2.148438  2.074627  2.172414  2.308824  2.120690  2.191617  2.739130  2.595891  3.139860  3.185714  3.036232  2.868966 
average row locality = 33821/13565 = 2.493255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       254       247       210       210       230       227       248       252       287       286       279       276       302       305       296       298 
dram[1]:       239       233       194       194       212       210       229       233       269       270       256       254       288       292       280       282 
dram[2]:       238       236       194       194       210       214       233       235       269       271       255       254       290       290       281       282 
dram[3]:       252       250       212       210       228       233       250       253       287       289       277       276       305       306       299       297 
dram[4]:       234       234       194       194       210       214       230       234       266       270       258       254       290       290       281       280 
dram[5]:       232       234       195       194       211       212       237       237       269       268       258       257       293       290       281       280 
total reads: 24193
bank skew: 306/194 = 1.58
chip skew: 4224/3933 = 1.07
number of total write accesses:
dram[0]:        86        84        64        64        66        66        74        78        97       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        99       101       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9628
bank skew: 156/64 = 2.44
chip skew: 1607/1602 = 1.00
average mf latency per bank:
dram[0]:       1949       487       537       544      1204      1219       498       908     18319     18311       597       606       474       483       545       549
dram[1]:       1775       417       441       441      1139      1200       429       852     19169     18968       479       521       485       465       452       486
dram[2]:       1755      1866       449       440      1186      1152       440       850     19142     18986       520       507       493       466       485       437
dram[3]:       1277      1945       511       544      1195      1171       914       882     24209     18095       617       571       457       509       545       545
dram[4]:        471      1676       422       492      1127      1096       859       672     19270     12787       548       457       467       471       496       466
dram[5]:        461      1953       445       458      1164      1144       831       442     19053     19050       466       504       523       471       461       463
maximum mf latency per bank:
dram[0]:        502       567       716       748       649       599       546       477       573       602       658       691       650       589       552       697
dram[1]:        604       617       427       393       606       443       413       472       492       547       585       746       690       603       706       635
dram[2]:        598       666       655       684       637       630       510       611       561       751       654       698       742       793       684       693
dram[3]:        607       603       471       482       429       592       445       429       667       696       712       643       585       646       632       582
dram[4]:        651       593       723       683       730       755       516       490       649       602       658       698       672       602       730       717
dram[5]:        641       575       432       467       413       453       473       427       626       597       615       619       694       651       665       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=552678 n_nop=536490 n_act=2288 n_pre=2272 n_req=5814 n_rd=8414 n_write=3214 bw_util=0.04208
n_activity=54953 dram_eff=0.4232
bk0: 508a 548484i bk1: 494a 548624i bk2: 420a 549341i bk3: 420a 549365i bk4: 460a 549028i bk5: 454a 548889i bk6: 496a 548989i bk7: 504a 548779i bk8: 574a 547623i bk9: 572a 547471i bk10: 558a 547406i bk11: 552a 547151i bk12: 604a 546865i bk13: 610a 546477i bk14: 592a 547032i bk15: 596a 546988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=552678 n_nop=537106 n_act=2257 n_pre=2241 n_req=5537 n_rd=7870 n_write=3204 bw_util=0.04007
n_activity=52555 dram_eff=0.4214
bk0: 478a 548888i bk1: 466a 548498i bk2: 388a 549770i bk3: 388a 549587i bk4: 424a 549525i bk5: 420a 549035i bk6: 458a 549117i bk7: 466a 548770i bk8: 538a 548163i bk9: 540a 547674i bk10: 512a 547599i bk11: 508a 547765i bk12: 576a 546852i bk13: 584a 546671i bk14: 560a 546862i bk15: 564a 547118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=552678 n_nop=537128 n_act=2233 n_pre=2217 n_req=5550 n_rd=7892 n_write=3208 bw_util=0.04017
n_activity=52223 dram_eff=0.4251
bk0: 476a 548697i bk1: 472a 548530i bk2: 388a 549409i bk3: 388a 549392i bk4: 420a 549050i bk5: 428a 548828i bk6: 466a 549037i bk7: 470a 548602i bk8: 538a 547855i bk9: 542a 547391i bk10: 510a 547118i bk11: 508a 547511i bk12: 580a 547147i bk13: 580a 546428i bk14: 562a 546989i bk15: 564a 546749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.120101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=552678 n_nop=536372 n_act=2331 n_pre=2315 n_req=5830 n_rd=8448 n_write=3212 bw_util=0.04219
n_activity=55006 dram_eff=0.424
bk0: 504a 548648i bk1: 500a 548740i bk2: 424a 549294i bk3: 420a 549532i bk4: 456a 549271i bk5: 466a 549243i bk6: 500a 549189i bk7: 506a 548414i bk8: 574a 547470i bk9: 578a 547035i bk10: 554a 547467i bk11: 552a 547535i bk12: 610a 546942i bk13: 612a 546764i bk14: 598a 546913i bk15: 594a 546659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=552678 n_nop=537134 n_act=2243 n_pre=2227 n_req=5537 n_rd=7866 n_write=3208 bw_util=0.04007
n_activity=52240 dram_eff=0.424
bk0: 468a 548589i bk1: 468a 548725i bk2: 388a 549566i bk3: 388a 549160i bk4: 420a 549040i bk5: 428a 549152i bk6: 460a 549012i bk7: 468a 548730i bk8: 532a 547765i bk9: 540a 547447i bk10: 516a 547852i bk11: 508a 547477i bk12: 580a 546336i bk13: 580a 546704i bk14: 562a 546508i bk15: 560a 546522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=552678 n_nop=537160 n_act=2214 n_pre=2198 n_req=5553 n_rd=7896 n_write=3210 bw_util=0.04019
n_activity=52368 dram_eff=0.4242
bk0: 464a 548900i bk1: 468a 548740i bk2: 390a 549786i bk3: 388a 549579i bk4: 422a 549610i bk5: 424a 549249i bk6: 474a 548782i bk7: 474a 548955i bk8: 538a 547846i bk9: 536a 547605i bk10: 516a 547525i bk11: 514a 547267i bk12: 586a 546883i bk13: 580a 546688i bk14: 562a 546793i bk15: 560a 547010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43186, Miss = 2106, Miss_rate = 0.049, Pending_hits = 406, Reservation_fails = 105
L2_cache_bank[1]: Access = 40831, Miss = 2101, Miss_rate = 0.051, Pending_hits = 400, Reservation_fails = 115
L2_cache_bank[2]: Access = 41481, Miss = 1967, Miss_rate = 0.047, Pending_hits = 388, Reservation_fails = 51
L2_cache_bank[3]: Access = 39376, Miss = 1968, Miss_rate = 0.050, Pending_hits = 390, Reservation_fails = 107
L2_cache_bank[4]: Access = 41744, Miss = 1970, Miss_rate = 0.047, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[5]: Access = 42069, Miss = 1976, Miss_rate = 0.047, Pending_hits = 405, Reservation_fails = 421
L2_cache_bank[6]: Access = 58464, Miss = 2110, Miss_rate = 0.036, Pending_hits = 414, Reservation_fails = 2
L2_cache_bank[7]: Access = 43771, Miss = 2114, Miss_rate = 0.048, Pending_hits = 401, Reservation_fails = 92
L2_cache_bank[8]: Access = 39368, Miss = 1963, Miss_rate = 0.050, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[9]: Access = 41332, Miss = 1970, Miss_rate = 0.048, Pending_hits = 394, Reservation_fails = 208
L2_cache_bank[10]: Access = 39364, Miss = 1976, Miss_rate = 0.050, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[11]: Access = 41502, Miss = 1972, Miss_rate = 0.048, Pending_hits = 411, Reservation_fails = 140
L2_total_cache_accesses = 512488
L2_total_cache_misses = 24193
L2_total_cache_miss_rate = 0.0472
L2_total_cache_pending_hits = 4788
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 468807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 211
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 835
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=680842
icnt_total_pkts_simt_to_mem=1085628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8889
	minimum = 6
	maximum = 58
Network latency average = 12.7857
	minimum = 6
	maximum = 51
Slowest packet = 1024926
Flit latency average = 12.1289
	minimum = 6
	maximum = 47
Slowest flit = 1766360
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00375436
	minimum = 0 (at node 6)
	maximum = 0.0353982 (at node 0)
Accepted packet rate average = 0.00375436
	minimum = 0 (at node 6)
	maximum = 0.0353982 (at node 0)
Injected flit rate average = 0.00947528
	minimum = 0 (at node 6)
	maximum = 0.0563154 (at node 17)
Accepted flit rate average= 0.00947528
	minimum = 0 (at node 6)
	maximum = 0.112631 (at node 0)
Injected packet length average = 2.52381
Accepted packet length average = 2.52381
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2436 (17 samples)
	minimum = 6 (17 samples)
	maximum = 75.3529 (17 samples)
Network latency average = 10.9376 (17 samples)
	minimum = 6 (17 samples)
	maximum = 67.4118 (17 samples)
Flit latency average = 10.4252 (17 samples)
	minimum = 6 (17 samples)
	maximum = 64 (17 samples)
Fragmentation average = 0.000317588 (17 samples)
	minimum = 0 (17 samples)
	maximum = 11.3529 (17 samples)
Injected packet rate average = 0.0221004 (17 samples)
	minimum = 0.00799346 (17 samples)
	maximum = 0.0635838 (17 samples)
Accepted packet rate average = 0.0221004 (17 samples)
	minimum = 0.00799346 (17 samples)
	maximum = 0.0635838 (17 samples)
Injected flit rate average = 0.044189 (17 samples)
	minimum = 0.0173996 (17 samples)
	maximum = 0.161642 (17 samples)
Accepted flit rate average = 0.044189 (17 samples)
	minimum = 0.01558 (17 samples)
	maximum = 0.127437 (17 samples)
Injected packet size average = 1.99947 (17 samples)
Accepted packet size average = 1.99947 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 51 sec (231 sec)
gpgpu_simulation_rate = 136992 (inst/sec)
gpgpu_simulation_rate = 3142 (cycle/sec)
