<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: housekeeping</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_housekeeping'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_housekeeping')">housekeeping</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s9 cl rt"><a href="mod57.html#Line" > 98.57</a></td>
<td class="s8 cl rt"><a href="mod57.html#Cond" > 82.61</a></td>
<td class="s7 cl rt"><a href="mod57.html#Toggle" > 72.20</a></td>
<td class="s6 cl rt"><a href="mod57.html#FSM" > 62.96</a></td>
<td class="s8 cl rt"><a href="mod57.html#Branch" > 88.28</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_gf/caravel/verilog/rtl/housekeeping.v')">/home/rady/caravel/caravel_gf/caravel/verilog/rtl/housekeeping.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod57.html#inst_tag_2760"  onclick="showContent('inst_tag_2760')">caravel_top.uut.chip_core.housekeeping</a></td>
<td class="s8 cl rt"> 80.93</td>
<td class="s9 cl rt"><a href="mod57.html#Line" > 98.57</a></td>
<td class="s8 cl rt"><a href="mod57.html#Cond" > 82.61</a></td>
<td class="s7 cl rt"><a href="mod57.html#Toggle" > 72.20</a></td>
<td class="s6 cl rt"><a href="mod57.html#FSM" > 62.96</a></td>
<td class="s8 cl rt"><a href="mod57.html#Branch" > 88.28</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_housekeeping'>
<hr>
<a name="inst_tag_2760"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2760" >caravel_top.uut.chip_core.housekeeping</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s9 cl rt"><a href="mod57.html#Line" > 98.57</a></td>
<td class="s8 cl rt"><a href="mod57.html#Cond" > 82.61</a></td>
<td class="s7 cl rt"><a href="mod57.html#Toggle" > 72.20</a></td>
<td class="s6 cl rt"><a href="mod57.html#FSM" > 62.96</a></td>
<td class="s8 cl rt"><a href="mod57.html#Branch" > 88.28</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.84</td>
<td class="s9 cl rt"> 98.26</td>
<td class="s8 cl rt"> 82.50</td>
<td class="s7 cl rt"> 74.51</td>
<td class="s6 cl rt"> 65.71</td>
<td class="s8 cl rt"> 88.24</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod6.html#inst_tag_1062" >chip_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod34.html#inst_tag_2377" id="tag_urg_inst_2377">hkspi</a></td>
<td class="s8 cl rt"> 86.65</td>
<td class="s9 cl rt"> 96.39</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s9 cl rt"> 94.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 87.88</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_housekeeping'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod57.html" >housekeeping</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>491</td><td>484</td><td>98.57</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>348</td><td>107</td><td>107</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>493</td><td>108</td><td>105</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>626</td><td>73</td><td>73</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>878</td><td>52</td><td>52</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>989</td><td>151</td><td>147</td><td>97.35</td></tr>
</table>
<pre class="code"><br clear=all>
347                     	begin
348        1/1          	case (address)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
349                     	    /* Housekeeping SPI Protocol */
350        1/1          	    8'h00 : fdata = 8'h00;			// SPI status (fixed) 
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
351                     
352                     	    /* Status and Identification */
353        1/1          	    8'h01 : fdata = {4'h0, mfgr_id[11:8]};	// Manufacturer ID (fixed)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
354        1/1          	    8'h02 : fdata = mfgr_id[7:0];		// Manufacturer ID (fixed)
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;
355        1/1          	    8'h03 : fdata = prod_id;			// Product ID (fixed)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
356        1/1          	    8'h04 : fdata = mask_rev[31:24];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;
357        1/1          	    8'h05 : fdata = mask_rev[23:16];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
358        1/1          	    8'h06 : fdata = mask_rev[15:8];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;
359        1/1          	    8'h07 : fdata = mask_rev[7:0];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
360                     
361                     	    /* Clocking control */
362        1/1          	    8'h08 : fdata = {6'b000000, pll_dco_ena, pll_ena};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
363        1/1          	    8'h09 : fdata = {7'b0000000, pll_bypass};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
364        1/1          	    8'h0a : fdata = {7'b0000000, irq_spi};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
365        1/1          	    8'h0b : fdata = {7'b0000000, reset};
           Tests:       <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
366        1/1          	    8'h0c : fdata = {7'b0000000, trap};		// CPU trap state
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
367        1/1          	    8'h0d : fdata = pll_trim[7:0];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;
368        1/1          	    8'h0e : fdata = pll_trim[15:8];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
369        1/1          	    8'h0f : fdata = pll_trim[23:16];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
370        1/1          	    8'h10 : fdata = {6'b000000, pll_trim[25:24]};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
371        1/1          	    8'h11 : fdata = {2'b00, pll90_sel, pll_sel};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
372        1/1          	    8'h12 : fdata = {3'b000, pll_div};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
373                     
374                     	    // GPIO Control (bit bang and automatic)
375                     	    // NOTE: &quot;serial_busy&quot; is the read-back signal occupying the same
376                     	    // address/bit as &quot;serial_xfer&quot;.
377        1/1          	    8'h13 : fdata = {1'b0, serial_data_2, serial_data_1, serial_bb_clock,
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
378                     				serial_bb_load, serial_bb_resetn, serial_bb_enable,
379                     				serial_busy};
380                     
381                     	    /* System monitoring */
382        1/1          	    8'h1b : fdata = {5'b00000, clk1_output_dest, clk2_output_dest,
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;
383                     				trap_output_dest};
384        1/1          	    8'h1c : fdata = {6'b000000, irq_2_inputsrc, irq_1_inputsrc};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;
385                     
386                     	    /* GPIO Configuration */
387        1/1          	    8'h1d : fdata = {6'h0, gpio_configure[0][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-debug/simv/test">T31</span>&nbsp;
388        1/1          	    8'h1e : fdata = gpio_configure[0][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-debug/simv/test">T31</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
389        1/1          	    8'h1f : fdata = {6'h0, gpio_configure[1][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
390        1/1          	    8'h20 : fdata = gpio_configure[1][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
391        1/1          	    8'h21 : fdata = {6'h0, gpio_configure[2][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
392        1/1          	    8'h22 : fdata = gpio_configure[2][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
393        1/1          	    8'h23 : fdata = {6'h0, gpio_configure[3][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
394        1/1          	    8'h24 : fdata = gpio_configure[3][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
395        1/1          	    8'h25 : fdata = {6'h0, gpio_configure[4][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
396        1/1          	    8'h26 : fdata = gpio_configure[4][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
397        1/1          	    8'h27 : fdata = {6'h0, gpio_configure[5][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
398        1/1          	    8'h28 : fdata = gpio_configure[5][7:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
399        1/1          	    8'h29 : fdata = {6'h0, gpio_configure[6][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
400        1/1          	    8'h2a : fdata = gpio_configure[6][7:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
401        1/1          	    8'h2b : fdata = {6'h0, gpio_configure[7][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
402        1/1          	    8'h2c : fdata = gpio_configure[7][7:0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
403        1/1          	    8'h2d : fdata = {6'h0, gpio_configure[8][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
404        1/1          	    8'h2e : fdata = gpio_configure[8][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
405        1/1          	    8'h2f : fdata = {6'h0, gpio_configure[9][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
406        1/1          	    8'h30 : fdata = gpio_configure[9][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
407        1/1          	    8'h31 : fdata = {6'h0, gpio_configure[10][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
408        1/1          	    8'h32 : fdata = gpio_configure[10][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
409        1/1          	    8'h33 : fdata = {6'h0, gpio_configure[11][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
410        1/1          	    8'h34 : fdata = gpio_configure[11][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
411        1/1          	    8'h35 : fdata = {6'h0, gpio_configure[12][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
412        1/1          	    8'h36 : fdata = gpio_configure[12][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
413        1/1          	    8'h37 : fdata = {6'h0, gpio_configure[13][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
414        1/1          	    8'h38 : fdata = gpio_configure[13][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
415        1/1          	    8'h39 : fdata = {6'h0, gpio_configure[14][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
416        1/1          	    8'h3a : fdata = gpio_configure[14][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
417        1/1          	    8'h3b : fdata = {6'h0, gpio_configure[15][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
418        1/1          	    8'h3c : fdata = gpio_configure[15][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
419        1/1          	    8'h3d : fdata = {6'h0, gpio_configure[16][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
420        1/1          	    8'h3e : fdata = gpio_configure[16][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
421        1/1          	    8'h3f : fdata = {6'h0, gpio_configure[17][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
422        1/1          	    8'h40 : fdata = gpio_configure[17][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
423        1/1          	    8'h41 : fdata = {6'h0, gpio_configure[18][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
424        1/1          	    8'h42 : fdata = gpio_configure[18][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
425        1/1          	    8'h43 : fdata = {6'h0, gpio_configure[19][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
426        1/1          	    8'h44 : fdata = gpio_configure[19][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
427        1/1          	    8'h45 : fdata = {6'h0, gpio_configure[20][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
428        1/1          	    8'h46 : fdata = gpio_configure[20][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
429        1/1          	    8'h47 : fdata = {6'h0, gpio_configure[21][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
430        1/1          	    8'h48 : fdata = gpio_configure[21][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
431        1/1          	    8'h49 : fdata = {6'h0, gpio_configure[22][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
432        1/1          	    8'h4a : fdata = gpio_configure[22][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
433        1/1          	    8'h4b : fdata = {6'h0, gpio_configure[23][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
434        1/1          	    8'h4c : fdata = gpio_configure[23][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
435        1/1          	    8'h4d : fdata = {6'h0, gpio_configure[24][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
436        1/1          	    8'h4e : fdata = gpio_configure[24][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
437        1/1          	    8'h4f : fdata = {6'h0, gpio_configure[25][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
438        1/1          	    8'h50 : fdata = gpio_configure[25][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
439        1/1          	    8'h51 : fdata = {6'h0, gpio_configure[26][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
440        1/1          	    8'h52 : fdata = gpio_configure[26][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
441        1/1          	    8'h53 : fdata = {6'h0, gpio_configure[27][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
442        1/1          	    8'h54 : fdata = gpio_configure[27][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
443        1/1          	    8'h55 : fdata = {6'h0, gpio_configure[28][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
444        1/1          	    8'h56 : fdata = gpio_configure[28][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
445        1/1          	    8'h57 : fdata = {6'h0, gpio_configure[29][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
446        1/1          	    8'h58 : fdata = gpio_configure[29][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
447        1/1          	    8'h59 : fdata = {6'h0, gpio_configure[30][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
448        1/1          	    8'h5a : fdata = gpio_configure[30][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
449        1/1          	    8'h5b : fdata = {6'h0, gpio_configure[31][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
450        1/1          	    8'h5c : fdata = gpio_configure[31][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
451        1/1          	    8'h5d : fdata = {6'h0, gpio_configure[32][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
452        1/1          	    8'h5e : fdata = gpio_configure[32][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
453        1/1          	    8'h5f : fdata = {6'h0, gpio_configure[33][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
454        1/1          	    8'h60 : fdata = gpio_configure[33][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
455        1/1          	    8'h61 : fdata = {6'h0, gpio_configure[34][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
456        1/1          	    8'h62 : fdata = gpio_configure[34][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
457        1/1          	    8'h63 : fdata = {6'h0, gpio_configure[35][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
458        1/1          	    8'h64 : fdata = gpio_configure[35][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
459        1/1          	    8'h65 : fdata = {6'h0, gpio_configure[36][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
460        1/1          	    8'h66 : fdata = gpio_configure[36][7:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
461        1/1          	    8'h67 : fdata = {6'h0, gpio_configure[37][IO_CTRL_BITS-1:8]};
           Tests:       <span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
462        1/1          	    8'h68 : fdata = gpio_configure[37][7:0];
           Tests:       <span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
463                     
464                     	    // GPIO Data
465        1/1          	    8'h69 : fdata = {2'b00, mgmt_gpio_in[`MPRJ_IO_PADS-1:32]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
466        1/1          	    8'h6a : fdata = mgmt_gpio_in[31:24];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
467        1/1          	    8'h6b : fdata = mgmt_gpio_in[23:16];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
468        1/1          	    8'h6c : fdata = mgmt_gpio_in[15:8];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
469        1/1          	    8'h6d : fdata = mgmt_gpio_in[7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
470                     
471                     	    // Power Control (reserved)
472        1/1          	    8'h6e : fdata = {4'b0000, pwr_ctrl_out};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
473                     
474                     	    // Housekeeping SPI system disable
475        1/1          	    8'h6f : fdata = {7'b0000000, hkspi_disable};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
476                     
477        1/1          	    default: fdata = 8'h00;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
478                     	endcase
479                     	end
480                         endfunction
481                     
482                         /* Memory map address to SPI address translation for back door access */
483                         /* (see doc/memory_map.txt)						  */
484                     
485                         wire [11:0] gpio_adr = GPIO_BASE_ADR[23:12];
486                         wire [11:0] sys_adr = SYS_BASE_ADR[23:12];
487                         wire [11:0] spi_adr = SPI_BASE_ADR[23:12];
488                     
489                         function [7:0] spiaddr(input [31:0] wbaddress);
490                     	begin
491                     	/* Address taken from lower 8 bits and upper 4 bits of the 32-bit */
492                     	/* wishbone address.						  */
493        1/1          	case ({wbaddress[23:20], wbaddress[7:0]})
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
494        1/1          	    spi_adr  | 12'h000 : spiaddr = 8'h00;	// SPI status (reserved)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
495        1/1          	    spi_adr  | 12'h004 : spiaddr = 8'h03;	// product ID
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
496        1/1          	    spi_adr  | 12'h005 : spiaddr = 8'h02;	// Manufacturer ID (low)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
497        1/1          	    spi_adr  | 12'h006 : spiaddr = 8'h01;	// Manufacturer ID (high)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
498        1/1          	    spi_adr  | 12'h008 : spiaddr = 8'h07;	// User project ID (low)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
499        1/1          	    spi_adr  | 12'h009 : spiaddr = 8'h06;	// User project ID .
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
500        1/1          	    spi_adr  | 12'h00a : spiaddr = 8'h05;	// User project ID .
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
501        1/1          	    spi_adr  | 12'h00b : spiaddr = 8'h04;	// User project ID (high)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
502                     
503        1/1          	    spi_adr  | 12'h00c : spiaddr = 8'h08;	// PLL enables
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
504        1/1          	    spi_adr  | 12'h010 : spiaddr = 8'h09;	// PLL bypass
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
505        1/1          	    spi_adr  | 12'h014 : spiaddr = 8'h0a;	// IRQ
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
506        1/1          	    spi_adr  | 12'h018 : spiaddr = 8'h0b;	// Reset
           Tests:       <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
507        1/1          	    spi_adr  | 12'h028 : spiaddr = 8'h0c;	// CPU trap state
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
508        1/1          	    spi_adr  | 12'h01f : spiaddr = 8'h10;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
509        1/1          	    spi_adr  | 12'h01e : spiaddr = 8'h0f;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
510        1/1          	    spi_adr  | 12'h01d : spiaddr = 8'h0e;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
511        1/1          	    spi_adr  | 12'h01c : spiaddr = 8'h0d;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
512        1/1          	    spi_adr  | 12'h020 : spiaddr = 8'h11;	// PLL source
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
513        1/1          	    spi_adr  | 12'h024 : spiaddr = 8'h12;	// PLL divider
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
514                     
515        1/1          	    gpio_adr | 12'h000 : spiaddr = 8'h13;	// GPIO control
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
516                     
517        <font color = "red">0/1     ==>  	    sys_adr  | 12'h000 : spiaddr = 8'h1a;	// Power monitor</font>
518        1/1          	    sys_adr  | 12'h004 : spiaddr = 8'h1b;	// Output redirect
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
519        <font color = "red">0/1     ==>  	    sys_adr  | 12'h00c : spiaddr = 8'h1c;	// Input redirect</font>
520                     
521        1/1          	    gpio_adr | 12'h025 : spiaddr = 8'h1d;	// GPIO configuration
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-debug/simv/test">T31</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
522        1/1          	    gpio_adr | 12'h024 : spiaddr = 8'h1e;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-debug/simv/test">T31</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
523        1/1          	    gpio_adr | 12'h029 : spiaddr = 8'h1f;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
524        1/1          	    gpio_adr | 12'h028 : spiaddr = 8'h20;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
525        1/1          	    gpio_adr | 12'h02d : spiaddr = 8'h21;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
526        1/1          	    gpio_adr | 12'h02c : spiaddr = 8'h22;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
527        1/1          	    gpio_adr | 12'h031 : spiaddr = 8'h23;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
528        1/1          	    gpio_adr | 12'h030 : spiaddr = 8'h24;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
529        1/1          	    gpio_adr | 12'h035 : spiaddr = 8'h25;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
530        1/1          	    gpio_adr | 12'h034 : spiaddr = 8'h26;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
531        1/1          	    gpio_adr | 12'h039 : spiaddr = 8'h27;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
532        1/1          	    gpio_adr | 12'h038 : spiaddr = 8'h28;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
533        1/1          	    gpio_adr | 12'h03d : spiaddr = 8'h29;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
534        1/1          	    gpio_adr | 12'h03c : spiaddr = 8'h2a;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
535        1/1          	    gpio_adr | 12'h041 : spiaddr = 8'h2b;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
536        1/1          	    gpio_adr | 12'h040 : spiaddr = 8'h2c;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
537        1/1          	    gpio_adr | 12'h045 : spiaddr = 8'h2d;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
538        1/1          	    gpio_adr | 12'h044 : spiaddr = 8'h2e;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
539        1/1          	    gpio_adr | 12'h049 : spiaddr = 8'h2f;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
540        1/1          	    gpio_adr | 12'h048 : spiaddr = 8'h30;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
541        1/1          	    gpio_adr | 12'h04d : spiaddr = 8'h31;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
542        1/1          	    gpio_adr | 12'h04c : spiaddr = 8'h32;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
543        1/1          	    gpio_adr | 12'h051 : spiaddr = 8'h33;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
544        1/1          	    gpio_adr | 12'h050 : spiaddr = 8'h34;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
545        1/1          	    gpio_adr | 12'h055 : spiaddr = 8'h35;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
546        1/1          	    gpio_adr | 12'h054 : spiaddr = 8'h36;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
547        1/1          	    gpio_adr | 12'h059 : spiaddr = 8'h37;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
548        1/1          	    gpio_adr | 12'h058 : spiaddr = 8'h38;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
549        1/1          	    gpio_adr | 12'h05d : spiaddr = 8'h39;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
550        1/1          	    gpio_adr | 12'h05c : spiaddr = 8'h3a;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
551        1/1          	    gpio_adr | 12'h061 : spiaddr = 8'h3b;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
552        1/1          	    gpio_adr | 12'h060 : spiaddr = 8'h3c;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
553        1/1          	    gpio_adr | 12'h065 : spiaddr = 8'h3d;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
554        1/1          	    gpio_adr | 12'h064 : spiaddr = 8'h3e;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
555        1/1          	    gpio_adr | 12'h069 : spiaddr = 8'h3f;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
556        1/1          	    gpio_adr | 12'h068 : spiaddr = 8'h40;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
557        1/1          	    gpio_adr | 12'h06d : spiaddr = 8'h41;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
558        1/1          	    gpio_adr | 12'h06c : spiaddr = 8'h42;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
559        1/1          	    gpio_adr | 12'h071 : spiaddr = 8'h43;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
560        1/1          	    gpio_adr | 12'h070 : spiaddr = 8'h44;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
561        1/1          	    gpio_adr | 12'h075 : spiaddr = 8'h45;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
562        1/1          	    gpio_adr | 12'h074 : spiaddr = 8'h46;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
563        1/1          	    gpio_adr | 12'h079 : spiaddr = 8'h47;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
564        1/1          	    gpio_adr | 12'h078 : spiaddr = 8'h48;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
565        1/1          	    gpio_adr | 12'h07d : spiaddr = 8'h49;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
566        1/1          	    gpio_adr | 12'h07c : spiaddr = 8'h4a;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
567        1/1          	    gpio_adr | 12'h081 : spiaddr = 8'h4b;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
568        1/1          	    gpio_adr | 12'h080 : spiaddr = 8'h4c;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
569        1/1          	    gpio_adr | 12'h085 : spiaddr = 8'h4d;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
570        1/1          	    gpio_adr | 12'h084 : spiaddr = 8'h4e;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
571        1/1          	    gpio_adr | 12'h089 : spiaddr = 8'h4f;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
572        1/1          	    gpio_adr | 12'h088 : spiaddr = 8'h50;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
573        1/1          	    gpio_adr | 12'h08d : spiaddr = 8'h51;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
574        1/1          	    gpio_adr | 12'h08c : spiaddr = 8'h52;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
575        1/1          	    gpio_adr | 12'h091 : spiaddr = 8'h53;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
576        1/1          	    gpio_adr | 12'h090 : spiaddr = 8'h54;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
577        1/1          	    gpio_adr | 12'h095 : spiaddr = 8'h55;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
578        1/1          	    gpio_adr | 12'h094 : spiaddr = 8'h56;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
579        1/1          	    gpio_adr | 12'h099 : spiaddr = 8'h57;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
580        1/1          	    gpio_adr | 12'h098 : spiaddr = 8'h58;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
581        1/1          	    gpio_adr | 12'h09d : spiaddr = 8'h59;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
582        1/1          	    gpio_adr | 12'h09c : spiaddr = 8'h5a;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
583        1/1          	    gpio_adr | 12'h0a1 : spiaddr = 8'h5b;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
584        1/1          	    gpio_adr | 12'h0a0 : spiaddr = 8'h5c;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
585        1/1          	    gpio_adr | 12'h0a5 : spiaddr = 8'h5d;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
586        1/1          	    gpio_adr | 12'h0a4 : spiaddr = 8'h5e;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
587        1/1          	    gpio_adr | 12'h0a9 : spiaddr = 8'h5f;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
588        1/1          	    gpio_adr | 12'h0a8 : spiaddr = 8'h60;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
589        1/1          	    gpio_adr | 12'h0ad : spiaddr = 8'h61;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
590        1/1          	    gpio_adr | 12'h0ac : spiaddr = 8'h62;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
591        1/1          	    gpio_adr | 12'h0b1 : spiaddr = 8'h63;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
592        1/1          	    gpio_adr | 12'h0b0 : spiaddr = 8'h64;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
593        1/1          	    gpio_adr | 12'h0b5 : spiaddr = 8'h65;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
594        1/1          	    gpio_adr | 12'h0b4 : spiaddr = 8'h66;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
595        1/1          	    gpio_adr | 12'h0b9 : spiaddr = 8'h67;
           Tests:       <span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
596        1/1          	    gpio_adr | 12'h0b8 : spiaddr = 8'h68;
           Tests:       <span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
597                     
598        1/1          	    gpio_adr | 12'h010 : spiaddr = 8'h69;	// GPIO data (h)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
599                     
600        1/1          	    gpio_adr | 12'h00f : spiaddr = 8'h6a;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
601        1/1          	    gpio_adr | 12'h00e : spiaddr = 8'h6b;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
602        1/1          	    gpio_adr | 12'h00d : spiaddr = 8'h6c;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
603        1/1          	    gpio_adr | 12'h00c : spiaddr = 8'h6d;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
604                     
605        <font color = "red">0/1     ==>  	    gpio_adr | 12'h004 : spiaddr = 8'h6e;	// Power control</font>
606                     
607        1/1          	    sys_adr  | 12'h010 : spiaddr = 8'h6f;	// Housekeeping SPI disable
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
608                     
609        1/1          	    default : spiaddr = 8'h00;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
610                     	endcase
611                     	end
612                         endfunction
613                     
614                         // SPI is considered active when the GPIO for CSB is set to input and
615                         // CSB is low.  SPI is considered &quot;busy&quot; when rdstb or wrstb are high,
616                         // indicating that the SPI will read or write a byte on the next SCK
617                         // transition.
618                     
619                         wire spi_is_enabled = (gpio_configure[3][IE]) &amp; (~hkspi_disable);
620                         wire spi_is_active = spi_is_enabled &amp;&amp; (mgmt_gpio_in[3] == 1'b0);
621                         wire spi_is_busy = spi_is_active &amp;&amp; (rdstb || wrstb);
622                     	
623                         /* Wishbone back-door state machine and address translation */
624                     
625                         always @(posedge wb_clk_i or posedge wb_rst_i) begin
626        1/1          	if (wb_rst_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
627        1/1          	    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
628        1/1          	    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
629        1/1          	    wbbd_addr &lt;= 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
630        1/1          	    wbbd_data &lt;= 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
631        1/1          	    wbbd_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
632        1/1          	    wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
633        1/1          	    wbbd_state &lt;= `WBBD_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
634                     	end else begin
635        1/1          	    case (wbbd_state)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
636                     		`WBBD_IDLE: begin
637        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
638        1/1          		    wbbd_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
639        1/1          		    if ((sys_select | gpio_select | spi_select) &amp;&amp;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
640                     	    	    		 wb_cyc_i &amp;&amp; wb_stb_i) begin
641        1/1          			wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
642        1/1          			wbbd_state &lt;= `WBBD_SETUP0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
643                     		    end
                        MISSING_ELSE
644                     		end
645                     		`WBBD_SETUP0: begin
646        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
647        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
648        1/1          		    if (wb_sel_i[0] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
649        1/1          		    	wbbd_data &lt;= wb_dat_i[7:0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
650                     		    end
                        MISSING_ELSE
651        1/1          		    wbbd_write &lt;= wb_sel_i[0] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
652        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
653                     
654                     		    // If the SPI is being accessed and about to read or
655                     		    // write a byte, then stall until the SPI is ready.
656        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
657        1/1          		        wbbd_state &lt;= `WBBD_RW0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
658                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
659                     		end
660                     		`WBBD_RW0: begin
661        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
662        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
663        1/1          		    wb_dat_o[7:0] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
664        1/1          		    wbbd_state &lt;= `WBBD_SETUP1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
665                     		end
666                     		`WBBD_SETUP1: begin
667        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
668        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
669        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 1);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
670        1/1          		    if (wb_sel_i[1] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
671        1/1          		    	wbbd_data &lt;= wb_dat_i[15:8];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
672                     		    end
                        MISSING_ELSE
673        1/1          		    wbbd_write &lt;= wb_sel_i[1] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
674        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
675        1/1          		        wbbd_state &lt;= `WBBD_RW1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
676                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
677                     		end
678                     		`WBBD_RW1: begin
679        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
680        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
681        1/1          		    wb_dat_o[15:8] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
682        1/1          		    wbbd_state &lt;= `WBBD_SETUP2;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
683                     		end
684                     		`WBBD_SETUP2: begin
685        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
686        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
687        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 2);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
688        1/1          		    if (wb_sel_i[2] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
689        1/1          		    	wbbd_data &lt;= wb_dat_i[23:16];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
690                     		    end
                        MISSING_ELSE
691        1/1          		    wbbd_write &lt;= wb_sel_i[2] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
692        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
693        1/1          		        wbbd_state &lt;= `WBBD_RW2;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
694                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
695                     		end
696                     		`WBBD_RW2: begin
697        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
698        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
699        1/1          		    wb_dat_o[23:16] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
700        1/1          		    wbbd_state &lt;= `WBBD_SETUP3;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
701                     		end
702                     		`WBBD_SETUP3: begin
703        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
704        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
705        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 3);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
706        1/1          		    if (wb_sel_i[3] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
707        1/1          		    	wbbd_data &lt;= wb_dat_i[31:24];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
708                     		    end
                        MISSING_ELSE
709        1/1          		    wbbd_write &lt;= wb_sel_i[3] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
710        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
711        1/1          		        wbbd_state &lt;= `WBBD_RW3;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
712                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
713                     		end
714                     		`WBBD_RW3: begin
715        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
716        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
717        1/1          		    wb_dat_o[31:24] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
718        1/1          		    wb_ack_o &lt;= 1'b1;	// Release hold on wishbone bus
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
719        1/1          		    wbbd_state &lt;= `WBBD_DONE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
720                     		end
721                     		`WBBD_DONE: begin
722        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
723        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
724        1/1          		    wb_ack_o &lt;= 1'b0;	// Reset for next access
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
725        1/1          		    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
726        1/1          		    wbbd_state &lt;= `WBBD_RESET;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
727                     		end
728                     		`WBBD_RESET: begin
729        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
730        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
731        1/1          		    wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
732        1/1          		    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
733        1/1          		    wbbd_state &lt;= `WBBD_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
734                     		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
735                     	    endcase
736                     	end
737                         end
738                     
739                         // Instantiate the SPI interface protocol module
740                     
741                         housekeeping_spi hkspi (
742                     	.reset(~porb),
743                         	.SCK(mgmt_gpio_in[4]),
744                         	.SDI(mgmt_gpio_in[2]),
745                         	.CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
746                         	.SDO(sdo),
747                         	.sdoenb(sdo_enb),
748                         	.idata(odata),
749                         	.odata(idata),
750                         	.oaddr(iaddr),
751                         	.rdstb(rdstb),
752                         	.wrstb(wrstb),
753                         	.pass_thru_mgmt(pass_thru_mgmt),
754                         	.pass_thru_mgmt_delay(pass_thru_mgmt_delay),
755                         	.pass_thru_user(pass_thru_user),
756                         	.pass_thru_user_delay(pass_thru_user_delay),
757                         	.pass_thru_mgmt_reset(pass_thru_mgmt_reset),
758                         	.pass_thru_user_reset(pass_thru_user_reset)
759                         );
760                     
761                     
762                         // GPIO data handling to and from the management SoC
763                     
764                         assign mgmt_gpio_out[37] = (qspi_enabled) ? spimemio_flash_io3_do :
765                     		mgmt_gpio_data[37];
766                         assign mgmt_gpio_out[36] = (qspi_enabled) ? spimemio_flash_io2_do :
767                     		mgmt_gpio_data[36];
768                     
769                         assign mgmt_gpio_oeb[37] = (qspi_enabled) ? spimemio_flash_io3_oeb :
770                     		~gpio_configure[37][OE];
771                         assign mgmt_gpio_oeb[36] = (qspi_enabled) ? spimemio_flash_io2_oeb :
772                     		~gpio_configure[36][OE];
773                         // NOTE:  LiteX version is inverting the enable bit to make it sense
774                         // positive, not sense negative.  Should be fixed in LiteX?
775                         // assign mgmt_gpio_oeb[35] = (spi_enabled) ? spi_sdoenb :
776                         //		~gpio_configure[35][OE];
777                         assign mgmt_gpio_oeb[35] = (spi_enabled) ? ~spi_sdoenb :
778                     		~gpio_configure[35][OE];
779                     
780                         // NOTE:  Ignored by spimemio module when QSPI disabled, so they do not
781                         // need any exception when qspi_enabled == 1.
782                         assign spimemio_flash_io3_di = mgmt_gpio_in[37];
783                         assign spimemio_flash_io2_di = mgmt_gpio_in[36];
784                     
785                         // SPI master is assigned to the other 4 bits of the data high word.
786                         assign mgmt_gpio_out[32] = (spi_enabled) ? spi_sck : mgmt_gpio_data[32];
787                         assign mgmt_gpio_out[33] = (spi_enabled) ? spi_csb : mgmt_gpio_data[33];
788                         assign mgmt_gpio_out[34] = mgmt_gpio_data[34];
789                         assign mgmt_gpio_out[35] = (spi_enabled) ? spi_sdo : mgmt_gpio_data[35];
790                     
791                         assign mgmt_gpio_out[31:16] = mgmt_gpio_data[31:16];
792                         assign mgmt_gpio_out[12:11] = mgmt_gpio_data[12:11];
793                     
794                         assign mgmt_gpio_out[10] = (pass_thru_user_delay) ? mgmt_gpio_in[2]
795                     			: mgmt_gpio_data[10];
796                         assign mgmt_gpio_out[9] = (pass_thru_user) ? mgmt_gpio_in[4]
797                     			: mgmt_gpio_data[9];
798                         assign mgmt_gpio_out[8] = (pass_thru_user_delay) ? mgmt_gpio_in[3]
799                     			: mgmt_gpio_data[8];
800                     
801                         assign mgmt_gpio_out[7] = mgmt_gpio_data[7];
802                         assign mgmt_gpio_out[6] = (uart_enabled) ? ser_tx : mgmt_gpio_data[6];
803                         assign mgmt_gpio_out[5:2] = mgmt_gpio_data[5:2];
804                     
805                         // In pass-through modes, route SDO from the respective flash (user or
806                         // management SoC) to the dedicated SDO pin (GPIO[1])
807                     
808                         assign mgmt_gpio_out[1] = (pass_thru_mgmt) ? pad_flash_io1_di :
809                     		 (pass_thru_user) ? mgmt_gpio_in[11] :
810                     		 (spi_is_active) ? sdo : mgmt_gpio_data[1];
811                         assign mgmt_gpio_out[0] = (debug_mode) ? debug_out : mgmt_gpio_data[0];
812                     
813                         assign mgmt_gpio_oeb[1] = (spi_is_active) ? sdo_enb : ~gpio_configure[0][OE];
814                         assign mgmt_gpio_oeb[0] = (debug_mode) ? debug_oeb : ~gpio_configure[0][OE];
815                     
816                         assign ser_rx = (uart_enabled) ? mgmt_gpio_in[5] : 1'b0;
817                         assign spi_sdi = (spi_enabled) ? mgmt_gpio_in[34] : 1'b0;
818                         assign debug_in = (debug_mode) ? mgmt_gpio_in[0] : 1'b0;
819                     
820                         genvar i;
821                     
822                         /* These are disconnected, but apply a meaningful signal anyway */
823                         generate
824                     	for (i = 2; i &lt; `MPRJ_IO_PADS-3; i = i + 1) begin
825                     	    assign mgmt_gpio_oeb[i] = ~gpio_configure[i][OE];
826                     	end
827                         endgenerate
828                     
829                         // System monitoring.  Multiplex the clock and trap
830                         // signals to the associated pad, and multiplex the irq signals
831                         // from the associated pad, when the redirection is enabled.  Note
832                         // that the redirection is upstream of the user/managment multiplexing,
833                         // so the pad being under control of the user area takes precedence
834                         // over the system monitoring function.
835                     
836                         assign mgmt_gpio_out[15] = (clk2_output_dest == 1'b1) ? user_clock
837                     		: mgmt_gpio_data[15];
838                         assign mgmt_gpio_out[14] = (clk1_output_dest == 1'b1) ? wb_clk_i
839                     		: mgmt_gpio_data[14];
840                         assign mgmt_gpio_out[13] = (trap_output_dest == 1'b1) ? trap
841                     		: mgmt_gpio_data[13];
842                     
843                         assign irq[0] = irq_spi;
844                         assign irq[1] = (irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0;
845                         assign irq[2] = (irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0;
846                     
847                         // GPIO serial loader and GPIO management control
848                     
849                     `define GPIO_IDLE	2'b00
850                     `define GPIO_START	2'b01
851                     `define GPIO_XBYTE	2'b10
852                     `define GPIO_LOAD	2'b11
853                     
854                         reg [3:0]	xfer_count;
855                         reg [4:0]	pad_count_1;
856                         reg [5:0]	pad_count_2;
857                         reg [1:0]	xfer_state;
858                     
859                         reg serial_clock_pre;
860                         reg serial_resetn_pre;
861                         reg serial_load_pre;
862                         reg [IO_CTRL_BITS-1:0] serial_data_staging_1;
863                         reg [IO_CTRL_BITS-1:0] serial_data_staging_2;
864                     
865                         assign serial_clock = (serial_bb_enable == 1'b1) ?
866                     			serial_bb_clock : serial_clock_pre;
867                         assign serial_resetn = (serial_bb_enable == 1'b1) ?
868                     			serial_bb_resetn : serial_resetn_pre;
869                         assign serial_load = (serial_bb_enable == 1'b1) ?
870                     			serial_bb_load : serial_load_pre;
871                     
872                         assign serial_data_1 = (serial_bb_enable == 1'b1) ?
873                     			serial_bb_data_1 : serial_data_staging_1[IO_CTRL_BITS-1];
874                         assign serial_data_2 = (serial_bb_enable == 1'b1) ?
875                     			serial_bb_data_2 : serial_data_staging_2[IO_CTRL_BITS-1];
876                     
877                         always @(posedge wb_clk_i or negedge porb) begin
878        1/1          	if (porb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
879        1/1          	    xfer_state &lt;= `GPIO_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
880        1/1          	    xfer_count &lt;= 4'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
881                                 /* NOTE:  This assumes that MPRJ_IO_PADS_1 and MPRJ_IO_PADS_2 are
882                                  * equal, because they get clocked the same number of cycles by
883                                  * the same clock signal.  pad_count_2 gates the count for both.
884                                  */
885        1/1          	    pad_count_1 &lt;= `MPRJ_IO_PADS_1 - 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
886        1/1          	    pad_count_2 &lt;= `MPRJ_IO_PADS_1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
887        1/1          	    serial_resetn_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
888        1/1          	    serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
889        1/1          	    serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
890        1/1          	    serial_data_staging_1 &lt;= 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
891        1/1          	    serial_data_staging_2 &lt;= 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
892        1/1          	    serial_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
893                     
894                     	end else begin
895                     
896        1/1                      serial_resetn_pre &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
897        1/1          	    case (xfer_state)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
898                     		`GPIO_IDLE: begin
899        1/1          		    pad_count_1 &lt;= `MPRJ_IO_PADS_1 - 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
900        1/1                              pad_count_2 &lt;= `MPRJ_IO_PADS_1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
901        1/1                              serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
902        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
903        1/1                              if (serial_xfer == 1'b1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
904        1/1                                  xfer_state &lt;= `GPIO_START;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
905        1/1          	    	    	serial_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
906                                         end else begin
907        1/1          	    	    	serial_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
908                     		    end
909                     		end
910                     		`GPIO_START: begin
911        1/1                              serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
912        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
913        1/1                              xfer_count &lt;= 6'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
914        1/1                              pad_count_1 &lt;= pad_count_1 - 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
915        1/1                              pad_count_2 &lt;= pad_count_2 + 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
916        1/1                              xfer_state &lt;= `GPIO_XBYTE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
917        1/1                              serial_data_staging_1 &lt;= gpio_configure[pad_count_1];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
918        1/1                              serial_data_staging_2 &lt;= gpio_configure[pad_count_2];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
919                     		end
920                     		`GPIO_XBYTE: begin
921        1/1                              serial_clock_pre &lt;= ~serial_clock;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
922        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
923        1/1                              if (serial_clock == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
924        1/1                                  if (xfer_count == IO_CTRL_BITS - 1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
925        1/1                                      xfer_count &lt;= 4'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
926        1/1                                      if (pad_count_2 == `MPRJ_IO_PADS) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
927        1/1                                          xfer_state &lt;= `GPIO_LOAD;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
928                                                 end else begin
929        1/1                                          xfer_state &lt;= `GPIO_START;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
930                                                 end
931                                             end else begin
932        1/1                                      xfer_count &lt;= xfer_count + 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
933                                             end
934                                         end else begin
935        1/1                                  serial_data_staging_1 &lt;=
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
936                     				{serial_data_staging_1[IO_CTRL_BITS-2:0], 1'b0};
937        1/1                                  serial_data_staging_2 &lt;=
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
938                     				{serial_data_staging_2[IO_CTRL_BITS-2:0], 1'b0};
939                                         end
940                     		end
941                     		`GPIO_LOAD: begin
942        1/1                              xfer_count &lt;= xfer_count + 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
943                     
944                                         /* Load sequence:  Pulse clock for final data shift in;
945                                          * Pulse the load strobe.
946                                          * Return to idle mode.
947                                          */
948        1/1                              if (xfer_count == 4'd0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
949        1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
950        1/1                                  serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
951        1/1                              end else if (xfer_count == 4'd1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
952        1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
953        1/1                                  serial_load_pre &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
954        1/1                              end else if (xfer_count == 4'd2) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
955        1/1          	    	    	serial_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
956        1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
957        1/1                                  serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
958        1/1                                  xfer_state &lt;= `GPIO_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
959                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
960                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
961                                 endcase
962                     	end
963                         end
964                     
965                         // SPI Identification
966                     
967                         assign mfgr_id = 12'h456;		// Hard-coded
968                         assign prod_id = 8'h20;		// Hard-coded (hex 20 = GF caravel)
969                         assign mask_rev = mask_rev_in;	// Copy in to out.
970                     
971                         // SPI Data transfer protocol.  The wishbone back door may only be
972                         // used if the front door is closed (CSB is high or the CSB pin is
973                         // not an input).  The time to apply values for the back door access
974                         // is limited to the clock cycle around the read or write from the
975                         // wbbd state machine (see below).
976                     
977                         assign caddr = (wbbd_busy) ? wbbd_addr : iaddr;
978                         assign csclk = (wbbd_busy) ? wbbd_sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
979                         assign cdata = (wbbd_busy) ? wbbd_data : idata;
980                         assign cwstb = (wbbd_busy) ? wbbd_write : wrstb;
981                     
982                         assign odata = fdata(caddr);
983                     
984                         // Register mapping and I/O to SPI interface module
985                     
986                         integer j;
987                     
988                         always @(posedge csclk or negedge porb) begin
989        1/1          	if (porb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
990                                 // Set trim for PLL at (almost) slowest rate (~90MHz).  However,
991                                 // pll_trim[12] must be set to zero for proper startup.
992        1/1                      pll_trim &lt;= 26'b11111111111110111111111111;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
993        1/1                      pll_sel &lt;= 3'b010;		// Default output divider divide-by-2
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
994        1/1                      pll90_sel &lt;= 3'b010;	// Default secondary output divider divide-by-2
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
995        1/1                      pll_div &lt;= 5'b00100;	// Default feedback divider divide-by-8
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
996        1/1                      pll_dco_ena &lt;= 1'b1;	// Default free-running PLL
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
997        1/1                      pll_ena &lt;= 1'b0;		// Default PLL turned off
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
998        1/1                      pll_bypass &lt;= 1'b1;		// Default bypass mode (don't use PLL)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
999        1/1                      irq_spi &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1000       1/1                      reset_reg &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1001                    
1002                    	    // System monitoring signals
1003       1/1          	    clk1_output_dest &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1004       1/1          	    clk2_output_dest &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1005       1/1          	    trap_output_dest &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1006       1/1          	    irq_1_inputsrc &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1007       1/1          	    irq_2_inputsrc &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1008                    
1009                    	    // GPIO Configuration, Data, and Control
1010                    	    // To-do:  Get user project pad defaults from external inputs
1011                    	    // to be configured by user or at project generation time.
1012                    	    // Pads 1 to 4 are the SPI and considered critical startup
1013                    	    // infrastructure, and should not be altered from the defaults
1014                    	    // below.  NOTE:  These are not startup values, but they should
1015                    	    // match the startup values applied to the GPIO, or else the
1016                    	    // GPIO should be always triggered to load at startup.
1017                    
1018       1/1          	    for (j = 0; j &lt; `MPRJ_IO_PADS; j=j+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1019       1/1          		if ((j &lt; 2) || (j &gt;= `MPRJ_IO_PADS - 2)) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1020       1/1          		    gpio_configure[j] &lt;= 'h009;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1021                                    end else begin
1022       1/1          		    if (j == 3) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1023                    			// j == 3 corresponds to CSB, which is a weak pull-up
1024       1/1          			gpio_configure[j] &lt;= 'h087;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1025                    		    end else begin
1026       1/1          			gpio_configure[j] &lt;= 'h007;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1027                    		    end
1028                    		end
1029                    	    end
1030                    
1031       1/1          	    mgmt_gpio_data &lt;= 'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1032       1/1          	    mgmt_gpio_data_buf &lt;= 'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1033       1/1          	    serial_bb_enable &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1034       1/1          	    serial_bb_load &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1035       1/1          	    serial_bb_data_1 &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1036       1/1          	    serial_bb_data_2 &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1037       1/1          	    serial_bb_clock &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1038       1/1          	    serial_bb_resetn &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1039       1/1          	    serial_xfer &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1040       1/1          	    hkspi_disable &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1041       1/1          	    pwr_ctrl_out &lt;= 'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1042                    
1043                            end else begin
1044       1/1          	    if (cwstb == 1'b1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1045       1/1                          case (caddr)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1046                    	    	    /* Register 8'h00 is reserved for future use */
1047                    	    	    /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
1048                                	    8'h08: begin
1049       1/1                          	pll_ena &lt;= cdata[0];
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1050       1/1                          	pll_dco_ena &lt;= cdata[1];
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1051                                	    end
1052                                	    8'h09: begin
1053       1/1                          	pll_bypass &lt;= cdata[0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1054                                	    end
1055                                	    8'h0a: begin
1056       1/1                          	irq_spi &lt;= cdata[0];
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1057                                	    end
1058                                	    8'h0b: begin
1059       1/1                          	reset_reg &lt;= cdata[0];
           Tests:       <span title = "RTL-cpu_reset/simv/test">T19</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1060                                	    end
1061                    
1062                    		    /* Register 0c (trap state) is read-only */
1063                    
1064                                	    8'h0d: begin
1065       1/1                          	pll_trim[7:0] &lt;= cdata;
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1066                                	    end
1067                                	    8'h0e: begin
1068       1/1                          	pll_trim[15:8] &lt;= cdata;
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1069                                	    end
1070                                	    8'h0f: begin
1071       1/1                          	pll_trim[23:16] &lt;= cdata;
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1072                                	    end
1073                                	    8'h10: begin
1074       1/1                          	pll_trim[25:24] &lt;= cdata[1:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1075                                	    end
1076                                	    8'h11: begin
1077       1/1                          	pll90_sel &lt;= cdata[5:3];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1078       1/1                          	pll_sel &lt;= cdata[2:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1079                                	    end
1080                                	    8'h12: begin
1081       1/1                          	pll_div &lt;= cdata[4:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1082                                	    end
1083                    	    	    8'h13: begin
1084       1/1          			serial_bb_data_2 &lt;= cdata[6];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1085       1/1          			serial_bb_data_1 &lt;= cdata[5];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1086       1/1          			serial_bb_clock  &lt;= cdata[4];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1087       1/1          			serial_bb_load   &lt;= cdata[3];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1088       1/1          			serial_bb_resetn &lt;= cdata[2];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1089       1/1          			serial_bb_enable &lt;= cdata[1];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1090       1/1          			serial_xfer &lt;= cdata[0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1091                    	    	    end
1092                    
1093                    		    /* Register 1a (power monitor) is read-only */
1094                    
1095                                	    8'h1b: begin
1096       1/1          			clk1_output_dest &lt;= cdata[2];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1097       1/1          			clk2_output_dest &lt;= cdata[1];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1098       1/1          			trap_output_dest &lt;= cdata[0];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1099                    	    	    end
1100                                	    8'h1c: begin
1101       1/1          			irq_2_inputsrc &lt;= cdata[1];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
1102       1/1          			irq_1_inputsrc &lt;= cdata[0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
1103                    	    	    end
1104                                	    8'h1d: begin
1105       1/1          			gpio_configure[0][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-debug/simv/test">T31</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1106                    	    	    end
1107                                	    8'h1e: begin
1108       1/1          			gpio_configure[0][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-debug/simv/test">T31</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1109                    	    	    end
1110                                	    8'h1f: begin
1111       1/1          			gpio_configure[1][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1112                    	    	    end
1113                                	    8'h20: begin
1114       1/1          			gpio_configure[1][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1115                    	    	    end
1116                                	    8'h21: begin
1117       1/1          			gpio_configure[2][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1118                    	    	    end
1119                                	    8'h22: begin
1120       1/1          			gpio_configure[2][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1121                    	    	    end
1122                                	    8'h23: begin
1123       1/1          			gpio_configure[3][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1124                    	    	    end
1125                                	    8'h24: begin
1126       1/1          			gpio_configure[3][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1127                    	    	    end
1128                                	    8'h25: begin
1129       1/1          			gpio_configure[4][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1130                    	    	    end
1131                                	    8'h26: begin
1132       1/1          			gpio_configure[4][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1133                    	    	    end
1134                                	    8'h27: begin
1135       1/1          			gpio_configure[5][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1136                    	    	    end
1137                                	    8'h28: begin
1138       1/1          			gpio_configure[5][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1139                    	    	    end
1140                                	    8'h29: begin
1141       1/1          			gpio_configure[6][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1142                    	    	    end
1143                                	    8'h2a: begin
1144       1/1          			gpio_configure[6][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1145                    	    	    end
1146                                	    8'h2b: begin
1147       1/1          			gpio_configure[7][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1148                    	    	    end
1149                                	    8'h2c: begin
1150       1/1          			gpio_configure[7][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1151                    	    	    end
1152                                	    8'h2d: begin
1153       1/1          			gpio_configure[8][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1154                    	    	    end
1155                                	    8'h2e: begin
1156       1/1          			gpio_configure[8][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1157                    	    	    end
1158                                	    8'h2f: begin
1159       1/1          			gpio_configure[9][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1160                    	    	    end
1161                                	    8'h30: begin
1162       1/1          			gpio_configure[9][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1163                    	    	    end
1164                                	    8'h31: begin
1165       1/1          			gpio_configure[10][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1166                    	    	    end
1167                                	    8'h32: begin
1168       1/1          			gpio_configure[10][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1169                    	    	    end
1170                                	    8'h33: begin
1171       1/1          			gpio_configure[11][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1172                    	    	    end
1173                                	    8'h34: begin
1174       1/1          			gpio_configure[11][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1175                    	    	    end
1176                                	    8'h35: begin
1177       1/1          			gpio_configure[12][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1178                    	    	    end
1179                                	    8'h36: begin
1180       1/1          			gpio_configure[12][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1181                    	    	    end
1182                                	    8'h37: begin
1183       1/1          			gpio_configure[13][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1184                    	    	    end
1185                                	    8'h38: begin
1186       1/1          			gpio_configure[13][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1187                    	    	    end
1188                                	    8'h39: begin
1189       1/1          			gpio_configure[14][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
1190                    	    	    end
1191                                	    8'h3a: begin
1192       1/1          			gpio_configure[14][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
1193                    	    	    end
1194                                	    8'h3b: begin
1195       1/1          			gpio_configure[15][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
1196                    	    	    end
1197                                	    8'h3c: begin
1198       1/1          			gpio_configure[15][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T32</span>&nbsp;
1199                    	    	    end
1200                                	    8'h3d: begin
1201       1/1          			gpio_configure[16][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1202                    	    	    end
1203                                	    8'h3e: begin
1204       1/1          			gpio_configure[16][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1205                    	    	    end
1206                                	    8'h3f: begin
1207       1/1          			gpio_configure[17][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1208                    	    	    end
1209                                	    8'h40: begin
1210       1/1          			gpio_configure[17][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1211                    	    	    end
1212                                	    8'h41: begin
1213       1/1          			gpio_configure[18][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1214                    	    	    end
1215                                	    8'h42: begin
1216       1/1          			gpio_configure[18][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1217                    	    	    end
1218                                	    8'h43: begin
1219       1/1          			gpio_configure[19][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1220                    	    	    end
1221                                	    8'h44: begin
1222       1/1          			gpio_configure[19][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1223                    	    	    end
1224                                	    8'h45: begin
1225       1/1          			gpio_configure[20][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1226                    	    	    end
1227                                	    8'h46: begin
1228       1/1          			gpio_configure[20][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1229                    	    	    end
1230                                	    8'h47: begin
1231       1/1          			gpio_configure[21][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1232                    	    	    end
1233                                	    8'h48: begin
1234       1/1          			gpio_configure[21][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1235                    	    	    end
1236                                	    8'h49: begin
1237       1/1          			gpio_configure[22][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1238                    	    	    end
1239                                	    8'h4a: begin
1240       1/1          			gpio_configure[22][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1241                    	    	    end
1242                                	    8'h4b: begin
1243       1/1          			gpio_configure[23][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1244                    	    	    end
1245                                	    8'h4c: begin
1246       1/1          			gpio_configure[23][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1247                    	    	    end
1248                                	    8'h4d: begin
1249       1/1          			gpio_configure[24][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1250                    	    	    end
1251                                	    8'h4e: begin
1252       1/1          			gpio_configure[24][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1253                    	    	    end
1254                                	    8'h4f: begin
1255       1/1          			gpio_configure[25][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1256                    	    	    end
1257                                	    8'h50: begin
1258       1/1          			gpio_configure[25][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1259                    	    	    end
1260                                	    8'h51: begin
1261       1/1          			gpio_configure[26][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1262                    	    	    end
1263                                	    8'h52: begin
1264       1/1          			gpio_configure[26][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1265                    	    	    end
1266                                	    8'h53: begin
1267       1/1          			gpio_configure[27][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1268                    	    	    end
1269                                	    8'h54: begin
1270       1/1          			gpio_configure[27][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1271                    	    	    end
1272                                	    8'h55: begin
1273       1/1          			gpio_configure[28][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1274                    	    	    end
1275                                	    8'h56: begin
1276       1/1          			gpio_configure[28][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1277                    	    	    end
1278                                	    8'h57: begin
1279       1/1          			gpio_configure[29][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1280                    	    	    end
1281                                	    8'h58: begin
1282       1/1          			gpio_configure[29][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1283                    	    	    end
1284                                	    8'h59: begin
1285       1/1          			gpio_configure[30][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1286                    	    	    end
1287                                	    8'h5a: begin
1288       1/1          			gpio_configure[30][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1289                    	    	    end
1290                                	    8'h5b: begin
1291       1/1          			gpio_configure[31][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1292                    	    	    end
1293                                	    8'h5c: begin
1294       1/1          			gpio_configure[31][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1295                    	    	    end
1296                                	    8'h5d: begin
1297       1/1          			gpio_configure[32][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1298                    	    	    end
1299                                	    8'h5e: begin
1300       1/1          			gpio_configure[32][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1301                    	    	    end
1302                                	    8'h5f: begin
1303       1/1          			gpio_configure[33][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1304                    	    	    end
1305                                	    8'h60: begin
1306       1/1          			gpio_configure[33][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1307                    	    	    end
1308                                	    8'h61: begin
1309       1/1          			gpio_configure[34][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1310                    	    	    end
1311                                	    8'h62: begin
1312       1/1          			gpio_configure[34][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1313                    	    	    end
1314                                	    8'h63: begin
1315       1/1          			gpio_configure[35][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1316                    	    	    end
1317                                	    8'h64: begin
1318       1/1          			gpio_configure[35][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1319                    	    	    end
1320                                	    8'h65: begin
1321       1/1          			gpio_configure[36][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1322                    	    	    end
1323                                	    8'h66: begin
1324       1/1          			gpio_configure[36][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>&nbsp;
1325                    	    	    end
1326                                	    8'h67: begin
1327       1/1          			gpio_configure[37][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
1328                    	    	    end
1329                                	    8'h68: begin
1330       1/1          			gpio_configure[37][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T9</span>&nbsp;
1331                    	    	    end
1332                    	    	    8'h69: begin
1333       1/1          			mgmt_gpio_data[37:32] &lt;= cdata[5:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1334                    	    	    end
1335                    	    	    8'h6a: begin
1336                    			/* NOTE: mgmt_gpio_data updates only on the	*/
1337                    			/* upper byte write when writing through the	*/
1338                    			/* wishbone back-door.  This lets all bits	*/
1339                    			/* update at the same time.			*/
1340       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1341       <font color = "red">0/1     ==>  			    mgmt_gpio_data[31:24] &lt;= cdata;</font>
1342                    			end else begin
1343       1/1          			    mgmt_gpio_data[31:0] &lt;= {cdata, mgmt_gpio_data_buf};
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1344                    			end
1345                    	    	    end
1346                    	    	    8'h6b: begin
1347       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1348       <font color = "red">0/1     ==>  			    mgmt_gpio_data[23:16] &lt;= cdata;</font>
1349                    			end else begin
1350       1/1          			    mgmt_gpio_data_buf[23:16] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1351                    			end
1352                    	    	    end
1353                    	    	    8'h6c: begin
1354       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1355       <font color = "red">0/1     ==>  			    mgmt_gpio_data[15:8] &lt;= cdata;</font>
1356                    			end else begin
1357       1/1          			    mgmt_gpio_data_buf[15:8] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1358                    			end
1359                    	    	    end
1360                    	    	    8'h6d: begin
1361       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1362       <font color = "red">0/1     ==>  			    mgmt_gpio_data[7:0] &lt;= cdata;</font>
1363                    			end else begin
1364       1/1          			    mgmt_gpio_data_buf[7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T11</span>&nbsp;
1365                    			end
1366                    	    	    end
1367                    	    	    8'h6e: begin
1368       1/1          			pwr_ctrl_out &lt;= cdata[3:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>&nbsp;
1369                    	    	    end
1370                    	    	    8'h6f: begin
1371       1/1          			hkspi_disable &lt;= cdata[0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T7</span>&nbsp;
1372                    	    	    end
                        MISSING_DEFAULT
1373                            	endcase	// (caddr)
1374                        	    end else begin
1375       1/1          	    	serial_xfer &lt;= 1'b0;	// Serial transfer is self-resetting
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
1376       1/1          		irq_spi &lt;= 1'b0;	// IRQ is self-resetting
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>&nbsp;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod57.html" >housekeeping</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>115</td><td>95</td><td>82.61</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>115</td><td>95</td><td>82.61</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (pass_thru_mgmt_reset ? 1'b1 : reset_reg)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       283
 EXPRESSION (pass_thru_mgmt_delay ? mgmt_gpio_in[3] : spimemio_flash_csb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       284
 EXPRESSION (pass_thru_mgmt_delay ? 1'b1 : (((~porb)) ? 1'b0 : 1'b1))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       284
 SUB-EXPRESSION (((~porb)) ? 1'b0 : 1'b1)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       285
 EXPRESSION (pass_thru_mgmt ? mgmt_gpio_in[4] : spimemio_flash_clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (pass_thru_mgmt ? 1'b1 : (((~porb)) ? 1'b0 : 1'b1))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 SUB-EXPRESSION (((~porb)) ? 1'b0 : 1'b1)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (pass_thru_mgmt_delay ? 1'b1 : ((~spimemio_flash_io0_oeb)))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       288
 EXPRESSION (pass_thru_mgmt ? 1'b0 : ((~spimemio_flash_io1_oeb)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       289
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : spimemio_flash_io0_oeb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       290
 EXPRESSION (pass_thru_mgmt ? 1'b1 : spimemio_flash_io1_oeb)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (pass_thru_mgmt_delay ? mgmt_gpio_in[2] : spimemio_flash_io0_do)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : pad_flash_io0_di)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (pass_thru_mgmt ? 1'b0 : pad_flash_io1_di)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       620
 EXPRESSION (spi_is_enabled &amp;&amp; (mgmt_gpio_in[3] == 1'b0))
             -------1------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       621
 EXPRESSION (spi_is_active &amp;&amp; (rdstb || wrstb))
             ------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       621
 SUB-EXPRESSION (rdstb || wrstb)
                 --1--    --2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 EXPRESSION ((((sys_select | gpio_select) | spi_select)) &amp;&amp; wb_cyc_i &amp;&amp; wb_stb_i)
             ---------------------1---------------------    ----2---    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       741
 EXPRESSION (spi_is_enabled ? mgmt_gpio_in[3] : 1'b1)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       764
 EXPRESSION (qspi_enabled ? spimemio_flash_io3_do : mgmt_gpio_data[37])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       766
 EXPRESSION (qspi_enabled ? spimemio_flash_io2_do : mgmt_gpio_data[36])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 EXPRESSION (qspi_enabled ? spimemio_flash_io3_oeb : ((~gpio_configure[37][OE])))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       771
 EXPRESSION (qspi_enabled ? spimemio_flash_io2_oeb : ((~gpio_configure[36][OE])))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 EXPRESSION (spi_enabled ? ((~spi_sdoenb)) : ((~gpio_configure[35][OE])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 EXPRESSION (spi_enabled ? spi_sck : mgmt_gpio_data[32])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       787
 EXPRESSION (spi_enabled ? spi_csb : mgmt_gpio_data[33])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       789
 EXPRESSION (spi_enabled ? spi_sdo : mgmt_gpio_data[35])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       794
 EXPRESSION (pass_thru_user_delay ? mgmt_gpio_in[2] : mgmt_gpio_data[10])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 EXPRESSION (pass_thru_user ? mgmt_gpio_in[4] : mgmt_gpio_data[9])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       798
 EXPRESSION (pass_thru_user_delay ? mgmt_gpio_in[3] : mgmt_gpio_data[8])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       802
 EXPRESSION (uart_enabled ? ser_tx : mgmt_gpio_data[6])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       808
 EXPRESSION (pass_thru_mgmt ? pad_flash_io1_di : (pass_thru_user ? mgmt_gpio_in[11] : (spi_is_active ? sdo : mgmt_gpio_data[1])))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       808
 SUB-EXPRESSION (pass_thru_user ? mgmt_gpio_in[11] : (spi_is_active ? sdo : mgmt_gpio_data[1]))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       808
 SUB-EXPRESSION (spi_is_active ? sdo : mgmt_gpio_data[1])
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       811
 EXPRESSION (debug_mode ? debug_out : mgmt_gpio_data[0])
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-debug/simv/test">T31</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       813
 EXPRESSION (spi_is_active ? sdo_enb : ((~gpio_configure[0][OE])))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       814
 EXPRESSION (debug_mode ? debug_oeb : ((~gpio_configure[0][OE])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-debug/simv/test">T31</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       816
 EXPRESSION (uart_enabled ? mgmt_gpio_in[5] : 1'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       817
 EXPRESSION (spi_enabled ? mgmt_gpio_in[34] : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       818
 EXPRESSION (debug_mode ? mgmt_gpio_in[0] : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-debug/simv/test">T31</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       836
 EXPRESSION ((clk2_output_dest == 1'b1) ? user_clock : mgmt_gpio_data[15])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       838
 EXPRESSION ((clk1_output_dest == 1'b1) ? wb_clk_i : mgmt_gpio_data[14])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       840
 EXPRESSION ((trap_output_dest == 1'b1) ? trap : mgmt_gpio_data[13])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       844
 EXPRESSION ((irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       845
 EXPRESSION ((irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       865
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_clock : serial_clock_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       867
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_resetn : serial_resetn_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       869
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_load : serial_load_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       872
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_data_1 : serial_data_staging_1[(IO_CTRL_BITS - 1)])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       874
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_data_2 : serial_data_staging_2[(IO_CTRL_BITS - 1)])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       977
 EXPRESSION (wbbd_busy ? wbbd_addr : iaddr)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       978
 EXPRESSION (wbbd_busy ? wbbd_sck : (spi_is_active ? mgmt_gpio_in[4] : 1'b0))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       978
 SUB-EXPRESSION (spi_is_active ? mgmt_gpio_in[4] : 1'b0)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       979
 EXPRESSION (wbbd_busy ? wbbd_data : idata)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       980
 EXPRESSION (wbbd_busy ? wbbd_write : wrstb)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod57.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">137</td>
<td class="rt">89</td>
<td class="rt">64.96 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1270</td>
<td class="rt">917</td>
<td class="rt">72.20 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">635</td>
<td class="rt">443</td>
<td class="rt">69.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">635</td>
<td class="rt">474</td>
<td class="rt">74.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">74</td>
<td class="rt">41</td>
<td class="rt">55.41 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">694</td>
<td class="rt">530</td>
<td class="rt">76.37 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">347</td>
<td class="rt">247</td>
<td class="rt">71.18 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">347</td>
<td class="rt">283</td>
<td class="rt">81.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">48</td>
<td class="rt">76.19 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">576</td>
<td class="rt">387</td>
<td class="rt">67.19 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">196</td>
<td class="rt">68.06 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">191</td>
<td class="rt">66.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VDD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>wb_clk_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_rstn_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_sel_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_we_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_cyc_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_stb_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_ack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>wb_dat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>porb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>pll_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_dco_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_sel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[13:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[20]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[24]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_bypass</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>uart_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T31</span></td>
<td>INPUT</td>
</tr><tr>
<td>ser_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>ser_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_master_rd/simv/test">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdoenb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_master_rd/simv/test">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>irq[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-IRQ_external/simv/test">*T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-IRQ_external/simv/test">T1</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>irq[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span></td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_gpio_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">*T31</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-IRQ_external/simv/test">*T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[34:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">*T8</span>,<span title = "RTL-gpio_all_o/simv/test">*T10</span>,<span title = "RTL-gpio_all_o_user/simv/test">*T33</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[37:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pwr_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>trap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>user_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>mask_rev_in[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io2_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io3_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io2_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io3_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io2_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io3_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T31</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>debug_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>pad_flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_csb_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_clk_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_ie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_ie</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>pad_flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>reset_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>irq_spi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>serial_bb_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>serial_bb_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>serial_bb_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>serial_bb_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>serial_bb_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>serial_bb_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>serial_xfer</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>hkspi_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr>
<td>clk1_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>clk2_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>trap_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>irq_1_inputsrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>irq_2_inputsrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>mgmt_gpio_data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
</tr><tr>
<td>mgmt_gpio_data_buf[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span></td>
</tr><tr>
<td>odata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>idata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr>
<td>iaddr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr>
<td>rdstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
</tr><tr>
<td>wrstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr>
<td>pass_thru_mgmt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pass_thru_mgmt_delay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pass_thru_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr>
<td>pass_thru_user_delay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr>
<td>pass_thru_mgmt_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pass_thru_user_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr>
<td>sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
</tr><tr>
<td>sdo_enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T45</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T46</span></td>
</tr><tr>
<td>caddr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>cdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>cwstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>csclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>serial_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>mfgr_id[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>prod_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mask_rev[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>wb_rst_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr>
<td>sys_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr>
<td>gpio_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>spi_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>wbbd_state[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>wbbd_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>wbbd_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>wbbd_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>wbbd_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>wbbd_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>wbbd_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr>
<td>gpio_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>sys_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_is_enabled</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span></td>
</tr><tr>
<td>spi_is_active</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr>
<td>spi_is_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr>
<td>xfer_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>pad_count_1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>pad_count_2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>xfer_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>serial_clock_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>serial_resetn_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>serial_load_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>serial_data_staging_1[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr>
<td>serial_data_staging_2[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod57.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: wbbd_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s6">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">12</td>
<td class="rt">60.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: wbbd_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>WBBD_DONE</td>
<td class="rt">719</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_IDLE</td>
<td class="rt">633</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RESET</td>
<td class="rt">726</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0</td>
<td class="rt">657</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW1</td>
<td class="rt">675</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW2</td>
<td class="rt">693</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW3</td>
<td class="rt">711</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP0</td>
<td class="rt">642</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP1</td>
<td class="rt">664</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP2</td>
<td class="rt">682</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP3</td>
<td class="rt">700</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uRed">
<td nowrap>WBBD_DONE->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_DONE->WBBD_RESET</td>
<td class="rt">726</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_IDLE->WBBD_SETUP0</td>
<td class="rt">642</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RESET->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0->WBBD_SETUP1</td>
<td class="rt">664</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW1->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW1->WBBD_SETUP2</td>
<td class="rt">682</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW2->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW2->WBBD_SETUP3</td>
<td class="rt">700</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW3->WBBD_DONE</td>
<td class="rt">719</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW3->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP0->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP0->WBBD_RW0</td>
<td class="rt">657</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP1->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP1->WBBD_RW1</td>
<td class="rt">675</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP2->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP2->WBBD_RW2</td>
<td class="rt">693</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP3->WBBD_IDLE</td>
<td class="rt">633</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP3->WBBD_RW3</td>
<td class="rt">711</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: xfer_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: xfer_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>GPIO_IDLE</td>
<td class="rt">879</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_LOAD</td>
<td class="rt">927</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_START</td>
<td class="rt">904</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE</td>
<td class="rt">916</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>GPIO_IDLE->GPIO_START</td>
<td class="rt">904</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_LOAD->GPIO_IDLE</td>
<td class="rt">879</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uRed">
<td nowrap>GPIO_START->GPIO_IDLE</td>
<td class="rt">879</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_START->GPIO_XBYTE</td>
<td class="rt">916</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uRed">
<td nowrap>GPIO_XBYTE->GPIO_IDLE</td>
<td class="rt">879</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE->GPIO_LOAD</td>
<td class="rt">927</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE->GPIO_START</td>
<td class="rt">929</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod57.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">239</td>
<td class="rt">211</td>
<td class="rt">88.28 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">283</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">285</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">287</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">289</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">290</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">293</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">764</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">769</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">771</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">777</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">786</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">787</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">789</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">796</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">798</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">808</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">811</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">813</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">814</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">817</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">818</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">836</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">838</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">840</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">844</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">845</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">865</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">867</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">869</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">872</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">874</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">978</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">979</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">980</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">741</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">626</td>
<td class="rt">26</td>
<td class="rt">21</td>
<td class="rt">80.77 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">878</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">989</td>
<td class="rt">103</td>
<td class="rt">99</td>
<td class="rt">96.12 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            assign reset = (pass_thru_mgmt_reset) ? 1'b1 : reset_reg;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283            assign pad_flash_csb = (pass_thru_mgmt_delay) ? mgmt_gpio_in[3] : spimemio_flash_csb;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284            assign pad_flash_csb_oe = (pass_thru_mgmt_delay) ? 1'b1 : (~porb ? 1'b0 : 1'b1);
                                                                <font color = "red">-1-</font>             <font color = "green">-2-</font>   
                                                                <font color = "red">==></font>             <font color = "green">==></font>   
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
285            assign pad_flash_clk = (pass_thru_mgmt) ? mgmt_gpio_in[4] : spimemio_flash_clk;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            assign pad_flash_clk_oe = (pass_thru_mgmt) ? 1'b1 : (~porb ? 1'b0 : 1'b1);
                                                          <font color = "red">-1-</font>             <font color = "green">-2-</font>   
                                                          <font color = "red">==></font>             <font color = "green">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
287            assign pad_flash_io0_oe = (pass_thru_mgmt_delay) ? 1'b1 : ~spimemio_flash_io0_oeb;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
288            assign pad_flash_io1_oe = (pass_thru_mgmt) ? 1'b0 : ~spimemio_flash_io1_oeb;
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
289            assign pad_flash_io0_ie = (pass_thru_mgmt_delay) ? 1'b0 : spimemio_flash_io0_oeb;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
290            assign pad_flash_io1_ie = (pass_thru_mgmt) ? 1'b1 : spimemio_flash_io1_oeb;
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            assign pad_flash_io0_do = (pass_thru_mgmt_delay) ? mgmt_gpio_in[2] : spimemio_flash_io0_do;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
293            assign spimemio_flash_io0_di = (pass_thru_mgmt_delay) ? 1'b0 : pad_flash_io0_di;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
294            assign spimemio_flash_io1_di = (pass_thru_mgmt) ? 1'b0 : pad_flash_io1_di;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
764            assign mgmt_gpio_out[37] = (qspi_enabled) ? spimemio_flash_io3_do :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
766            assign mgmt_gpio_out[36] = (qspi_enabled) ? spimemio_flash_io2_do :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
769            assign mgmt_gpio_oeb[37] = (qspi_enabled) ? spimemio_flash_io3_oeb :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
771            assign mgmt_gpio_oeb[36] = (qspi_enabled) ? spimemio_flash_io2_oeb :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
777            assign mgmt_gpio_oeb[35] = (spi_enabled) ? ~spi_sdoenb :
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
786            assign mgmt_gpio_out[32] = (spi_enabled) ? spi_sck : mgmt_gpio_data[32];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
787            assign mgmt_gpio_out[33] = (spi_enabled) ? spi_csb : mgmt_gpio_data[33];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
789            assign mgmt_gpio_out[35] = (spi_enabled) ? spi_sdo : mgmt_gpio_data[35];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
794            assign mgmt_gpio_out[10] = (pass_thru_user_delay) ? mgmt_gpio_in[2]
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
796            assign mgmt_gpio_out[9] = (pass_thru_user) ? mgmt_gpio_in[4]
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
798            assign mgmt_gpio_out[8] = (pass_thru_user_delay) ? mgmt_gpio_in[3]
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
802            assign mgmt_gpio_out[6] = (uart_enabled) ? ser_tx : mgmt_gpio_data[6];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
808            assign mgmt_gpio_out[1] = (pass_thru_mgmt) ? pad_flash_io1_di :
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
809        		 (pass_thru_user) ? mgmt_gpio_in[11] :
           		                  <font color = "green">-2-</font>  
           		                  <font color = "green">==></font>  
810        		 (spi_is_active) ? sdo : mgmt_gpio_data[1];
           		                 <font color = "green">-3-</font>  
           		                 <font color = "green">==></font>  
           		                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_connection/simv/test">T47</span>,<span title = "RTL-user_pass_thru_rd/simv/test">T48</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
811            assign mgmt_gpio_out[0] = (debug_mode) ? debug_out : mgmt_gpio_data[0];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-debug/simv/test">T31</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
813            assign mgmt_gpio_oeb[1] = (spi_is_active) ? sdo_enb : ~gpio_configure[0][OE];
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
814            assign mgmt_gpio_oeb[0] = (debug_mode) ? debug_oeb : ~gpio_configure[0][OE];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-debug/simv/test">T31</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
816            assign ser_rx = (uart_enabled) ? mgmt_gpio_in[5] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-uart_loopback/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
817            assign spi_sdi = (spi_enabled) ? mgmt_gpio_in[34] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T12</span>,<span title = "RTL-spi_master_temp/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
818            assign debug_in = (debug_mode) ? mgmt_gpio_in[0] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-debug/simv/test">T31</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
836            assign mgmt_gpio_out[15] = (clk2_output_dest == 1'b1) ? user_clock
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
838            assign mgmt_gpio_out[14] = (clk1_output_dest == 1'b1) ? wb_clk_i
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
840            assign mgmt_gpio_out[13] = (trap_output_dest == 1'b1) ? trap
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
844            assign irq[1] = (irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
845            assign irq[2] = (irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
865            assign serial_clock = (serial_bb_enable == 1'b1) ?
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
867            assign serial_resetn = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
869            assign serial_load = (serial_bb_enable == 1'b1) ?
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
872            assign serial_data_1 = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
874            assign serial_data_2 = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
977            assign caddr = (wbbd_busy) ? wbbd_addr : iaddr;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
978            assign csclk = (wbbd_busy) ? wbbd_sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
                                          <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
                                          <font color = "green">==></font>                           <font color = "green">==></font>   
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
979            assign cdata = (wbbd_busy) ? wbbd_data : idata;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
980            assign cwstb = (wbbd_busy) ? wbbd_write : wrstb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
741            housekeeping_spi hkspi (
                                       
742        	.reset(~porb),
           	              
743            	.SCK(mgmt_gpio_in[4]),
               	                      
744            	.SDI(mgmt_gpio_in[2]),
               	                      
745            	.CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
               	                      <font color = "green">-1-</font>  
               	                      <font color = "green">==></font>  
               	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
626        	if (wb_rst_i) begin
           	<font color = "green">-1-</font>  
627        	    wbbd_sck <= 1'b0;
           <font color = "green">	    ==></font>
628        	    wbbd_write <= 1'b0;
629        	    wbbd_addr <= 8'd0;
630        	    wbbd_data <= 8'd0;
631        	    wbbd_busy <= 1'b0;
632        	    wb_ack_o <= 1'b0;
633        	    wbbd_state <= `WBBD_IDLE;
634        	end else begin
635        	    case (wbbd_state)
           	    <font color = "red">-2-</font>  
636        		`WBBD_IDLE: begin
637        		    wbbd_sck <= 1'b0;
638        		    wbbd_busy <= 1'b0;
639        		    if ((sys_select | gpio_select | spi_select) &&
           		    <font color = "green">-3-</font>  
640        	    	    		 wb_cyc_i && wb_stb_i) begin
641        			wb_ack_o <= 1'b0;
           <font color = "green">			==></font>
642        			wbbd_state <= `WBBD_SETUP0;
643        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
644        		end
645        		`WBBD_SETUP0: begin
646        		    wbbd_sck <= 1'b0;
647        		    wbbd_addr <= spiaddr(wb_adr_i);
648        		    if (wb_sel_i[0] & wb_we_i) begin
           		    <font color = "green">-4-</font>  
649        		    	wbbd_data <= wb_dat_i[7:0];
           <font color = "green">		    	==></font>
650        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
651        		    wbbd_write <= wb_sel_i[0] & wb_we_i;
652        		    wbbd_busy <= 1'b1;
653        
654        		    // If the SPI is being accessed and about to read or
655        		    // write a byte, then stall until the SPI is ready.
656        		    if (!spi_is_busy) begin
           		    <font color = "red">-5-</font>  
657        		        wbbd_state <= `WBBD_RW0;
           <font color = "green">		        ==></font>
658        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
659        		end
660        		`WBBD_RW0: begin
661        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
662        		    wbbd_sck <= 1'b1;
663        		    wb_dat_o[7:0] <= odata;
664        		    wbbd_state <= `WBBD_SETUP1;
665        		end
666        		`WBBD_SETUP1: begin
667        		    wbbd_busy <= 1'b1;
668        		    wbbd_sck <= 1'b0;
669        		    wbbd_addr <= spiaddr(wb_adr_i + 1);
670        		    if (wb_sel_i[1] & wb_we_i) begin
           		    <font color = "green">-6-</font>  
671        		    	wbbd_data <= wb_dat_i[15:8];
           <font color = "green">		    	==></font>
672        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
673        		    wbbd_write <= wb_sel_i[1] & wb_we_i;
674        		    if (!spi_is_busy) begin
           		    <font color = "red">-7-</font>  
675        		        wbbd_state <= `WBBD_RW1;
           <font color = "green">		        ==></font>
676        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
677        		end
678        		`WBBD_RW1: begin
679        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
680        		    wbbd_sck <= 1'b1;
681        		    wb_dat_o[15:8] <= odata;
682        		    wbbd_state <= `WBBD_SETUP2;
683        		end
684        		`WBBD_SETUP2: begin
685        		    wbbd_busy <= 1'b1;
686        		    wbbd_sck <= 1'b0;
687        		    wbbd_addr <= spiaddr(wb_adr_i + 2);
688        		    if (wb_sel_i[2] & wb_we_i) begin
           		    <font color = "green">-8-</font>  
689        		    	wbbd_data <= wb_dat_i[23:16];
           <font color = "green">		    	==></font>
690        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
691        		    wbbd_write <= wb_sel_i[2] & wb_we_i;
692        		    if (!spi_is_busy) begin
           		    <font color = "red">-9-</font>  
693        		        wbbd_state <= `WBBD_RW2;
           <font color = "green">		        ==></font>
694        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
695        		end
696        		`WBBD_RW2: begin
697        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
698        		    wbbd_sck <= 1'b1;
699        		    wb_dat_o[23:16] <= odata;
700        		    wbbd_state <= `WBBD_SETUP3;
701        		end
702        		`WBBD_SETUP3: begin
703        		    wbbd_busy <= 1'b1;
704        		    wbbd_sck <= 1'b0;
705        		    wbbd_addr <= spiaddr(wb_adr_i + 3);
706        		    if (wb_sel_i[3] & wb_we_i) begin
           		    <font color = "green">-10-</font>  
707        		    	wbbd_data <= wb_dat_i[31:24];
           <font color = "green">		    	==></font>
708        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
709        		    wbbd_write <= wb_sel_i[3] & wb_we_i;
710        		    if (!spi_is_busy) begin
           		    <font color = "red">-11-</font>  
711        		        wbbd_state <= `WBBD_RW3;
           <font color = "green">		        ==></font>
712        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
713        		end
714        		`WBBD_RW3: begin
715        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
716        		    wbbd_sck <= 1'b1;
717        		    wb_dat_o[31:24] <= odata;
718        		    wb_ack_o <= 1'b1;	// Release hold on wishbone bus
719        		    wbbd_state <= `WBBD_DONE;
720        		end
721        		`WBBD_DONE: begin
722        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
723        		    wbbd_sck <= 1'b0;
724        		    wb_ack_o <= 1'b0;	// Reset for next access
725        		    wbbd_write <= 1'b0;
726        		    wbbd_state <= `WBBD_RESET;
727        		end
728        		`WBBD_RESET: begin
729        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
730        		    wbbd_sck <= 1'b1;
731        		    wb_ack_o <= 1'b0;
732        		    wbbd_write <= 1'b0;
733        		    wbbd_state <= `WBBD_IDLE;
734        		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h0 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h0 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h8 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h9 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'ha </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
878        	if (porb == 1'b0) begin
           	<font color = "green">-1-</font>  
879        	    xfer_state <= `GPIO_IDLE;
           <font color = "green">	    ==></font>
880        	    xfer_count <= 4'd0;
881                    /* NOTE:  This assumes that MPRJ_IO_PADS_1 and MPRJ_IO_PADS_2 are
882                     * equal, because they get clocked the same number of cycles by
883                     * the same clock signal.  pad_count_2 gates the count for both.
884                     */
885        	    pad_count_1 <= `MPRJ_IO_PADS_1 - 1;
886        	    pad_count_2 <= `MPRJ_IO_PADS_1;
887        	    serial_resetn_pre <= 1'b0;
888        	    serial_clock_pre <= 1'b0;
889        	    serial_load_pre <= 1'b0;
890        	    serial_data_staging_1 <= 0;
891        	    serial_data_staging_2 <= 0;
892        	    serial_busy <= 1'b0;
893        
894        	end else begin
895        
896                    serial_resetn_pre <= 1'b1;
897        	    case (xfer_state)
           	    <font color = "red">-2-</font>  
898        		`GPIO_IDLE: begin
899        		    pad_count_1 <= `MPRJ_IO_PADS_1 - 1;
900                            pad_count_2 <= `MPRJ_IO_PADS_1;
901                            serial_clock_pre <= 1'b0;
902                            serial_load_pre <= 1'b0;
903                            if (serial_xfer == 1'b1) begin
                               <font color = "green">-3-</font>  
904                                xfer_state <= `GPIO_START;
           <font color = "green">                        ==></font>
905        	    	    	serial_busy <= 1'b1;
906                            end else begin
907        	    	    	serial_busy <= 1'b0;
           <font color = "green">	    	    	==></font>
908        		    end
909        		end
910        		`GPIO_START: begin
911                            serial_clock_pre <= 1'b0;
           <font color = "green">                    ==></font>
912                            serial_load_pre <= 1'b0;
913                            xfer_count <= 6'd0;
914                            pad_count_1 <= pad_count_1 - 1;
915                            pad_count_2 <= pad_count_2 + 1;
916                            xfer_state <= `GPIO_XBYTE;
917                            serial_data_staging_1 <= gpio_configure[pad_count_1];
918                            serial_data_staging_2 <= gpio_configure[pad_count_2];
919        		end
920        		`GPIO_XBYTE: begin
921                            serial_clock_pre <= ~serial_clock;
922                            serial_load_pre <= 1'b0;
923                            if (serial_clock == 1'b0) begin
                               <font color = "green">-4-</font>  
924                                if (xfer_count == IO_CTRL_BITS - 1) begin
                                   <font color = "green">-5-</font>  
925                                    xfer_count <= 4'd0;
926                                    if (pad_count_2 == `MPRJ_IO_PADS) begin
                                       <font color = "green">-6-</font>  
927                                        xfer_state <= `GPIO_LOAD;
           <font color = "green">                                ==></font>
928                                    end else begin
929                                        xfer_state <= `GPIO_START;
           <font color = "green">                                ==></font>
930                                    end
931                                end else begin
932                                    xfer_count <= xfer_count + 1;
           <font color = "green">                            ==></font>
933                                end
934                            end else begin
935                                serial_data_staging_1 <=
           <font color = "green">                        ==></font>
936        				{serial_data_staging_1[IO_CTRL_BITS-2:0], 1'b0};
937                                serial_data_staging_2 <=
938        				{serial_data_staging_2[IO_CTRL_BITS-2:0], 1'b0};
939                            end
940        		end
941        		`GPIO_LOAD: begin
942                            xfer_count <= xfer_count + 1;
943        
944                            /* Load sequence:  Pulse clock for final data shift in;
945                             * Pulse the load strobe.
946                             * Return to idle mode.
947                             */
948                            if (xfer_count == 4'd0) begin
                               <font color = "green">-7-</font>  
949                                serial_clock_pre <= 1'b0;
           <font color = "green">                        ==></font>
950                                serial_load_pre <= 1'b0;
951                            end else if (xfer_count == 4'd1) begin
                                        <font color = "green">-8-</font>  
952                                serial_clock_pre <= 1'b0;
           <font color = "green">                        ==></font>
953                                serial_load_pre <= 1'b1;
954                            end else if (xfer_count == 4'd2) begin
                                        <font color = "red">-9-</font>  
955        	    	    	serial_busy <= 1'b0;
           <font color = "green">	    	    	==></font>
956                                serial_clock_pre <= 1'b0;
957                                serial_load_pre <= 1'b0;
958                                xfer_state <= `GPIO_IDLE;
959        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
960                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b00 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b00 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
989        	if (porb == 1'b0) begin
           	<font color = "green">-1-</font>  
990                    // Set trim for PLL at (almost) slowest rate (~90MHz).  However,
991                    // pll_trim[12] must be set to zero for proper startup.
992                    pll_trim <= 26'b11111111111110111111111111;
           <font color = "green">            ==></font>
993                    pll_sel <= 3'b010;		// Default output divider divide-by-2
994                    pll90_sel <= 3'b010;	// Default secondary output divider divide-by-2
995                    pll_div <= 5'b00100;	// Default feedback divider divide-by-8
996                    pll_dco_ena <= 1'b1;	// Default free-running PLL
997                    pll_ena <= 1'b0;		// Default PLL turned off
998                    pll_bypass <= 1'b1;		// Default bypass mode (don't use PLL)
999                    irq_spi <= 1'b0;
1000                   reset_reg <= 1'b0;
1001       
1002       	    // System monitoring signals
1003       	    clk1_output_dest <= 1'b0;
1004       	    clk2_output_dest <= 1'b0;
1005       	    trap_output_dest <= 1'b0;
1006       	    irq_1_inputsrc <= 1'b0;
1007       	    irq_2_inputsrc <= 1'b0;
1008       
1009       	    // GPIO Configuration, Data, and Control
1010       	    // To-do:  Get user project pad defaults from external inputs
1011       	    // to be configured by user or at project generation time.
1012       	    // Pads 1 to 4 are the SPI and considered critical startup
1013       	    // infrastructure, and should not be altered from the defaults
1014       	    // below.  NOTE:  These are not startup values, but they should
1015       	    // match the startup values applied to the GPIO, or else the
1016       	    // GPIO should be always triggered to load at startup.
1017       
1018       	    for (j = 0; j < `MPRJ_IO_PADS; j=j+1) begin
1019       		if ((j < 2) || (j >= `MPRJ_IO_PADS - 2)) begin
1020       		    gpio_configure[j] <= 'h009;
1021                       end else begin
1022       		    if (j == 3) begin
1023       			// j == 3 corresponds to CSB, which is a weak pull-up
1024       			gpio_configure[j] <= 'h087;
1025       		    end else begin
1026       			gpio_configure[j] <= 'h007;
1027       		    end
1028       		end
1029       	    end
1030       
1031       	    mgmt_gpio_data <= 'd0;
1032       	    mgmt_gpio_data_buf <= 'd0;
1033       	    serial_bb_enable <= 1'b0;
1034       	    serial_bb_load <= 1'b0;
1035       	    serial_bb_data_1 <= 1'b0;
1036       	    serial_bb_data_2 <= 1'b0;
1037       	    serial_bb_clock <= 1'b0;
1038       	    serial_bb_resetn <= 1'b0;
1039       	    serial_xfer <= 1'b0;
1040       	    hkspi_disable <= 1'b0;
1041       	    pwr_ctrl_out <= 'd0;
1042       
1043               end else begin
1044       	    if (cwstb == 1'b1) begin
           	    <font color = "green">-2-</font>  
1045                       case (caddr)
                           <font color = "green">-3-</font>  
1046       	    	    /* Register 8'h00 is reserved for future use */
1047       	    	    /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
1048                   	    8'h08: begin
1049                       	pll_ena <= cdata[0];
           <font color = "green">                	==></font>
1050                       	pll_dco_ena <= cdata[1];
1051                   	    end
1052                   	    8'h09: begin
1053                       	pll_bypass <= cdata[0];
           <font color = "green">                	==></font>
1054                   	    end
1055                   	    8'h0a: begin
1056                       	irq_spi <= cdata[0];
           <font color = "green">                	==></font>
1057                   	    end
1058                   	    8'h0b: begin
1059                       	reset_reg <= cdata[0];
           <font color = "green">                	==></font>
1060                   	    end
1061       
1062       		    /* Register 0c (trap state) is read-only */
1063       
1064                   	    8'h0d: begin
1065                       	pll_trim[7:0] <= cdata;
           <font color = "green">                	==></font>
1066                   	    end
1067                   	    8'h0e: begin
1068                       	pll_trim[15:8] <= cdata;
           <font color = "green">                	==></font>
1069                   	    end
1070                   	    8'h0f: begin
1071                       	pll_trim[23:16] <= cdata;
           <font color = "green">                	==></font>
1072                   	    end
1073                   	    8'h10: begin
1074                       	pll_trim[25:24] <= cdata[1:0];
           <font color = "green">                	==></font>
1075                   	    end
1076                   	    8'h11: begin
1077                       	pll90_sel <= cdata[5:3];
           <font color = "green">                	==></font>
1078                       	pll_sel <= cdata[2:0];
1079                   	    end
1080                   	    8'h12: begin
1081                       	pll_div <= cdata[4:0];
           <font color = "green">                	==></font>
1082                   	    end
1083       	    	    8'h13: begin
1084       			serial_bb_data_2 <= cdata[6];
           <font color = "green">			==></font>
1085       			serial_bb_data_1 <= cdata[5];
1086       			serial_bb_clock  <= cdata[4];
1087       			serial_bb_load   <= cdata[3];
1088       			serial_bb_resetn <= cdata[2];
1089       			serial_bb_enable <= cdata[1];
1090       			serial_xfer <= cdata[0];
1091       	    	    end
1092       
1093       		    /* Register 1a (power monitor) is read-only */
1094       
1095                   	    8'h1b: begin
1096       			clk1_output_dest <= cdata[2];
           <font color = "green">			==></font>
1097       			clk2_output_dest <= cdata[1];
1098       			trap_output_dest <= cdata[0];
1099       	    	    end
1100                   	    8'h1c: begin
1101       			irq_2_inputsrc <= cdata[1];
           <font color = "green">			==></font>
1102       			irq_1_inputsrc <= cdata[0];
1103       	    	    end
1104                   	    8'h1d: begin
1105       			gpio_configure[0][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1106       	    	    end
1107                   	    8'h1e: begin
1108       			gpio_configure[0][7:0] <= cdata;
           <font color = "green">			==></font>
1109       	    	    end
1110                   	    8'h1f: begin
1111       			gpio_configure[1][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1112       	    	    end
1113                   	    8'h20: begin
1114       			gpio_configure[1][7:0] <= cdata;
           <font color = "green">			==></font>
1115       	    	    end
1116                   	    8'h21: begin
1117       			gpio_configure[2][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1118       	    	    end
1119                   	    8'h22: begin
1120       			gpio_configure[2][7:0] <= cdata;
           <font color = "green">			==></font>
1121       	    	    end
1122                   	    8'h23: begin
1123       			gpio_configure[3][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1124       	    	    end
1125                   	    8'h24: begin
1126       			gpio_configure[3][7:0] <= cdata;
           <font color = "green">			==></font>
1127       	    	    end
1128                   	    8'h25: begin
1129       			gpio_configure[4][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1130       	    	    end
1131                   	    8'h26: begin
1132       			gpio_configure[4][7:0] <= cdata;
           <font color = "green">			==></font>
1133       	    	    end
1134                   	    8'h27: begin
1135       			gpio_configure[5][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1136       	    	    end
1137                   	    8'h28: begin
1138       			gpio_configure[5][7:0] <= cdata;
           <font color = "green">			==></font>
1139       	    	    end
1140                   	    8'h29: begin
1141       			gpio_configure[6][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1142       	    	    end
1143                   	    8'h2a: begin
1144       			gpio_configure[6][7:0] <= cdata;
           <font color = "green">			==></font>
1145       	    	    end
1146                   	    8'h2b: begin
1147       			gpio_configure[7][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1148       	    	    end
1149                   	    8'h2c: begin
1150       			gpio_configure[7][7:0] <= cdata;
           <font color = "green">			==></font>
1151       	    	    end
1152                   	    8'h2d: begin
1153       			gpio_configure[8][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1154       	    	    end
1155                   	    8'h2e: begin
1156       			gpio_configure[8][7:0] <= cdata;
           <font color = "green">			==></font>
1157       	    	    end
1158                   	    8'h2f: begin
1159       			gpio_configure[9][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1160       	    	    end
1161                   	    8'h30: begin
1162       			gpio_configure[9][7:0] <= cdata;
           <font color = "green">			==></font>
1163       	    	    end
1164                   	    8'h31: begin
1165       			gpio_configure[10][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1166       	    	    end
1167                   	    8'h32: begin
1168       			gpio_configure[10][7:0] <= cdata;
           <font color = "green">			==></font>
1169       	    	    end
1170                   	    8'h33: begin
1171       			gpio_configure[11][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1172       	    	    end
1173                   	    8'h34: begin
1174       			gpio_configure[11][7:0] <= cdata;
           <font color = "green">			==></font>
1175       	    	    end
1176                   	    8'h35: begin
1177       			gpio_configure[12][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1178       	    	    end
1179                   	    8'h36: begin
1180       			gpio_configure[12][7:0] <= cdata;
           <font color = "green">			==></font>
1181       	    	    end
1182                   	    8'h37: begin
1183       			gpio_configure[13][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1184       	    	    end
1185                   	    8'h38: begin
1186       			gpio_configure[13][7:0] <= cdata;
           <font color = "green">			==></font>
1187       	    	    end
1188                   	    8'h39: begin
1189       			gpio_configure[14][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1190       	    	    end
1191                   	    8'h3a: begin
1192       			gpio_configure[14][7:0] <= cdata;
           <font color = "green">			==></font>
1193       	    	    end
1194                   	    8'h3b: begin
1195       			gpio_configure[15][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1196       	    	    end
1197                   	    8'h3c: begin
1198       			gpio_configure[15][7:0] <= cdata;
           <font color = "green">			==></font>
1199       	    	    end
1200                   	    8'h3d: begin
1201       			gpio_configure[16][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1202       	    	    end
1203                   	    8'h3e: begin
1204       			gpio_configure[16][7:0] <= cdata;
           <font color = "green">			==></font>
1205       	    	    end
1206                   	    8'h3f: begin
1207       			gpio_configure[17][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1208       	    	    end
1209                   	    8'h40: begin
1210       			gpio_configure[17][7:0] <= cdata;
           <font color = "green">			==></font>
1211       	    	    end
1212                   	    8'h41: begin
1213       			gpio_configure[18][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1214       	    	    end
1215                   	    8'h42: begin
1216       			gpio_configure[18][7:0] <= cdata;
           <font color = "green">			==></font>
1217       	    	    end
1218                   	    8'h43: begin
1219       			gpio_configure[19][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1220       	    	    end
1221                   	    8'h44: begin
1222       			gpio_configure[19][7:0] <= cdata;
           <font color = "green">			==></font>
1223       	    	    end
1224                   	    8'h45: begin
1225       			gpio_configure[20][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1226       	    	    end
1227                   	    8'h46: begin
1228       			gpio_configure[20][7:0] <= cdata;
           <font color = "green">			==></font>
1229       	    	    end
1230                   	    8'h47: begin
1231       			gpio_configure[21][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1232       	    	    end
1233                   	    8'h48: begin
1234       			gpio_configure[21][7:0] <= cdata;
           <font color = "green">			==></font>
1235       	    	    end
1236                   	    8'h49: begin
1237       			gpio_configure[22][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1238       	    	    end
1239                   	    8'h4a: begin
1240       			gpio_configure[22][7:0] <= cdata;
           <font color = "green">			==></font>
1241       	    	    end
1242                   	    8'h4b: begin
1243       			gpio_configure[23][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1244       	    	    end
1245                   	    8'h4c: begin
1246       			gpio_configure[23][7:0] <= cdata;
           <font color = "green">			==></font>
1247       	    	    end
1248                   	    8'h4d: begin
1249       			gpio_configure[24][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1250       	    	    end
1251                   	    8'h4e: begin
1252       			gpio_configure[24][7:0] <= cdata;
           <font color = "green">			==></font>
1253       	    	    end
1254                   	    8'h4f: begin
1255       			gpio_configure[25][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1256       	    	    end
1257                   	    8'h50: begin
1258       			gpio_configure[25][7:0] <= cdata;
           <font color = "green">			==></font>
1259       	    	    end
1260                   	    8'h51: begin
1261       			gpio_configure[26][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1262       	    	    end
1263                   	    8'h52: begin
1264       			gpio_configure[26][7:0] <= cdata;
           <font color = "green">			==></font>
1265       	    	    end
1266                   	    8'h53: begin
1267       			gpio_configure[27][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1268       	    	    end
1269                   	    8'h54: begin
1270       			gpio_configure[27][7:0] <= cdata;
           <font color = "green">			==></font>
1271       	    	    end
1272                   	    8'h55: begin
1273       			gpio_configure[28][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1274       	    	    end
1275                   	    8'h56: begin
1276       			gpio_configure[28][7:0] <= cdata;
           <font color = "green">			==></font>
1277       	    	    end
1278                   	    8'h57: begin
1279       			gpio_configure[29][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1280       	    	    end
1281                   	    8'h58: begin
1282       			gpio_configure[29][7:0] <= cdata;
           <font color = "green">			==></font>
1283       	    	    end
1284                   	    8'h59: begin
1285       			gpio_configure[30][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1286       	    	    end
1287                   	    8'h5a: begin
1288       			gpio_configure[30][7:0] <= cdata;
           <font color = "green">			==></font>
1289       	    	    end
1290                   	    8'h5b: begin
1291       			gpio_configure[31][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1292       	    	    end
1293                   	    8'h5c: begin
1294       			gpio_configure[31][7:0] <= cdata;
           <font color = "green">			==></font>
1295       	    	    end
1296                   	    8'h5d: begin
1297       			gpio_configure[32][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1298       	    	    end
1299                   	    8'h5e: begin
1300       			gpio_configure[32][7:0] <= cdata;
           <font color = "green">			==></font>
1301       	    	    end
1302                   	    8'h5f: begin
1303       			gpio_configure[33][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1304       	    	    end
1305                   	    8'h60: begin
1306       			gpio_configure[33][7:0] <= cdata;
           <font color = "green">			==></font>
1307       	    	    end
1308                   	    8'h61: begin
1309       			gpio_configure[34][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1310       	    	    end
1311                   	    8'h62: begin
1312       			gpio_configure[34][7:0] <= cdata;
           <font color = "green">			==></font>
1313       	    	    end
1314                   	    8'h63: begin
1315       			gpio_configure[35][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1316       	    	    end
1317                   	    8'h64: begin
1318       			gpio_configure[35][7:0] <= cdata;
           <font color = "green">			==></font>
1319       	    	    end
1320                   	    8'h65: begin
1321       			gpio_configure[36][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1322       	    	    end
1323                   	    8'h66: begin
1324       			gpio_configure[36][7:0] <= cdata;
           <font color = "green">			==></font>
1325       	    	    end
1326                   	    8'h67: begin
1327       			gpio_configure[37][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1328       	    	    end
1329                   	    8'h68: begin
1330       			gpio_configure[37][7:0] <= cdata;
           <font color = "green">			==></font>
1331       	    	    end
1332       	    	    8'h69: begin
1333       			mgmt_gpio_data[37:32] <= cdata[5:0];
           <font color = "green">			==></font>
1334       	    	    end
1335       	    	    8'h6a: begin
1336       			/* NOTE: mgmt_gpio_data updates only on the	*/
1337       			/* upper byte write when writing through the	*/
1338       			/* wishbone back-door.  This lets all bits	*/
1339       			/* update at the same time.			*/
1340       			if (spi_is_active) begin
           			<font color = "red">-4-</font>  
1341       			    mgmt_gpio_data[31:24] <= cdata;
           <font color = "red">			    ==></font>
1342       			end else begin
1343       			    mgmt_gpio_data[31:0] <= {cdata, mgmt_gpio_data_buf};
           <font color = "green">			    ==></font>
1344       			end
1345       	    	    end
1346       	    	    8'h6b: begin
1347       			if (spi_is_active) begin
           			<font color = "red">-5-</font>  
1348       			    mgmt_gpio_data[23:16] <= cdata;
           <font color = "red">			    ==></font>
1349       			end else begin
1350       			    mgmt_gpio_data_buf[23:16] <= cdata;
           <font color = "green">			    ==></font>
1351       			end
1352       	    	    end
1353       	    	    8'h6c: begin
1354       			if (spi_is_active) begin
           			<font color = "red">-6-</font>  
1355       			    mgmt_gpio_data[15:8] <= cdata;
           <font color = "red">			    ==></font>
1356       			end else begin
1357       			    mgmt_gpio_data_buf[15:8] <= cdata;
           <font color = "green">			    ==></font>
1358       			end
1359       	    	    end
1360       	    	    8'h6d: begin
1361       			if (spi_is_active) begin
           			<font color = "red">-7-</font>  
1362       			    mgmt_gpio_data[7:0] <= cdata;
           <font color = "red">			    ==></font>
1363       			end else begin
1364       			    mgmt_gpio_data_buf[7:0] <= cdata;
           <font color = "green">			    ==></font>
1365       			end
1366       	    	    end
1367       	    	    8'h6e: begin
1368       			pwr_ctrl_out <= cdata[3:0];
           <font color = "green">			==></font>
1369       	    	    end
1370       	    	    8'h6f: begin
1371       			hkspi_disable <= cdata[0];
           <font color = "green">			==></font>
1372       	    	    end
           	    	    MISSING_DEFAULT
           <font color = "green">	    	    ==></font>
1373               	endcase	// (caddr)
1374           	    end else begin
1375       	    	serial_xfer <= 1'b0;	// Serial transfer is self-resetting
           <font color = "green">	    	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h08 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h09 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T19</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h12 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h13 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-clock_redirect/simv/test">T32</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h20 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h21 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h22 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h23 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h24 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h25 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h26 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h27 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h28 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h29 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h30 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h31 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h32 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h33 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h34 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h35 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h36 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h37 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h38 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h39 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-clock_redirect/simv/test">T32</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h40 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h41 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h42 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h43 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h44 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h45 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h46 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h47 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h48 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h49 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h50 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h51 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h52 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h53 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h54 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h55 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h56 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h57 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h58 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h59 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h60 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h61 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h62 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h63 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h64 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h65 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h66 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h67 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h68 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_no_cpu_all_i/simv/test">T15</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T38</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h69 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6a </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6a </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6b </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6b </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T5</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2760">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_housekeeping">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
