// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/26/2018 21:43:05"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module OV7670_UART (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	SYS_CLK,
	RST_N,
	OV_data,
	OV_vsync,
	OV_wrst,
	OV_rrst,
	OV_oe,
	OV_wen,
	OV_rclk,
	SCCB_SDA,
	SCCB_SCL,
	Txd,
	c1);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	SYS_CLK;
input 	RST_N;
input 	[7:0] OV_data;
input 	OV_vsync;
output 	OV_wrst;
output 	OV_rrst;
output 	OV_oe;
output 	OV_wen;
output 	OV_rclk;
output 	SCCB_SDA;
output 	SCCB_SCL;
output 	Txd;
output 	c1;

// Design Ports Information
// OV_wrst	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OV_rrst	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OV_oe	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OV_wen	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OV_rclk	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCCB_SDA	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCCB_SCL	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Txd	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c1	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RST_N	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SYS_CLK	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_vsync	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[2]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[0]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[7]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[5]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[4]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[3]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OV_data[6]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("OV7670_UART_v_fast.sdo");
// synopsys translate_on

wire \OV_UART_pll_inst|altpll_component|pll~CLK2 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~6_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~8_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~10_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~16_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~18_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~24_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~28_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~33 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~34_combout ;
wire \UART_CTRL_inst|send_cnt[7]~33_combout ;
wire \UART_CTRL_inst|send_cnt[15]~49_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3 ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5 ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7 ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~9 ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10_combout ;
wire \UART_Txd_inst|baud_count[3]~23_combout ;
wire \UART_Txd_inst|baud_count[5]~27_combout ;
wire \UART_Txd_inst|baud_count[6]~29_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector6~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal4~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector8~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~3_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~4_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~5_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~6_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector8~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector8~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector7~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector7~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector0~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~9_combout ;
wire \UART_Txd_inst|Selector2~2_combout ;
wire \UART_Txd_inst|Selector2~3_combout ;
wire \UART_Txd_inst|Selector2~4_combout ;
wire \UART_Txd_inst|Mux0~0_combout ;
wire \UART_Txd_inst|Mux0~1_combout ;
wire \UART_Txd_inst|Selector2~5_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector19~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector29~0_combout ;
wire \UART_CTRL_inst|state.IDLE~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \UART_CTRL_inst|Equal0~1_combout ;
wire \UART_CTRL_inst|Selector0~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add1~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector13~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|always1~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|always1~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal0~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal0~3_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector9~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector9~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector11~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector10~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector10~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|always3~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~17_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~18_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~19_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~20_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~24_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~5_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~6_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~28_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~32_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~33_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~11_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~12_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~7_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~8_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~9_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~10_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~13_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~11_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~34_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~35_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~36_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~5_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~6_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~7_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~8_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~9_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~10_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~11_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~12_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~13_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~14_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~17_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~14_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~12_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~13_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~17_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~18_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~19_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~20_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~21_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~22_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~14_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~5_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~6_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~7_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~17_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~18_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~19_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~23_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~20_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~21_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~22_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~23_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~24_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~24_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~25_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~26_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~27_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~28_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~29_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~25_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~26_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~27_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~28_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~29_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~30_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~31_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector37~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector37~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector37~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~37_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~38_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~39_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~40_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~41_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~42_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~43_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector37~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector37~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector36~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~44_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~45_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~46_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~47_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector38~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector38~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector38~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector38~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector34~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector38~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector38~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector32~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector33~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector31~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector34~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector34~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector34~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector29~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector29~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector29~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector29~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector29~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector29~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector28~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout ;
wire \UART_Txd_inst|Equal0~0_combout ;
wire \UART_Txd_inst|Equal0~1_combout ;
wire \UART_Txd_inst|Equal0~2_combout ;
wire \UART_Txd_inst|tx_data[7]~0_combout ;
wire \UART_CTRL_inst|cmd_flag~regout ;
wire \UART_CTRL_inst|Selector13~0_combout ;
wire \UART_CTRL_inst|Selector16~2_combout ;
wire \UART_CTRL_inst|Selector16~3_combout ;
wire \UART_CTRL_inst|Selector16~4_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|count~0_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|count~1_combout ;
wire \UART_CTRL_inst|Selector10~0_combout ;
wire \UART_CTRL_inst|data_out[7]~0_combout ;
wire \UART_CTRL_inst|Selector12~0_combout ;
wire \UART_CTRL_inst|Selector5~0_combout ;
wire \UART_CTRL_inst|Selector11~0_combout ;
wire \UART_CTRL_inst|Selector7~0_combout ;
wire \UART_CTRL_inst|Selector8~0_combout ;
wire \UART_CTRL_inst|Selector9~0_combout ;
wire \UART_CTRL_inst|Selector6~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout ;
wire \UART_CTRL_inst|send_data[7]~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector40~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector40~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector48~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector48~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector42~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector42~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector50~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector50~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector35~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector35~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector43~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector43~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector41~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector41~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector49~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector49~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector37~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector37~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector45~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector45~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector38~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector38~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector46~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector46~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector39~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector39~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector47~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector47~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector36~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector36~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector44~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector44~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~48_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18_combout ;
wire \UART_CTRL_inst|Selector16~5_combout ;
wire \UART_CTRL_inst|cmd_flag~2_combout ;
wire \UART_CTRL_inst|Selector41~2_combout ;
wire \UART_CTRL_inst|Selector49~2_combout ;
wire \UART_CTRL_inst|Selector43~2_combout ;
wire \UART_CTRL_inst|Selector51~2_combout ;
wire \UART_CTRL_inst|Selector36~2_combout ;
wire \UART_CTRL_inst|Selector44~2_combout ;
wire \UART_CTRL_inst|Selector42~2_combout ;
wire \UART_CTRL_inst|Selector50~2_combout ;
wire \UART_CTRL_inst|Selector38~2_combout ;
wire \UART_CTRL_inst|Selector46~2_combout ;
wire \UART_CTRL_inst|Selector39~2_combout ;
wire \UART_CTRL_inst|Selector47~2_combout ;
wire \UART_CTRL_inst|Selector40~2_combout ;
wire \UART_CTRL_inst|Selector48~2_combout ;
wire \UART_CTRL_inst|Selector37~2_combout ;
wire \UART_CTRL_inst|Selector45~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~50_combout ;
wire \UART_Txd_inst|tx_data[2]~1_combout ;
wire \UART_Txd_inst|tx_data[0]~2_combout ;
wire \UART_Txd_inst|tx_data[7]~3_combout ;
wire \UART_Txd_inst|tx_data[1]~4_combout ;
wire \UART_Txd_inst|tx_data[5]~5_combout ;
wire \UART_Txd_inst|tx_data[4]~6_combout ;
wire \UART_Txd_inst|tx_data[3]~7_combout ;
wire \UART_Txd_inst|tx_data[6]~8_combout ;
wire \UART_Txd_inst|Txd~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a49 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a51 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a53 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a55 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a57 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58~portadataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_signaltap_0|acq_data_in_reg[34]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[35]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[35]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[36]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[37]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[39]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[41]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[42]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[43]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[44]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[44]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[45]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[47]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[48]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[49]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[50]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[51]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[55]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[55]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[56]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[57]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[58]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[30]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout ;
wire \SYS_CLK~combout ;
wire \OV_UART_pll_inst|altpll_component|_clk0 ;
wire \OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector5~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30_combout ;
wire \RST_N~combout ;
wire \RST_N~clkctrl_outclk ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal0~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal0~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal0~4_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~46 ;
wire \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|flag_wait~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector5~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|start_init~regout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|state.STOP~regout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|always2~0_combout ;
wire \OV_vsync~combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|always2~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~regout ;
wire \UART_CTRL_inst|state.CMD~regout ;
wire \UART_CTRL_inst|send_cnt[0]~18_combout ;
wire \UART_CTRL_inst|send_cnt[11]~42 ;
wire \UART_CTRL_inst|send_cnt[12]~44 ;
wire \UART_CTRL_inst|send_cnt[13]~45_combout ;
wire \UART_CTRL_inst|Equal2~0_combout ;
wire \UART_CTRL_inst|Equal0~3_combout ;
wire \UART_CTRL_inst|send_cnt[12]~43_combout ;
wire \UART_CTRL_inst|send_cnt[13]~46 ;
wire \UART_CTRL_inst|send_cnt[14]~47_combout ;
wire \UART_CTRL_inst|Equal0~0_combout ;
wire \UART_CTRL_inst|send_cnt[5]~29_combout ;
wire \UART_CTRL_inst|Equal0~2_combout ;
wire \UART_CTRL_inst|Equal0~4_combout ;
wire \UART_CTRL_inst|Equal2~1_combout ;
wire \UART_CTRL_inst|Selector1~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \UART_CTRL_inst|Selector0~1_combout ;
wire \UART_CTRL_inst|Selector1~1_combout ;
wire \UART_CTRL_inst|state.LATCH~regout ;
wire \UART_CTRL_inst|state.SEND~regout ;
wire \UART_CTRL_inst|Selector17~0_combout ;
wire \UART_CTRL_inst|Selector17~1_combout ;
wire \UART_CTRL_inst|Selector17~2_combout ;
wire \UART_CTRL_inst|tx_req~0_combout ;
wire \UART_CTRL_inst|tx_req~1_combout ;
wire \UART_CTRL_inst|tx_req~regout ;
wire \UART_Txd_inst|bit_cnt~3_combout ;
wire \UART_Txd_inst|baud_count[0]~17_combout ;
wire \UART_Txd_inst|baud_count[0]~18 ;
wire \UART_Txd_inst|baud_count[1]~19_combout ;
wire \UART_Txd_inst|baud_count[1]~20 ;
wire \UART_Txd_inst|baud_count[2]~21_combout ;
wire \UART_Txd_inst|baud_count[2]~22 ;
wire \UART_Txd_inst|baud_count[3]~24 ;
wire \UART_Txd_inst|baud_count[4]~25_combout ;
wire \UART_Txd_inst|baud_count[4]~26 ;
wire \UART_Txd_inst|baud_count[5]~28 ;
wire \UART_Txd_inst|baud_count[6]~30 ;
wire \UART_Txd_inst|baud_count[7]~31_combout ;
wire \UART_Txd_inst|baud_count[7]~32 ;
wire \UART_Txd_inst|baud_count[8]~34 ;
wire \UART_Txd_inst|baud_count[9]~35_combout ;
wire \UART_Txd_inst|baud_count[9]~36 ;
wire \UART_Txd_inst|baud_count[10]~38 ;
wire \UART_Txd_inst|baud_count[11]~39_combout ;
wire \UART_Txd_inst|baud_count[11]~40 ;
wire \UART_Txd_inst|baud_count[12]~42 ;
wire \UART_Txd_inst|baud_count[13]~43_combout ;
wire \UART_Txd_inst|baud_count[13]~44 ;
wire \UART_Txd_inst|baud_count[14]~45_combout ;
wire \UART_Txd_inst|baud_count[14]~46 ;
wire \UART_Txd_inst|baud_count[15]~47_combout ;
wire \UART_Txd_inst|baud_count[12]~41_combout ;
wire \UART_Txd_inst|Equal0~4_combout ;
wire \UART_Txd_inst|STATE_n.LATCH~0_combout ;
wire \UART_Txd_inst|STATE.LATCH~regout ;
wire \UART_Txd_inst|Selector1~0_combout ;
wire \UART_Txd_inst|STATE.SEND~feeder_combout ;
wire \UART_Txd_inst|STATE.SEND~regout ;
wire \UART_Txd_inst|baud_count[8]~33_combout ;
wire \UART_Txd_inst|baud_count[10]~37_combout ;
wire \UART_Txd_inst|Equal0~3_combout ;
wire \UART_Txd_inst|bit_cnt[3]~1_combout ;
wire \UART_Txd_inst|bit_cnt~2_combout ;
wire \UART_Txd_inst|bit_cnt~0_combout ;
wire \UART_Txd_inst|Add1~0_combout ;
wire \UART_Txd_inst|bit_cnt~4_combout ;
wire \UART_Txd_inst|Selector0~0_combout ;
wire \UART_Txd_inst|Selector0~1_combout ;
wire \UART_Txd_inst|STATE.IDLE~regout ;
wire \UART_Txd_inst|Selector3~2_combout ;
wire \UART_Txd_inst|tx_busy~regout ;
wire \UART_CTRL_inst|Selector15~1_combout ;
wire \UART_CTRL_inst|Selector15~0_combout ;
wire \UART_CTRL_inst|Selector15~2_combout ;
wire \UART_CTRL_inst|Selector3~0_combout ;
wire \UART_CTRL_inst|Selector3~1_combout ;
wire \UART_CTRL_inst|send_cnt[15]~20_combout ;
wire \UART_CTRL_inst|send_cnt[0]~19 ;
wire \UART_CTRL_inst|send_cnt[1]~22 ;
wire \UART_CTRL_inst|send_cnt[2]~23_combout ;
wire \UART_CTRL_inst|send_cnt[2]~24 ;
wire \UART_CTRL_inst|send_cnt[3]~26 ;
wire \UART_CTRL_inst|send_cnt[4]~27_combout ;
wire \UART_CTRL_inst|send_cnt[4]~28 ;
wire \UART_CTRL_inst|send_cnt[5]~30 ;
wire \UART_CTRL_inst|send_cnt[6]~31_combout ;
wire \UART_CTRL_inst|send_cnt[6]~32 ;
wire \UART_CTRL_inst|send_cnt[7]~34 ;
wire \UART_CTRL_inst|send_cnt[8]~35_combout ;
wire \UART_CTRL_inst|send_cnt[8]~36 ;
wire \UART_CTRL_inst|send_cnt[9]~37_combout ;
wire \UART_CTRL_inst|send_cnt[9]~38 ;
wire \UART_CTRL_inst|send_cnt[10]~39_combout ;
wire \UART_CTRL_inst|send_cnt[10]~40 ;
wire \UART_CTRL_inst|send_cnt[11]~41_combout ;
wire \UART_CTRL_inst|Equal0~5_combout ;
wire \UART_CTRL_inst|Equal0~6_combout ;
wire \UART_CTRL_inst|Selector2~0_combout ;
wire \UART_CTRL_inst|Selector2~1_combout ;
wire \UART_CTRL_inst|Selector13~1_combout ;
wire \UART_CTRL_inst|rd_req~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector34~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|w_req~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|always2~3_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|always2~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|always2~4_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector24~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector28~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector30~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector32~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector33~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~1 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~3 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~5 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~7 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~9 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~11 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~12_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector27~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~13 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~14_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector26~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~15 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~17 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~19 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~20_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector23~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~21 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~23 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~25 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~27 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~29 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~30_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector18~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector16~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~31 ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~32_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector17~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal4~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~22_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector22~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~26_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector20~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal4~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add3~4_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector31~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal4~3_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.READ~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector0~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector15~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add1~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector14~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Add1~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector12~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector4~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector6~3_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector8~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector7~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector7~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~15 ;
wire \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~0_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~1_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~2_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector51~7_combout ;
wire \OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1 ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0_combout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~regout ;
wire \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ;
wire \OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|state.IDLE~regout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|state.START~regout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ;
wire \OV7670_top_inst|I2C_Write_inst|scl_cnt~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|scl_cnt~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Equal1~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~23 ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|always1~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|always1~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|always1~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|state.S_REG~regout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout ;
wire \OV7670_top_inst|I2C_Write_inst|Equal2~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector5~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|state.STOP~regout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~10_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~11_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector25~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~6_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector10~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector10~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~regout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~13 ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector27~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector7~2_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector30~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector7~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~5_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~13_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~8_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14_combout ;
wire \OV7670_top_inst|I2C_Write_inst|WideOr9~combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~30_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~29_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~27_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~31_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~5_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~6_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector37~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~7_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~8_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~14_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~13_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~15_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~51_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~49_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~22_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~23_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~21_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~25_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector35~26_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ;
wire \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~2_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector39~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector41~8_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector8~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector40~18_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector8~1_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~3_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~4_combout ;
wire \OV7670_top_inst|I2C_Write_inst|Selector9~12_combout ;
wire \OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout ;
wire \OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0_combout ;
wire \OV7670_top_inst|I2C_Write_inst|SCCB_SCL~regout ;
wire \SYS_CLK~clkctrl_outclk ;
wire \UART_Txd_inst|Selector2~6_combout ;
wire \UART_Txd_inst|Txd~regout ;
wire \OV_UART_pll_inst|altpll_component|_clk1 ;
wire \OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector21~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ;
wire \OV7670_top_inst|OV7670_Capture_inst|Selector25~0_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff~regout ;
wire \UART_CTRL_inst|send_cnt[1]~21_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~regout ;
wire \UART_CTRL_inst|send_cnt[3]~25_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~regout ;
wire \UART_CTRL_inst|send_cnt[14]~48 ;
wire \UART_CTRL_inst|send_cnt[15]~50 ;
wire \UART_CTRL_inst|send_cnt[16]~52 ;
wire \UART_CTRL_inst|send_cnt[17]~53_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ;
wire \UART_CTRL_inst|send_cnt[16]~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~regout ;
wire \auto_signaltap_0|acq_trigger_in_reg[49]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [58:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [58:0] \auto_signaltap_0|acq_data_in_reg ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [176:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [8:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [22:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [5:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q ;
wire [10:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q ;
wire [58:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [22:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q ;
wire [22:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [15:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a ;
wire [9:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a ;
wire [0:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [5:0] \OV7670_top_inst|CLK_DIV_EVEN_inst|count ;
wire [7:0] \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX ;
wire [7:0] \OV7670_top_inst|I2C_Write_inst|step_cnt ;
wire [1:0] \OV7670_top_inst|I2C_Write_inst|scl_cnt ;
wire [23:0] \OV7670_top_inst|I2C_Write_inst|latch_data ;
wire [16:0] \OV7670_top_inst|OV7670_Capture_inst|wait_cnt ;
wire [15:0] \OV7670_top_inst|OV7670_Capture_inst|w_data ;
wire [2:0] \OV7670_top_inst|OV7670_Capture_inst|step_cnt ;
wire [3:0] \OV7670_top_inst|OV7670_Capture_inst|rst_cnt ;
wire [3:0] \UART_CTRL_inst|step_cnt ;
wire [15:0] \UART_CTRL_inst|send_data ;
wire [7:0] \UART_CTRL_inst|data_out ;
wire [7:0] \UART_Txd_inst|tx_data ;
wire [3:0] \UART_Txd_inst|bit_cnt ;
wire [15:0] \UART_Txd_inst|baud_count ;
wire [7:0] \OV_data~combout ;
wire [1:0] \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt ;
wire [17:0] \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt ;
wire [17:0] \UART_CTRL_inst|send_cnt ;

wire [2:0] \OV_UART_pll_inst|altpll_component|pll_CLK_bus ;
wire [8:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ;
wire [6:0] \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ;

assign \OV_UART_pll_inst|altpll_component|_clk0  = \OV_UART_pll_inst|altpll_component|pll_CLK_bus [0];
assign \OV_UART_pll_inst|altpll_component|_clk1  = \OV_UART_pll_inst|altpll_component|pll_CLK_bus [1];
assign \OV_UART_pll_inst|altpll_component|pll~CLK2  = \OV_UART_pll_inst|altpll_component|pll_CLK_bus [2];

assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [0];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [1];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [2];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [3];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [4];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [5];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [6];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [7];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [8];

assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [0];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [1];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [2];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [3];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [4];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [5];
assign \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus [6];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a49  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a51  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a53  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a55  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a57  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58~portadataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus [0];

// Location: LCFF_X17_Y7_N13
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[15] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[15]~49_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [15]));

// Location: LCFF_X17_Y8_N29
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[7]~33_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [7]));

// Location: LCCOMB_X8_Y10_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [3] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 ) # (GND))))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [3] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5  & VCC)) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 ))))
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [3] & ((!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 ) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [3] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6 .lut_mask = 16'h692B;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout  = ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [4] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [4] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7 )))) # (GND)
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [4] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [4] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [4] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [4]) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7 ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [4]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~7 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8 .lut_mask = 16'h964D;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y3_N13
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[6] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [6]));

// Location: LCCOMB_X10_Y14_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~2_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~1 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~1 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~3  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~1 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~1 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~2_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~3 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~6 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~6_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~5 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~5 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~7  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~5 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~5 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~6_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~7 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~6 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~8 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~8_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~7  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~7  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~9  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~7 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~7 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~8_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~9 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~10 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~10_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~9 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~9 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~11  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~9 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~9 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~10_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~11 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~10 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~16 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~16_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~15  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~15  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~17  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~15 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~15 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~16_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~17 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~16 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~18 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~18_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~17 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~17 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~19  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~17 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~17 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~18_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~19 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~18 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~24 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~24_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~23  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~23  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~25  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~23 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~23 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~24_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~25 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~24 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~28 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~28_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~27  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~27  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~29  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~27 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~27 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~28_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~29 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~28 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~32 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~32_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~31  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~31  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~33  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~31 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~31 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~32_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~33 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~32 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~34 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~34_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17] $ (\OV7670_top_inst|OV7670_Capture_inst|Add3~33 )

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~33 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~34 .lut_mask = 16'h5A5A;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[7]~33 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[7]~33_combout  = (\UART_CTRL_inst|send_cnt [7] & (!\UART_CTRL_inst|send_cnt[6]~32 )) # (!\UART_CTRL_inst|send_cnt [7] & ((\UART_CTRL_inst|send_cnt[6]~32 ) # (GND)))
// \UART_CTRL_inst|send_cnt[7]~34  = CARRY((!\UART_CTRL_inst|send_cnt[6]~32 ) # (!\UART_CTRL_inst|send_cnt [7]))

	.dataa(\UART_CTRL_inst|send_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[6]~32 ),
	.combout(\UART_CTRL_inst|send_cnt[7]~33_combout ),
	.cout(\UART_CTRL_inst|send_cnt[7]~34 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[7]~33 .lut_mask = 16'h5A5F;
defparam \UART_CTRL_inst|send_cnt[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[15]~49 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[15]~49_combout  = (\UART_CTRL_inst|send_cnt [15] & (!\UART_CTRL_inst|send_cnt[14]~48 )) # (!\UART_CTRL_inst|send_cnt [15] & ((\UART_CTRL_inst|send_cnt[14]~48 ) # (GND)))
// \UART_CTRL_inst|send_cnt[15]~50  = CARRY((!\UART_CTRL_inst|send_cnt[14]~48 ) # (!\UART_CTRL_inst|send_cnt [15]))

	.dataa(\UART_CTRL_inst|send_cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[14]~48 ),
	.combout(\UART_CTRL_inst|send_cnt[15]~49_combout ),
	.cout(\UART_CTRL_inst|send_cnt[15]~50 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[15]~49 .lut_mask = 16'h5A5F;
defparam \UART_CTRL_inst|send_cnt[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N7
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4]));

// Location: LCFF_X13_Y13_N11
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6]));

// Location: LCFF_X13_Y13_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7]));

// Location: LCFF_X13_Y13_N17
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9]));

// Location: LCFF_X13_Y13_N21
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11]));

// Location: LCCOMB_X21_Y3_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [6] & (\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21  $ (GND))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [6] & 
// (!\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21  & VCC))
// \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~23  = CARRY((\OV7670_top_inst|I2C_Write_inst|step_cnt [6] & !\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21 ))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[6]~23 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N7
cycloneii_lcell_ff \UART_Txd_inst|baud_count[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[3]~23_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [3]));

// Location: LCFF_X6_Y9_N11
cycloneii_lcell_ff \UART_Txd_inst|baud_count[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[5]~27_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [5]));

// Location: LCFF_X6_Y9_N13
cycloneii_lcell_ff \UART_Txd_inst|baud_count[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[6]~29_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [6]));

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3  $ (GND))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3  & VCC))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5  = CARRY((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & !\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3 ))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7  $ (GND))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7  & VCC))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9  = CARRY((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & !\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11  $ (GND))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11  & VCC))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~13  = CARRY((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & !\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~13 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[6]~27 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N2
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2_combout  = (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1] & (!\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1 )) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1] & ((\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1 ) # (GND)))
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3  = CARRY((!\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1 ) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1 ),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2_combout ),
	.cout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3 ));
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N4
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4_combout  = (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2] & (\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3  $ (GND))) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2] & (!\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3  & 
// VCC))
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5  = CARRY((\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2] & !\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~3 ),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4_combout ),
	.cout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5 ));
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N6
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6_combout  = (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3] & (!\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5 )) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3] & ((\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5 ) # (GND)))
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7  = CARRY((!\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5 ) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3]))

	.dataa(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~5 ),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6_combout ),
	.cout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7 ));
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8_combout  = (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4] & (\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7  $ (GND))) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4] & (!\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7  & 
// VCC))
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~9  = CARRY((\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4] & !\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7 ))

	.dataa(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~7 ),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8_combout ),
	.cout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~9 ));
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N10
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10_combout  = \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~9  $ (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [5]),
	.cin(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~9 ),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10 .lut_mask = 16'h0FF0;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N6
cycloneii_lcell_comb \UART_Txd_inst|baud_count[3]~23 (
// Equation(s):
// \UART_Txd_inst|baud_count[3]~23_combout  = (\UART_Txd_inst|baud_count [3] & (!\UART_Txd_inst|baud_count[2]~22 )) # (!\UART_Txd_inst|baud_count [3] & ((\UART_Txd_inst|baud_count[2]~22 ) # (GND)))
// \UART_Txd_inst|baud_count[3]~24  = CARRY((!\UART_Txd_inst|baud_count[2]~22 ) # (!\UART_Txd_inst|baud_count [3]))

	.dataa(\UART_Txd_inst|baud_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[2]~22 ),
	.combout(\UART_Txd_inst|baud_count[3]~23_combout ),
	.cout(\UART_Txd_inst|baud_count[3]~24 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[3]~23 .lut_mask = 16'h5A5F;
defparam \UART_Txd_inst|baud_count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N10
cycloneii_lcell_comb \UART_Txd_inst|baud_count[5]~27 (
// Equation(s):
// \UART_Txd_inst|baud_count[5]~27_combout  = (\UART_Txd_inst|baud_count [5] & (!\UART_Txd_inst|baud_count[4]~26 )) # (!\UART_Txd_inst|baud_count [5] & ((\UART_Txd_inst|baud_count[4]~26 ) # (GND)))
// \UART_Txd_inst|baud_count[5]~28  = CARRY((!\UART_Txd_inst|baud_count[4]~26 ) # (!\UART_Txd_inst|baud_count [5]))

	.dataa(\UART_Txd_inst|baud_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[4]~26 ),
	.combout(\UART_Txd_inst|baud_count[5]~27_combout ),
	.cout(\UART_Txd_inst|baud_count[5]~28 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[5]~27 .lut_mask = 16'h5A5F;
defparam \UART_Txd_inst|baud_count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
cycloneii_lcell_comb \UART_Txd_inst|baud_count[6]~29 (
// Equation(s):
// \UART_Txd_inst|baud_count[6]~29_combout  = (\UART_Txd_inst|baud_count [6] & (\UART_Txd_inst|baud_count[5]~28  $ (GND))) # (!\UART_Txd_inst|baud_count [6] & (!\UART_Txd_inst|baud_count[5]~28  & VCC))
// \UART_Txd_inst|baud_count[6]~30  = CARRY((\UART_Txd_inst|baud_count [6] & !\UART_Txd_inst|baud_count[5]~28 ))

	.dataa(\UART_Txd_inst|baud_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[5]~28 ),
	.combout(\UART_Txd_inst|baud_count[6]~29_combout ),
	.cout(\UART_Txd_inst|baud_count[6]~30 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[6]~29 .lut_mask = 16'hA50A;
defparam \UART_Txd_inst|baud_count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 (
	.portawe(gnd),
	.portaaddrstall(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.portbrewe(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\SYS_CLK~clkctrl_outclk ),
	.clk1(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena1(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ,\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670_top_inst|OV7670_Capture_inst|w_data [15],\OV7670_top_inst|OV7670_Capture_inst|w_data [13],\OV7670_top_inst|OV7670_Capture_inst|w_data [10],\OV7670_top_inst|OV7670_Capture_inst|w_data [9],\OV7670_top_inst|OV7670_Capture_inst|w_data [8],
\OV7670_top_inst|OV7670_Capture_inst|w_data [7],\OV7670_top_inst|OV7670_Capture_inst|w_data [2],\OV7670_top_inst|OV7670_Capture_inst|w_data [1],\OV7670_top_inst|OV7670_Capture_inst|w_data [0]}),
	.portbaddr({\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_offset_in_bits = 1;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_width_in_bits = 1;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .logical_ram_name = "uart_send_fifo:uart_send_fifo_inst|dcfifo:dcfifo_component|dcfifo_uff1:auto_generated|altsyncram_bnu:fifo_ram|altsyncram_mbc1:altsyncram14|ALTSYNCRAM";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .mixed_port_feed_through_mode = "dont_care";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .operation_mode = "bidir_dual_port";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_width = 9;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clock = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_in_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clock = "clock0";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_width = 9;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_disable_ce_on_input_registers = "on";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_address = 0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_bit_number = 0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_last_address = 511;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_depth = 512;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_width = 16;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_write_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clock = "clock1";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_width = 9;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_byte_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clock = "clock1";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clock = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_width = 9;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_address = 0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_bit_number = 0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_last_address = 511;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_depth = 512;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_width = 16;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .ram_block_type = "M4K";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 (
	.portawe(gnd),
	.portaaddrstall(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.portbrewe(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\SYS_CLK~clkctrl_outclk ),
	.clk1(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena1(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ,\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OV7670_top_inst|OV7670_Capture_inst|w_data [14],\OV7670_top_inst|OV7670_Capture_inst|w_data [12],\OV7670_top_inst|OV7670_Capture_inst|w_data [11],\OV7670_top_inst|OV7670_Capture_inst|w_data [6],\OV7670_top_inst|OV7670_Capture_inst|w_data [5],
\OV7670_top_inst|OV7670_Capture_inst|w_data [4],\OV7670_top_inst|OV7670_Capture_inst|w_data [3]}),
	.portbaddr({\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .data_interleave_offset_in_bits = 1;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .data_interleave_width_in_bits = 1;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .logical_ram_name = "uart_send_fifo:uart_send_fifo_inst|dcfifo:dcfifo_component|dcfifo_uff1:auto_generated|altsyncram_bnu:fifo_ram|altsyncram_mbc1:altsyncram14|ALTSYNCRAM";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .mixed_port_feed_through_mode = "dont_care";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .operation_mode = "bidir_dual_port";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_address_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_address_width = 9;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_byte_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_byte_enable_clock = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_data_in_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_data_out_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_data_out_clock = "clock0";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_data_width = 7;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_disable_ce_on_input_registers = "on";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_first_address = 0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_first_bit_number = 3;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_last_address = 511;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_logical_ram_depth = 512;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_logical_ram_width = 16;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_a_write_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_address_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_address_clock = "clock1";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_address_width = 9;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_byte_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_data_in_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_data_in_clock = "clock1";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_data_out_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_data_out_clock = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_data_width = 7;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_first_address = 0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_first_bit_number = 3;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_last_address = 511;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_logical_ram_depth = 512;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_logical_ram_width = 16;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_read_enable_write_enable_clear = "none";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .ram_block_type = "M4K";
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X9_Y12_N29
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]));

// Location: LCFF_X10_Y14_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]));

// Location: LCFF_X8_Y10_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[0] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [0]));

// Location: LCFF_X8_Y10_N7
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[1] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [1]));

// Location: LCFF_X8_Y10_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[2] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [2]));

// Location: LCFF_X8_Y10_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[3] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [3]));

// Location: LCFF_X8_Y10_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[4] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [4]));

// Location: LCFF_X9_Y10_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[5] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [5]));

// Location: LCFF_X8_Y10_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[6] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [6]));

// Location: LCFF_X9_Y10_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[7] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [7]));

// Location: LCFF_X8_Y10_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[8] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [8]));

// Location: LCFF_X9_Y13_N11
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|rst_cnt[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2]));

// Location: LCCOMB_X8_Y13_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector6~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector6~2_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ) # (((\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout  & !\OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout )) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector6~2 .lut_mask = 16'hAFEF;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal4~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal4~2_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8] & (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7] & (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9] & 
// !\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~2 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector8~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector8~0_combout  = ((!\OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ) # (\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout )))) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout )

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector8~0 .lut_mask = 16'h7775;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N1
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|step_cnt[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector9~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]));

// Location: LCFF_X9_Y12_N19
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|step_cnt[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]));

// Location: LCFF_X9_Y12_N21
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|step_cnt[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]));

// Location: LCCOMB_X9_Y12_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~3 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~3_combout  = ((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]) # ((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ))) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1])

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~3 .lut_mask = 16'hFFDF;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~4 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~4_combout  = (((!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout )) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout )

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~4 .lut_mask = 16'h7FFF;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~5 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~5_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector51~3_combout ) # ((!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout  & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Selector51~4_combout ) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector51~3_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector51~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~5 .lut_mask = 16'hF3F1;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~6 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~6_combout  = (((\OV7670_top_inst|OV7670_Capture_inst|Selector51~5_combout ) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout )

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector51~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~6 .lut_mask = 16'hFF7F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N29
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[3] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector39~29_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [3]));

// Location: LCFF_X23_Y3_N9
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[0] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector42~31_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [0]));

// Location: LCFF_X25_Y3_N11
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[5] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector37~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [5]));

// Location: LCFF_X23_Y3_N13
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[6] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector36~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [6]));

// Location: LCFF_X25_Y3_N17
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[7] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector35~47_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [7]));

// Location: LCCOMB_X23_Y3_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector8~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector8~2_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & ((\OV7670_top_inst|I2C_Write_inst|latch_data [6]) # ((\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] 
// & (((\OV7670_top_inst|I2C_Write_inst|latch_data [7] & !\OV7670_top_inst|I2C_Write_inst|step_cnt [1]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [6]),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [7]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~2 .lut_mask = 16'hCCB8;
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y5_N21
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[4] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector38~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [4]));

// Location: LCCOMB_X23_Y3_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector8~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector8~3_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector8~2_combout  & (((\OV7670_top_inst|I2C_Write_inst|latch_data [4]) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector8~2_combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [5] & ((\OV7670_top_inst|I2C_Write_inst|step_cnt [1]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector8~2_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|latch_data [5]),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [4]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~3 .lut_mask = 16'hE4AA;
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N25
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[10] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [10]));

// Location: LCFF_X23_Y5_N27
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[9] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [9]));

// Location: LCFF_X23_Y5_N25
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[11] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [11]));

// Location: LCCOMB_X22_Y5_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector7~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector7~0_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & ((\OV7670_top_inst|I2C_Write_inst|latch_data [9]) # ((\OV7670_top_inst|I2C_Write_inst|step_cnt [0])))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1] 
// & (((!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & \OV7670_top_inst|I2C_Write_inst|latch_data [11]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [9]),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|latch_data [11]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~0 .lut_mask = 16'hCBC8;
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N13
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[8] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector34~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [8]));

// Location: LCCOMB_X22_Y5_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector7~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector7~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector7~0_combout  & (((\OV7670_top_inst|I2C_Write_inst|latch_data [8]) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0])))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector7~0_combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [10] & (\OV7670_top_inst|I2C_Write_inst|step_cnt [0])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [10]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector7~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|latch_data [8]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~1 .lut_mask = 16'hEC2C;
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N21
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[13] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector29~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [13]));

// Location: LCFF_X22_Y5_N7
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[14] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [14]));

// Location: LCCOMB_X22_Y3_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector0~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  = (\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] & !\OV7670_top_inst|I2C_Write_inst|scl_cnt [0])

	.dataa(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector0~0 .lut_mask = 16'h00AA;
defparam \OV7670_top_inst|I2C_Write_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~9 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~9_combout  = (\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|step_cnt [3]) # ((!\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout )))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout  & (((!\OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~9 .lut_mask = 16'h8BCF;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N13
cycloneii_lcell_ff \UART_Txd_inst|tx_data[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [2]));

// Location: LCFF_X13_Y7_N23
cycloneii_lcell_ff \UART_Txd_inst|tx_data[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [0]));

// Location: LCCOMB_X13_Y7_N0
cycloneii_lcell_comb \UART_Txd_inst|Selector2~2 (
// Equation(s):
// \UART_Txd_inst|Selector2~2_combout  = (\UART_Txd_inst|bit_cnt [1] & ((\UART_Txd_inst|tx_data [2]) # ((!\UART_Txd_inst|bit_cnt [0])))) # (!\UART_Txd_inst|bit_cnt [1] & (((\UART_Txd_inst|tx_data [0] & \UART_Txd_inst|bit_cnt [0]))))

	.dataa(\UART_Txd_inst|tx_data [2]),
	.datab(\UART_Txd_inst|tx_data [0]),
	.datac(\UART_Txd_inst|bit_cnt [1]),
	.datad(\UART_Txd_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector2~2 .lut_mask = 16'hACF0;
defparam \UART_Txd_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N15
cycloneii_lcell_ff \UART_Txd_inst|tx_data[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[7]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [7]));

// Location: LCFF_X13_Y7_N25
cycloneii_lcell_ff \UART_Txd_inst|tx_data[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[1]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [1]));

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \UART_Txd_inst|Selector2~3 (
// Equation(s):
// \UART_Txd_inst|Selector2~3_combout  = (\UART_Txd_inst|bit_cnt [0]) # ((\UART_Txd_inst|bit_cnt [3] & (\UART_Txd_inst|tx_data [7])) # (!\UART_Txd_inst|bit_cnt [3] & ((\UART_Txd_inst|tx_data [1]))))

	.dataa(\UART_Txd_inst|tx_data [7]),
	.datab(\UART_Txd_inst|tx_data [1]),
	.datac(\UART_Txd_inst|bit_cnt [3]),
	.datad(\UART_Txd_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector2~3 .lut_mask = 16'hFFAC;
defparam \UART_Txd_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneii_lcell_comb \UART_Txd_inst|Selector2~4 (
// Equation(s):
// \UART_Txd_inst|Selector2~4_combout  = (\UART_Txd_inst|bit_cnt [3] & ((\UART_Txd_inst|bit_cnt [2]) # ((\UART_Txd_inst|Selector2~2_combout ) # (\UART_Txd_inst|Selector2~3_combout )))) # (!\UART_Txd_inst|bit_cnt [3] & (!\UART_Txd_inst|bit_cnt [2] & 
// (\UART_Txd_inst|Selector2~2_combout  & \UART_Txd_inst|Selector2~3_combout )))

	.dataa(\UART_Txd_inst|bit_cnt [3]),
	.datab(\UART_Txd_inst|bit_cnt [2]),
	.datac(\UART_Txd_inst|Selector2~2_combout ),
	.datad(\UART_Txd_inst|Selector2~3_combout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector2~4 .lut_mask = 16'hBAA8;
defparam \UART_Txd_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N27
cycloneii_lcell_ff \UART_Txd_inst|tx_data[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [5]));

// Location: LCFF_X13_Y7_N5
cycloneii_lcell_ff \UART_Txd_inst|tx_data[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[4]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [4]));

// Location: LCFF_X13_Y7_N11
cycloneii_lcell_ff \UART_Txd_inst|tx_data[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[3]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [3]));

// Location: LCCOMB_X13_Y7_N20
cycloneii_lcell_comb \UART_Txd_inst|Mux0~0 (
// Equation(s):
// \UART_Txd_inst|Mux0~0_combout  = (\UART_Txd_inst|bit_cnt [1] & (((\UART_Txd_inst|bit_cnt [0])))) # (!\UART_Txd_inst|bit_cnt [1] & ((\UART_Txd_inst|bit_cnt [0] & ((\UART_Txd_inst|tx_data [4]))) # (!\UART_Txd_inst|bit_cnt [0] & (\UART_Txd_inst|tx_data 
// [3]))))

	.dataa(\UART_Txd_inst|tx_data [3]),
	.datab(\UART_Txd_inst|tx_data [4]),
	.datac(\UART_Txd_inst|bit_cnt [1]),
	.datad(\UART_Txd_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Mux0~0 .lut_mask = 16'hFC0A;
defparam \UART_Txd_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N19
cycloneii_lcell_ff \UART_Txd_inst|tx_data[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|tx_data[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|tx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_data [6]));

// Location: LCCOMB_X13_Y7_N28
cycloneii_lcell_comb \UART_Txd_inst|Mux0~1 (
// Equation(s):
// \UART_Txd_inst|Mux0~1_combout  = (\UART_Txd_inst|Mux0~0_combout  & ((\UART_Txd_inst|tx_data [6]) # ((!\UART_Txd_inst|bit_cnt [1])))) # (!\UART_Txd_inst|Mux0~0_combout  & (((\UART_Txd_inst|bit_cnt [1] & \UART_Txd_inst|tx_data [5]))))

	.dataa(\UART_Txd_inst|Mux0~0_combout ),
	.datab(\UART_Txd_inst|tx_data [6]),
	.datac(\UART_Txd_inst|bit_cnt [1]),
	.datad(\UART_Txd_inst|tx_data [5]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Mux0~1 .lut_mask = 16'hDA8A;
defparam \UART_Txd_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \UART_Txd_inst|Selector2~5 (
// Equation(s):
// \UART_Txd_inst|Selector2~5_combout  = ((\UART_Txd_inst|Selector2~4_combout ) # ((\UART_Txd_inst|bit_cnt [2] & \UART_Txd_inst|Mux0~1_combout ))) # (!\UART_Txd_inst|Selector1~0_combout )

	.dataa(\UART_Txd_inst|Selector1~0_combout ),
	.datab(\UART_Txd_inst|bit_cnt [2]),
	.datac(\UART_Txd_inst|Selector2~4_combout ),
	.datad(\UART_Txd_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector2~5 .lut_mask = 16'hFDF5;
defparam \UART_Txd_inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector34~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2] & (\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout  & (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1] & 
// !\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector34~0 .lut_mask = 16'h0040;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector19~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector19~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~28_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~28_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~28_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector19~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector29~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector29~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]) # ((\OV7670_top_inst|OV7670_Capture_inst|Add3~8_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add3~8_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~8_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector29~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N13
cycloneii_lcell_ff \UART_CTRL_inst|state.IDLE (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|Selector0~1_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|state.IDLE~regout ));

// Location: LCFF_X9_Y7_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCFF_X8_Y6_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [2]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y6_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [3]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [3] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [3])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [2]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [2]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [3] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [2]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [3]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~1 (
// Equation(s):
// \UART_CTRL_inst|Equal0~1_combout  = (!\UART_CTRL_inst|send_cnt [3] & (!\UART_CTRL_inst|send_cnt [17] & (!\UART_CTRL_inst|send_cnt [1] & !\UART_CTRL_inst|send_cnt [2])))

	.dataa(\UART_CTRL_inst|send_cnt [3]),
	.datab(\UART_CTRL_inst|send_cnt [17]),
	.datac(\UART_CTRL_inst|send_cnt [1]),
	.datad(\UART_CTRL_inst|send_cnt [2]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \UART_CTRL_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N25
cycloneii_lcell_ff \UART_CTRL_inst|step_cnt[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector16~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|step_cnt [1]));

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \UART_CTRL_inst|Selector0~0 (
// Equation(s):
// \UART_CTRL_inst|Selector0~0_combout  = (!\UART_CTRL_inst|step_cnt [1] & (\UART_CTRL_inst|state.SEND~regout  & (\UART_CTRL_inst|step_cnt [2] & \UART_CTRL_inst|step_cnt [0])))

	.dataa(\UART_CTRL_inst|step_cnt [1]),
	.datab(\UART_CTRL_inst|state.SEND~regout ),
	.datac(\UART_CTRL_inst|step_cnt [2]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector0~0 .lut_mask = 16'h4000;
defparam \UART_CTRL_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [6]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [6] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [6]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2]),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h9696;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'hA55A;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9])

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h3C3C;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add1~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add1~0_combout  = \OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2] $ (((\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1] & \OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1]),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add1~0 .lut_mask = 16'h5FA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector13~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector13~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add1~0_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add1~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector13~0 .lut_mask = 16'h0008;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|always1~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|always1~0_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|always1~0 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|always1~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|always1~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|always1~1 .lut_mask = 16'h0080;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|always1~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|always1~1_combout  & (!\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout  & \OV7670_top_inst|I2C_OV7670_conf_inst|always1~0_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~1_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|always1~2 .lut_mask = 16'h0C00;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal0~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7] & 
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [6]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [7]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~1 .lut_mask = 16'h0200;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal0~3 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~3_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8] & 
// !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [9]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [11]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector9~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector9~0_combout  = \OV7670_top_inst|OV7670_Capture_inst|step_cnt [2] $ (((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1] & (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0] & 
// \OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector9~0 .lut_mask = 16'h7F80;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector9~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector9~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector9~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|step_cnt [2])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector9~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector9~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector9~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector11~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector11~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0] & ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ) # ((!\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0] & (\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector11~0 .lut_mask = 16'hDAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector10~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector10~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout  & ((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1] & (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2] & 
// !\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0])) # (!\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1] & ((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]))))) # (!\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout  & 
// (((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector10~0 .lut_mask = 16'h3CB0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector10~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector10~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector10~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|step_cnt [1])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector10~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector10~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector10~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|always3~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|always3~0_combout  = (!\OV7670_top_inst|I2C_Write_inst|scl_cnt [0] & (!\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] & (\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout  & \OV7670_top_inst|I2C_Write_inst|Equal2~1_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.datab(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|always3~0 .lut_mask = 16'h1000;
defparam \OV7670_top_inst|I2C_Write_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2 .lut_mask = 16'h0400;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~0_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~0 .lut_mask = 16'h1357;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9 .lut_mask = 16'h0008;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~16 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~16_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~16 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~17 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~17_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~17 .lut_mask = 16'h111F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~18 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~18_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~18 .lut_mask = 16'h131F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~19 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~19_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~19 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~20 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~20_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~17_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~19_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~16_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector35~18_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~17_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~19_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~16_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~20_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~20 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22 .lut_mask = 16'h0008;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~24 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~24_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~24 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~0_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~0 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~1_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~1 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~2_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~2 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~3_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~3 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~3_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~2_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~1_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~0_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~3_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~2_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~1_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~4 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~5_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~5 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~6 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~6_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~5_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~4_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~5_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~4_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~6 .lut_mask = 16'h40C0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~28 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~28_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~28_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~28 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~32 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~32_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout 
// ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~32_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~32 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~33 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~33_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~32_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~32_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~33_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~33 .lut_mask = 16'h5F00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~10 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~10_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~10 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26 .lut_mask = 16'h0800;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~11 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~11_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~10_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~11 .lut_mask = 16'h5F00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~12 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~12_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~12 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~7 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~7_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~7 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~8 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~8_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~8 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~9 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~9_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~9 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~10 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~10_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~8_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~9_combout  & \OV7670_top_inst|I2C_Write_inst|Selector39~7_combout ))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~8_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~9_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~10 .lut_mask = 16'hA000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~13 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~13_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~12_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~12_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~13 .lut_mask = 16'h20A0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~11 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~11_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~11 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~0_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~0 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~34 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~34_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~34_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~34 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~1_combout  = ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~1 .lut_mask = 16'h0F5F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~2_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~0_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~34_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~1_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~11_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~34_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector40~1_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~2 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~3_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~3 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~3_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~2_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~3_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~4 .lut_mask = 16'h0888;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~35 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~35_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~35_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~35 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~36 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~36_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~35_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~35_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~36 .lut_mask = 16'h22AA;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~5_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~5 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~6 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~6_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~6 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~7 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~7_combout  = ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~7 .lut_mask = 16'h11FF;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~8 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~8_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout 
// ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~8 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~9 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~9_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~8_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~7_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~5_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector40~6_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~8_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~7_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector40~5_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~9 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~10 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~10_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~10 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~11 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~11_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout 
// ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~11 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~12 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~12_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~11_combout  & \OV7670_top_inst|I2C_Write_inst|Selector40~10_combout )

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~11_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~12 .lut_mask = 16'hAA00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~13 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~13_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~13 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~14 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~14_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~14 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~15 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~15_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~14_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~13_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~14_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~15 .lut_mask = 16'h4C00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~16 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~16_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~12_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~9_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector40~15_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~12_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~9_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~15_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~16 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~17 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~17_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~16_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~13_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector40~4_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~16_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~13_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~17 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~14 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~14_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~14 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~15 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~15_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~15 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~16 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~16_combout  = (!\OV7670_top_inst|I2C_Write_inst|Selector42~15_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~16 .lut_mask = 16'h1115;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~12 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~12_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~12 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~13 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~13_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout 
// ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~13 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~17 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~17_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~13_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~12_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~16_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~14_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~13_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~12_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~16_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~17 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~18 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~18_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~18 .lut_mask = 16'h1537;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~19 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~19_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~19 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~20 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~20_combout  = ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout )

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~20_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~20 .lut_mask = 16'h11FF;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~21 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~21_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~21_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~21 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~22 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~22_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~21_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~19_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~20_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~18_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~21_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~19_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~20_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~22_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~22 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~0_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~0 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector41~0_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~7_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~5_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector40~6_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector41~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~7_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector40~5_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~1 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~2_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~2 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~3_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~3 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector41~2_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector41~1_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~22_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector41~3_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector41~2_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector41~1_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~22_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector41~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~4 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~14 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~14_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~14 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~15 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~15_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~15 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~5_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~5 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~6 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~6_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector41~5_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~14_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~15_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector41~4_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector41~5_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~14_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~15_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector41~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~6 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~7 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~7_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~17_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~4_combout  & \OV7670_top_inst|I2C_Write_inst|Selector41~6_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~17_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector40~4_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector41~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~7 .lut_mask = 16'hC000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~16 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~16_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~16 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~17 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~17_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~13_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~0_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~12_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~12_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~13_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector40~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~12_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~12_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~17 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~18 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~18_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~6_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~16_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~26_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~17_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~6_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~16_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~26_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~17_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~18 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~19 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~19_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~19 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~23 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~23_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~23_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~23 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~20 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~20_combout  = ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout )

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~20_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~20 .lut_mask = 16'h5757;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~21 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~21_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~20_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~14_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~23_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~11_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~20_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~14_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~23_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~21_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~21 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~22 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~22_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~4_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~21_combout  & \OV7670_top_inst|I2C_Write_inst|Selector39~19_combout ))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~4_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~21_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~19_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~22_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~22 .lut_mask = 16'hA000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~23 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~23_combout  = (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~23_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~23 .lut_mask = 16'h000F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~24 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~24_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~11_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector40~10_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector39~23_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~11_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~23_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~24 .lut_mask = 16'h8A00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~24 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~24_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~24 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~25 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~25_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~24_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~24_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector41~4_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~24_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~24_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector41~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~25_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~25 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~26 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~26_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~26_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~26 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~27 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~27_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~26_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~15_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~26_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~15_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~27_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~27 .lut_mask = 16'h20A0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~28 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~28_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~25_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~22_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~6_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~27_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~25_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~22_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~6_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~27_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~28_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~28 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~29 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~29_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [3]) # ((\OV7670_top_inst|I2C_Write_inst|Selector39~18_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~28_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~18_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector39~28_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~18_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [3]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~28_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~29_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~29 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~25 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~25_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~25_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~25 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~26 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~26_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~25_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~25_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~26_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~26 .lut_mask = 16'h30F0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~27 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~27_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~27_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~27 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27 .lut_mask = 16'hAA00;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~28 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~28_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~23_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~27_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~24_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~23_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~27_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~27_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~24_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~28_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~28 .lut_mask = 16'h0800;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~29 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~29_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~22_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~28_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~26_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~22_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~28_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~26_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~29_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~29 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~30 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~30_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~17_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~13_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~29_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~17_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~13_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~29_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~30_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~30 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~31 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~31_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector42~30_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [0])))) # (!\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout  & (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [0])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~30_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~31_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~31 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector37~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector37~1_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~1 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector37~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector37~2_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~2 .lut_mask = 16'h0537;
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector37~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector37~3_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~3 .lut_mask = 16'h151F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~37 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~37_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~37_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~37 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~38 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~38_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~37_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector41~5_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~37_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector41~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~38_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~38 .lut_mask = 16'h4C00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~39 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~39_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~14_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~24_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~38_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector40~13_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~14_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~24_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~38_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector40~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~39_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~39 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~40 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~40_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~34_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~34_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~26_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~40_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~40 .lut_mask = 16'h0C4C;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~41 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~41_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~40_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~16_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~26_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~11_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~40_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector42~16_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~26_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~41_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~41 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~42 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~42_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~24_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout  & \OV7670_top_inst|I2C_Write_inst|Selector35~33_combout ))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~24_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~10_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~33_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~42_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~42 .lut_mask = 16'h8800;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~43 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~43_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~39_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~42_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~41_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector41~4_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~39_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~42_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~41_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector41~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~43_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~43 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector37~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector37~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~43_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~18_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector37~2_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector37~3_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~43_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~18_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector37~2_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector37~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~4 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector37~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector37~5_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector37~1_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector37~4_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [5])))) # (!\OV7670_top_inst|I2C_Write_inst|Selector37~1_combout  & (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [5])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector37~1_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [5]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector37~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector37~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~5 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0 .lut_mask = 16'hFBD8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0_combout ))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1 .lut_mask = 16'h000A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2 .lut_mask = 16'h4110;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3 .lut_mask = 16'h7DDC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4 .lut_mask = 16'hE0C2;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5 .lut_mask = 16'h4FE6;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2_combout ))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~5_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~4_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6 .lut_mask = 16'h7A70;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7 .lut_mask = 16'hBEFC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8 .lut_mask = 16'hB080;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9 .lut_mask = 16'hA48A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~8_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10 .lut_mask = 16'hBA98;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11 .lut_mask = 16'hA304;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10_combout  & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~10_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~11_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12 .lut_mask = 16'h2A7A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]) # (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12_combout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~12_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13 .lut_mask = 16'hAEA4;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14 .lut_mask = 16'h0002;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15 .lut_mask = 16'h3000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~13_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16 .lut_mask = 16'hDA8A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector36~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector36~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [6])))) # (!\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [6])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector36~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~44 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~44_combout  = (\OV7670_top_inst|I2C_Write_inst|latch_data [7] & \OV7670_top_inst|I2C_Write_inst|WideOr9~combout )

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~44_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~44 .lut_mask = 16'hAA00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~45 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~45_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~36_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~45_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~45 .lut_mask = 16'h02AA;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~46 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~46_combout  = (!\OV7670_top_inst|I2C_Write_inst|Selector35~48_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~22_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~45_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector35~31_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~48_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~22_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~45_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~31_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~46_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~46 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~47 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~47_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~44_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector35~43_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~46_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector35~26_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~43_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~46_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~26_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~44_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~47_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~47 .lut_mask = 16'hFF80;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector38~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector38~0_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~0 .lut_mask = 16'h0302;
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector38~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector38~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~1 .lut_mask = 16'h4A2C;
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector38~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector38~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_Write_inst|Selector38~0_combout  & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_Write_inst|Selector38~1_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector38~0_combout  $ (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector38~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector38~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~2 .lut_mask = 16'h0A84;
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector38~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector38~3_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_Write_inst|Selector38~2_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector38~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~3 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector34~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector34~0_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~0 .lut_mask = 16'h0F00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0 .lut_mask = 16'h2138;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1 .lut_mask = 16'h6C70;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2 .lut_mask = 16'h5F0A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3_combout  = \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3 .lut_mask = 16'hF05A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2_combout  $ (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~3_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4 .lut_mask = 16'h8980;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] $ (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5 .lut_mask = 16'h3BDA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6 .lut_mask = 16'hE9D6;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7 .lut_mask = 16'h29E2;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7_combout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~7_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8 .lut_mask = 16'hA4AE;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9 .lut_mask = 16'hA414;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~8_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~9_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10 .lut_mask = 16'h8ADA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector38~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector38~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~10_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr11~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~4 .lut_mask = 16'hE040;
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector38~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector38~5_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector38~3_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector38~4_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [4])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector38~3_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [4]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector38~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~5 .lut_mask = 16'hFFEC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr9~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0 .lut_mask = 16'h0C00;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1 .lut_mask = 16'h12B2;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2 .lut_mask = 16'hE0FA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3 .lut_mask = 16'hC71E;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2_combout ))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~3_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4 .lut_mask = 16'hF1C1;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5 .lut_mask = 16'h4020;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1_combout  & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~5_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~1_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6 .lut_mask = 16'h47CC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7 .lut_mask = 16'h05FE;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8 .lut_mask = 16'hFAC8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~8_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9 .lut_mask = 16'hF20C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10 .lut_mask = 16'hA12A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7_combout ))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~10_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11 .lut_mask = 16'hDAD0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6_combout )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~11_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12 .lut_mask = 16'hEE50;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13 .lut_mask = 16'h1554;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13_combout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14 .lut_mask = 16'h000C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0_combout ))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout ))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~12_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~14_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15 .lut_mask = 16'hE6C4;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector32~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector32~0_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [10]) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr5~15_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [10]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector32~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0 .lut_mask = 16'hB8A6;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1 .lut_mask = 16'h0CDA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1_combout  & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2 .lut_mask = 16'hE1F1;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3 .lut_mask = 16'h9994;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0_combout )))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~2_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4 .lut_mask = 16'h58F8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5 .lut_mask = 16'h199C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6 .lut_mask = 16'h4440;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7 .lut_mask = 16'h9E8E;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6_combout )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~6_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~7_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8 .lut_mask = 16'hEE03;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9 .lut_mask = 16'h0A0C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8_combout  & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9_combout ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~5_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~9_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10 .lut_mask = 16'hC5F0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4_combout ))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~10_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11 .lut_mask = 16'hDC98;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12 .lut_mask = 16'h070A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector33~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector33~0_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [9]) # ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [9]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector33~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0 .lut_mask = 16'hAAE8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1 .lut_mask = 16'h9AA0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2 .lut_mask = 16'h080B;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3 .lut_mask = 16'hF9F8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4 .lut_mask = 16'h989B;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5 .lut_mask = 16'h1FF8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout  $ 
// (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5_combout )))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~5_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6 .lut_mask = 16'h14CC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7 .lut_mask = 16'hAB76;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8 .lut_mask = 16'h5450;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8_combout )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~8_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9 .lut_mask = 16'h5053;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10 .lut_mask = 16'hDDDC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9_combout ) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10_combout  & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~10_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~9_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11 .lut_mask = 16'hFFC0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~6_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12 .lut_mask = 16'hCBC8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13 .lut_mask = 16'h88FC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14 .lut_mask = 16'h4088;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~14_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15 .lut_mask = 16'h0E04;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16 .lut_mask = 16'hDA8A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector31~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector31~0_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [11]) # ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [11]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr4~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector31~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0 .lut_mask = 16'h0303;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1 .lut_mask = 16'hB638;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2 .lut_mask = 16'hC2D3;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3 .lut_mask = 16'h0200;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2_combout  & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3_combout ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~3_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~2_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4 .lut_mask = 16'hCAF0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector34~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector34~1_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~4_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~1 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5 .lut_mask = 16'h0C00;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6 .lut_mask = 16'hF93C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7 .lut_mask = 16'hF3F8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6_combout )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8 .lut_mask = 16'hE0E5;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9 .lut_mask = 16'hB800;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~8_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~9_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10 .lut_mask = 16'h8ADA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11_combout  = \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11 .lut_mask = 16'h5A1E;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~12_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13 .lut_mask = 16'hE3E0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & 
// (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14 .lut_mask = 16'hD05A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13_combout  & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~14_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15 .lut_mask = 16'h7C4C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector34~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector34~2_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~10_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~15_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~2 .lut_mask = 16'hD080;
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector34~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector34~3_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector34~2_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector34~1_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [8])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector34~2_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [8]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector34~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~3 .lut_mask = 16'hFFEC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector29~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector29~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~0 .lut_mask = 16'h33C0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector29~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector29~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & !\OV7670_top_inst|I2C_Write_inst|Selector29~0_combout )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// ((\OV7670_top_inst|I2C_Write_inst|Selector29~0_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector29~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~1 .lut_mask = 16'h2762;
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector29~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector29~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_Write_inst|Selector29~1_combout ))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector29~1_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~2 .lut_mask = 16'h30AA;
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector29~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector29~3_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_Write_inst|Selector29~2_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector29~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~3 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0 .lut_mask = 16'hAEEE;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1 .lut_mask = 16'hA800;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2 .lut_mask = 16'hF108;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2_combout  & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~1_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3 .lut_mask = 16'hF0A3;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4 .lut_mask = 16'hCC08;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3_combout  & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4_combout ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~3_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~4_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5 .lut_mask = 16'hD1CC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6 .lut_mask = 16'h20CC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7 .lut_mask = 16'h3320;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8 .lut_mask = 16'h331A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8_combout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~8_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9 .lut_mask = 16'hABA1;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] $ 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10 .lut_mask = 16'h0104;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9_combout  & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~10_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11 .lut_mask = 16'h7A2A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector29~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector29~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11_combout )))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector34~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~5_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr2~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~4 .lut_mask = 16'h8A80;
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector29~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector29~5_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector29~4_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector29~3_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [13])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector29~4_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [13]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector29~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~5 .lut_mask = 16'hFFEC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0 .lut_mask = 16'h7EFC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1 .lut_mask = 16'h73D2;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2 .lut_mask = 16'h4200;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3 .lut_mask = 16'hA202;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4 .lut_mask = 16'hF2FA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5 .lut_mask = 16'hA9A0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3_combout ))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6 .lut_mask = 16'hF4A4;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0 .lut_mask = 16'hECCC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector28~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector28~0_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [14]) # ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [14]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector28~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6 .lut_mask = 16'hABAA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7 .lut_mask = 16'hBA8A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8 .lut_mask = 16'h0004;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9 .lut_mask = 16'hEE50;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10 .lut_mask = 16'h6444;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9_combout  & (((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7])) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~10_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11 .lut_mask = 16'h7A2A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]) # (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11_combout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~11_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12 .lut_mask = 16'hAEA4;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5 .lut_mask = 16'hF100;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6 .lut_mask = 16'h0033;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~5_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr7~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7 .lut_mask = 16'hFEFA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10 .lut_mask = 16'h43EA;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12 .lut_mask = 16'hEA24;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N25
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|count[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|count~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4]));

// Location: LCFF_X33_Y10_N11
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|count[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [5]));

// Location: LCFF_X33_Y10_N7
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|count[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3]));

// Location: LCFF_X33_Y10_N19
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|count[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|count~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2]));

// Location: LCCOMB_X33_Y10_N12
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout  = (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [5] & (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2] & (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4] & !\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3])))

	.dataa(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [5]),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [2]),
	.datac(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [4]),
	.datad(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0 .lut_mask = 16'h0010;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneii_lcell_comb \UART_Txd_inst|Equal0~0 (
// Equation(s):
// \UART_Txd_inst|Equal0~0_combout  = (\UART_Txd_inst|baud_count [0]) # (((!\UART_Txd_inst|baud_count [1]) # (!\UART_Txd_inst|baud_count [2])) # (!\UART_Txd_inst|baud_count [3]))

	.dataa(\UART_Txd_inst|baud_count [0]),
	.datab(\UART_Txd_inst|baud_count [3]),
	.datac(\UART_Txd_inst|baud_count [2]),
	.datad(\UART_Txd_inst|baud_count [1]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Equal0~0 .lut_mask = 16'hBFFF;
defparam \UART_Txd_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneii_lcell_comb \UART_Txd_inst|Equal0~1 (
// Equation(s):
// \UART_Txd_inst|Equal0~1_combout  = (\UART_Txd_inst|baud_count [5]) # (\UART_Txd_inst|baud_count [4])

	.dataa(\UART_Txd_inst|baud_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_Txd_inst|baud_count [4]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Equal0~1 .lut_mask = 16'hFFAA;
defparam \UART_Txd_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
cycloneii_lcell_comb \UART_Txd_inst|Equal0~2 (
// Equation(s):
// \UART_Txd_inst|Equal0~2_combout  = (\UART_Txd_inst|baud_count [7]) # ((\UART_Txd_inst|Equal0~1_combout ) # ((\UART_Txd_inst|Equal0~0_combout ) # (!\UART_Txd_inst|baud_count [6])))

	.dataa(\UART_Txd_inst|baud_count [7]),
	.datab(\UART_Txd_inst|Equal0~1_combout ),
	.datac(\UART_Txd_inst|baud_count [6]),
	.datad(\UART_Txd_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Equal0~2 .lut_mask = 16'hFFEF;
defparam \UART_Txd_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N29
cycloneii_lcell_ff \UART_CTRL_inst|data_out[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [2]));

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \UART_Txd_inst|tx_data[7]~0 (
// Equation(s):
// \UART_Txd_inst|tx_data[7]~0_combout  = (!\UART_Txd_inst|STATE.IDLE~regout  & (\RST_N~combout  & \UART_CTRL_inst|tx_req~regout ))

	.dataa(vcc),
	.datab(\UART_Txd_inst|STATE.IDLE~regout ),
	.datac(\RST_N~combout ),
	.datad(\UART_CTRL_inst|tx_req~regout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[7]~0 .lut_mask = 16'h3000;
defparam \UART_Txd_inst|tx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N3
cycloneii_lcell_ff \UART_CTRL_inst|data_out[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [0]));

// Location: LCFF_X12_Y6_N1
cycloneii_lcell_ff \UART_CTRL_inst|data_out[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [7]));

// Location: LCFF_X12_Y6_N19
cycloneii_lcell_ff \UART_CTRL_inst|data_out[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [1]));

// Location: LCFF_X12_Y7_N17
cycloneii_lcell_ff \UART_CTRL_inst|data_out[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [5]));

// Location: LCFF_X12_Y7_N15
cycloneii_lcell_ff \UART_CTRL_inst|data_out[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [4]));

// Location: LCFF_X12_Y7_N1
cycloneii_lcell_ff \UART_CTRL_inst|data_out[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [3]));

// Location: LCFF_X12_Y7_N3
cycloneii_lcell_ff \UART_CTRL_inst|data_out[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|data_out [6]));

// Location: LCFF_X8_Y6_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCFF_X8_Y6_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [2]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X9_Y6_N9
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [3]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y6_N5
cycloneii_lcell_ff \UART_CTRL_inst|cmd_flag (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|cmd_flag~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|cmd_flag~regout ));

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \UART_CTRL_inst|Selector13~0 (
// Equation(s):
// \UART_CTRL_inst|Selector13~0_combout  = (\UART_CTRL_inst|cmd_flag~regout  & (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\UART_CTRL_inst|Selector0~1_combout  & !\UART_CTRL_inst|Equal0~6_combout )))

	.dataa(\UART_CTRL_inst|cmd_flag~regout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datac(\UART_CTRL_inst|Selector0~1_combout ),
	.datad(\UART_CTRL_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector13~0 .lut_mask = 16'h0008;
defparam \UART_CTRL_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \UART_CTRL_inst|Selector16~2 (
// Equation(s):
// \UART_CTRL_inst|Selector16~2_combout  = (\UART_CTRL_inst|Selector3~1_combout  & ((\UART_CTRL_inst|step_cnt [2]) # ((!\UART_CTRL_inst|step_cnt [0]) # (!\UART_Txd_inst|tx_busy~regout ))))

	.dataa(\UART_CTRL_inst|step_cnt [2]),
	.datab(\UART_Txd_inst|tx_busy~regout ),
	.datac(\UART_CTRL_inst|Selector3~1_combout ),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector16~2 .lut_mask = 16'hB0F0;
defparam \UART_CTRL_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \UART_CTRL_inst|Selector16~3 (
// Equation(s):
// \UART_CTRL_inst|Selector16~3_combout  = (\UART_CTRL_inst|step_cnt [1] & ((\UART_CTRL_inst|Selector2~1_combout ) # ((\UART_CTRL_inst|Selector1~1_combout ) # (\UART_CTRL_inst|Selector16~2_combout ))))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\UART_CTRL_inst|Selector1~1_combout ),
	.datac(\UART_CTRL_inst|step_cnt [1]),
	.datad(\UART_CTRL_inst|Selector16~2_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector16~3 .lut_mask = 16'hF0E0;
defparam \UART_CTRL_inst|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \UART_CTRL_inst|Selector16~4 (
// Equation(s):
// \UART_CTRL_inst|Selector16~4_combout  = (!\UART_CTRL_inst|step_cnt [1] & !\UART_CTRL_inst|step_cnt [2])

	.dataa(\UART_CTRL_inst|step_cnt [1]),
	.datab(vcc),
	.datac(\UART_CTRL_inst|step_cnt [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector16~4 .lut_mask = 16'h0505;
defparam \UART_CTRL_inst|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [3] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a 
// [2]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2]) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [3] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [3]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [6]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N24
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|count~0 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|count~0_combout  = (\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8_combout  & (((!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1])) # 
// (!\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout )))

	.dataa(\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout ),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1]),
	.datac(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~8_combout ),
	.datad(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|count~0 .lut_mask = 16'h70F0;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N18
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|count~1 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|count~1_combout  = (\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4_combout  & (((!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]) # (!\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1])) # 
// (!\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout )))

	.dataa(\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout ),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1]),
	.datac(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~4_combout ),
	.datad(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|count~1 .lut_mask = 16'h70F0;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N21
cycloneii_lcell_ff \UART_CTRL_inst|send_data[10] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector41~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [10]));

// Location: LCFF_X12_Y6_N23
cycloneii_lcell_ff \UART_CTRL_inst|send_data[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector49~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [2]));

// Location: LCCOMB_X12_Y6_N28
cycloneii_lcell_comb \UART_CTRL_inst|Selector10~0 (
// Equation(s):
// \UART_CTRL_inst|Selector10~0_combout  = (\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [10]))) # (!\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [2]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [2]),
	.datac(\UART_CTRL_inst|send_data [10]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector10~0 .lut_mask = 16'h0F33;
defparam \UART_CTRL_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \UART_CTRL_inst|data_out[7]~0 (
// Equation(s):
// \UART_CTRL_inst|data_out[7]~0_combout  = (\UART_CTRL_inst|Selector3~1_combout  & (\UART_CTRL_inst|Selector16~4_combout  & ((\UART_Txd_inst|tx_busy~regout ) # (!\UART_CTRL_inst|step_cnt [0]))))

	.dataa(\UART_CTRL_inst|step_cnt [0]),
	.datab(\UART_Txd_inst|tx_busy~regout ),
	.datac(\UART_CTRL_inst|Selector3~1_combout ),
	.datad(\UART_CTRL_inst|Selector16~4_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|data_out[7]~0 .lut_mask = 16'hD000;
defparam \UART_CTRL_inst|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N9
cycloneii_lcell_ff \UART_CTRL_inst|send_data[8] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector43~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [8]));

// Location: LCFF_X12_Y6_N15
cycloneii_lcell_ff \UART_CTRL_inst|send_data[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector51~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [0]));

// Location: LCCOMB_X12_Y6_N2
cycloneii_lcell_comb \UART_CTRL_inst|Selector12~0 (
// Equation(s):
// \UART_CTRL_inst|Selector12~0_combout  = (\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [8]))) # (!\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [0]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [0]),
	.datac(\UART_CTRL_inst|send_data [8]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector12~0 .lut_mask = 16'h0F33;
defparam \UART_CTRL_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N5
cycloneii_lcell_ff \UART_CTRL_inst|send_data[15] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector36~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [15]));

// Location: LCFF_X12_Y6_N31
cycloneii_lcell_ff \UART_CTRL_inst|send_data[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector44~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [7]));

// Location: LCCOMB_X12_Y6_N0
cycloneii_lcell_comb \UART_CTRL_inst|Selector5~0 (
// Equation(s):
// \UART_CTRL_inst|Selector5~0_combout  = (\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [15]))) # (!\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [7]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [7]),
	.datac(\UART_CTRL_inst|send_data [15]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector5~0 .lut_mask = 16'h0F33;
defparam \UART_CTRL_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N17
cycloneii_lcell_ff \UART_CTRL_inst|send_data[9] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector42~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [9]));

// Location: LCFF_X12_Y6_N27
cycloneii_lcell_ff \UART_CTRL_inst|send_data[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector50~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [1]));

// Location: LCCOMB_X12_Y6_N18
cycloneii_lcell_comb \UART_CTRL_inst|Selector11~0 (
// Equation(s):
// \UART_CTRL_inst|Selector11~0_combout  = (\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [9]))) # (!\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [1]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [1]),
	.datac(\UART_CTRL_inst|send_data [9]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector11~0 .lut_mask = 16'h0F33;
defparam \UART_CTRL_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N13
cycloneii_lcell_ff \UART_CTRL_inst|send_data[13] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector38~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [13]));

// Location: LCFF_X12_Y7_N29
cycloneii_lcell_ff \UART_CTRL_inst|send_data[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector46~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [5]));

// Location: LCCOMB_X12_Y7_N16
cycloneii_lcell_comb \UART_CTRL_inst|Selector7~0 (
// Equation(s):
// \UART_CTRL_inst|Selector7~0_combout  = (\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [13]))) # (!\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [5]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [5]),
	.datac(\UART_CTRL_inst|send_data [13]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector7~0 .lut_mask = 16'h0F33;
defparam \UART_CTRL_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N31
cycloneii_lcell_ff \UART_CTRL_inst|send_data[12] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector39~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [12]));

// Location: LCFF_X12_Y7_N25
cycloneii_lcell_ff \UART_CTRL_inst|send_data[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector47~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [4]));

// Location: LCCOMB_X12_Y7_N14
cycloneii_lcell_comb \UART_CTRL_inst|Selector8~0 (
// Equation(s):
// \UART_CTRL_inst|Selector8~0_combout  = (\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [12])) # (!\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [4])))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [12]),
	.datac(\UART_CTRL_inst|send_data [4]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector8~0 .lut_mask = 16'h330F;
defparam \UART_CTRL_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N27
cycloneii_lcell_ff \UART_CTRL_inst|send_data[11] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector40~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [11]));

// Location: LCFF_X12_Y7_N5
cycloneii_lcell_ff \UART_CTRL_inst|send_data[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector48~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [3]));

// Location: LCCOMB_X12_Y7_N0
cycloneii_lcell_comb \UART_CTRL_inst|Selector9~0 (
// Equation(s):
// \UART_CTRL_inst|Selector9~0_combout  = (\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [11])) # (!\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [3])))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_data [11]),
	.datac(\UART_CTRL_inst|send_data [3]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector9~0 .lut_mask = 16'h330F;
defparam \UART_CTRL_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N23
cycloneii_lcell_ff \UART_CTRL_inst|send_data[14] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector37~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [14]));

// Location: LCFF_X12_Y7_N13
cycloneii_lcell_ff \UART_CTRL_inst|send_data[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector45~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_data [6]));

// Location: LCCOMB_X12_Y7_N2
cycloneii_lcell_comb \UART_CTRL_inst|Selector6~0 (
// Equation(s):
// \UART_CTRL_inst|Selector6~0_combout  = (\UART_CTRL_inst|step_cnt [0] & ((!\UART_CTRL_inst|send_data [14]))) # (!\UART_CTRL_inst|step_cnt [0] & (!\UART_CTRL_inst|send_data [6]))

	.dataa(\UART_CTRL_inst|send_data [6]),
	.datab(\UART_CTRL_inst|send_data [14]),
	.datac(vcc),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector6~0 .lut_mask = 16'h3355;
defparam \UART_CTRL_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~regout  & (((!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )) # (!\UART_CTRL_inst|rd_req~regout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\UART_CTRL_inst|rd_req~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h04CC;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3 .lut_mask = 16'h3CF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCFF_X9_Y10_N9
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCCOMB_X13_Y6_N6
cycloneii_lcell_comb \UART_CTRL_inst|send_data[7]~0 (
// Equation(s):
// \UART_CTRL_inst|send_data[7]~0_combout  = (\UART_CTRL_inst|Selector0~1_combout  & (\RST_N~combout  & !\UART_CTRL_inst|Selector3~1_combout ))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|Selector0~1_combout ),
	.datac(\RST_N~combout ),
	.datad(\UART_CTRL_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|send_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|send_data[7]~0 .lut_mask = 16'h00C0;
defparam \UART_CTRL_inst|send_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCFF_X10_Y12_N17
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector40~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [10]));

// Location: LCFF_X10_Y12_N23
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector48~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [2]));

// Location: LCFF_X10_Y12_N5
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector42~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [8]));

// Location: LCFF_X10_Y12_N15
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [0]));

// Location: LCFF_X10_Y12_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector35~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [15]));

// Location: LCFF_X10_Y12_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector43~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [7]));

// Location: LCFF_X10_Y8_N9
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector41~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [9]));

// Location: LCFF_X10_Y8_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector49~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [1]));

// Location: LCFF_X10_Y8_N25
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector37~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [13]));

// Location: LCFF_X10_Y8_N19
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector45~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [5]));

// Location: LCFF_X10_Y8_N5
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector38~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [12]));

// Location: LCFF_X10_Y8_N23
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector46~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [4]));

// Location: LCFF_X10_Y8_N17
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector39~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [11]));

// Location: LCFF_X10_Y8_N15
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector47~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [3]));

// Location: LCFF_X10_Y11_N5
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector36~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [14]));

// Location: LCFF_X10_Y11_N11
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_data[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector44~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_data [6]));

// Location: LCCOMB_X10_Y6_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|w_data~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]) # (((\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]) # (!\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0])) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [2]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|w_data~0 .lut_mask = 16'hFBFF;
defparam \OV7670_top_inst|OV7670_Capture_inst|w_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector40~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector40~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [10])) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV_data~combout 
// [2])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|w_data [10]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.datac(\OV_data~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector40~0 .lut_mask = 16'hB8B8;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector40~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector40~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector40~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|w_data [10] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|w_data [10] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector40~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [10]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector40~1 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector48~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector48~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & ((\OV_data~combout [2]))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// (\OV7670_top_inst|OV7670_Capture_inst|w_data [2]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_data [2]),
	.datac(\OV_data~combout [2]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector48~0 .lut_mask = 16'hF0CC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector48~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector48~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector48~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|w_data [2] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|w_data [2] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector48~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [2]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector48~1 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector42~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector42~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [8])) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV_data~combout 
// [0])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|w_data [8]),
	.datab(\OV_data~combout [0]),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector42~0 .lut_mask = 16'hAACC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector42~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector42~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector42~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|w_data [8] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|w_data [8] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector42~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [8]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector42~1 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector50~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector50~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV_data~combout [0])) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// ((\OV7670_top_inst|OV7670_Capture_inst|w_data [0])))

	.dataa(vcc),
	.datab(\OV_data~combout [0]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector50~0 .lut_mask = 16'hCCF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector50~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector50~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector50~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|w_data [0] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|w_data [0] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector50~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector50~1 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector35~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector35~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|w_data [15]))) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV_data~combout 
// [7]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.datac(\OV_data~combout [7]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data [15]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector35~0 .lut_mask = 16'hFC30;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector35~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector35~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector35~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|w_data [15] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|w_data [15] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector35~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [15]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector35~1 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector43~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector43~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV_data~combout [7])) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// ((\OV7670_top_inst|OV7670_Capture_inst|w_data [7])))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datac(\OV_data~combout [7]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data [7]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector43~0 .lut_mask = 16'hF3C0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector43~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector43~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector43~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|w_data [7] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|w_data [7] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector43~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [7]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector43~1 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector41~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector41~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [9])) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV_data~combout 
// [1])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|w_data [9]),
	.datab(vcc),
	.datac(\OV_data~combout [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector41~0 .lut_mask = 16'hAAF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector41~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector41~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector41~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [9])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [9])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [9]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector41~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector41~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector49~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector49~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & ((\OV_data~combout [1]))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// (\OV7670_top_inst|OV7670_Capture_inst|w_data [1]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_data [1]),
	.datac(\OV_data~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector49~0 .lut_mask = 16'hE4E4;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector49~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector49~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector49~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [1])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [1])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector49~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector49~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector37~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector37~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [13])) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV_data~combout 
// [5])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|w_data [13]),
	.datab(vcc),
	.datac(\OV_data~combout [5]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector37~0 .lut_mask = 16'hAAF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector37~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector37~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector37~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [13])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [13])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [13]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector37~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector37~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector45~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector45~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & ((\OV_data~combout [5]))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// (\OV7670_top_inst|OV7670_Capture_inst|w_data [5]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_data [5]),
	.datac(\OV_data~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector45~0 .lut_mask = 16'hE4E4;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector45~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector45~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector45~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [5])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [5])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [5]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector45~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector45~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector38~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector38~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [12])) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV_data~combout 
// [4])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|w_data [12]),
	.datab(\OV_data~combout [4]),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector38~0 .lut_mask = 16'hAACC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector38~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector38~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector38~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [12])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [12])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [12]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector38~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector38~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector46~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector46~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV_data~combout [4])) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// ((\OV7670_top_inst|OV7670_Capture_inst|w_data [4])))

	.dataa(vcc),
	.datab(\OV_data~combout [4]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data [4]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector46~0 .lut_mask = 16'hCFC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector46~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector46~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector46~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [4])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [4])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [4]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector46~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector46~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector39~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector39~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|w_data [11]))) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV_data~combout 
// [3]))

	.dataa(\OV_data~combout [3]),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [11]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector39~0 .lut_mask = 16'hF0AA;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector39~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector39~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector39~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [11])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [11])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [11]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector39~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector39~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector47~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector47~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV_data~combout [3])) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// ((\OV7670_top_inst|OV7670_Capture_inst|w_data [3])))

	.dataa(\OV_data~combout [3]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_data [3]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector47~0 .lut_mask = 16'hACAC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector47~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector47~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector47~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_data [3])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_data [3])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [3]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector47~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector47~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector36~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector36~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|w_data [14]))) # (!\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout  & (\OV_data~combout 
// [6]))

	.dataa(vcc),
	.datab(\OV_data~combout [6]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data [14]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector36~0 .lut_mask = 16'hFC0C;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector36~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector36~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|w_data [14]) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector36~0_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector36~0_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [14]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector36~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector36~1 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector44~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector44~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV_data~combout [6])) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// ((\OV7670_top_inst|OV7670_Capture_inst|w_data [6])))

	.dataa(vcc),
	.datab(\OV_data~combout [6]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_data [6]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector44~0 .lut_mask = 16'hCFC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector44~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector44~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|w_data [6]) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector44~0_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector44~0_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_data [6]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector44~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector44~1 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector6~4 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ) # ((\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector6~4 .lut_mask = 16'h0E0C;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~48 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~48_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~48_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~48 .lut_mask = 16'hEAC8;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18 .lut_mask = 16'h2322;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \UART_CTRL_inst|Selector16~5 (
// Equation(s):
// \UART_CTRL_inst|Selector16~5_combout  = (\UART_CTRL_inst|Selector16~3_combout ) # ((!\UART_CTRL_inst|step_cnt [2] & (\UART_CTRL_inst|Selector15~1_combout  & !\UART_CTRL_inst|step_cnt [1])))

	.dataa(\UART_CTRL_inst|step_cnt [2]),
	.datab(\UART_CTRL_inst|Selector15~1_combout ),
	.datac(\UART_CTRL_inst|step_cnt [1]),
	.datad(\UART_CTRL_inst|Selector16~3_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector16~5 .lut_mask = 16'hFF04;
defparam \UART_CTRL_inst|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \UART_CTRL_inst|cmd_flag~2 (
// Equation(s):
// \UART_CTRL_inst|cmd_flag~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (!\UART_CTRL_inst|Equal2~0_combout  & (\UART_CTRL_inst|Equal0~4_combout ))) # (!\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|cmd_flag~regout ))))

	.dataa(\UART_CTRL_inst|Equal2~0_combout ),
	.datab(\UART_CTRL_inst|Equal0~4_combout ),
	.datac(\UART_CTRL_inst|cmd_flag~regout ),
	.datad(\UART_CTRL_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|cmd_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|cmd_flag~2 .lut_mask = 16'h44F0;
defparam \UART_CTRL_inst|cmd_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneii_lcell_comb \UART_CTRL_inst|Selector41~2 (
// Equation(s):
// \UART_CTRL_inst|Selector41~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (\UART_CTRL_inst|Equal0~4_combout  & ((!\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]))))

	.dataa(\UART_CTRL_inst|Equal0~4_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]),
	.datac(\UART_CTRL_inst|Selector2~1_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector41~2 .lut_mask = 16'h0CAC;
defparam \UART_CTRL_inst|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneii_lcell_comb \UART_CTRL_inst|Selector49~2 (
// Equation(s):
// \UART_CTRL_inst|Selector49~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal2~0_combout ) # (!\UART_CTRL_inst|Equal0~4_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector49~2 .lut_mask = 16'hEE2E;
defparam \UART_CTRL_inst|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneii_lcell_comb \UART_CTRL_inst|Selector43~2 (
// Equation(s):
// \UART_CTRL_inst|Selector43~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal2~0_combout ) # (!\UART_CTRL_inst|Equal0~4_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector43~2 .lut_mask = 16'hEE2E;
defparam \UART_CTRL_inst|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneii_lcell_comb \UART_CTRL_inst|Selector51~2 (
// Equation(s):
// \UART_CTRL_inst|Selector51~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (\UART_CTRL_inst|Equal0~4_combout  & ((!\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]))))

	.dataa(\UART_CTRL_inst|Equal0~4_combout ),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector51~2 .lut_mask = 16'h30B8;
defparam \UART_CTRL_inst|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneii_lcell_comb \UART_CTRL_inst|Selector36~2 (
// Equation(s):
// \UART_CTRL_inst|Selector36~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal0~4_combout  & !\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector36~2 .lut_mask = 16'h22E2;
defparam \UART_CTRL_inst|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneii_lcell_comb \UART_CTRL_inst|Selector44~2 (
// Equation(s):
// \UART_CTRL_inst|Selector44~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal2~0_combout )) # (!\UART_CTRL_inst|Equal0~4_combout ))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]))))

	.dataa(\UART_CTRL_inst|Equal0~4_combout ),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector44~2 .lut_mask = 16'hFC74;
defparam \UART_CTRL_inst|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneii_lcell_comb \UART_CTRL_inst|Selector42~2 (
// Equation(s):
// \UART_CTRL_inst|Selector42~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (\UART_CTRL_inst|Equal0~4_combout  & ((!\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]))))

	.dataa(\UART_CTRL_inst|Equal0~4_combout ),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector42~2 .lut_mask = 16'h30B8;
defparam \UART_CTRL_inst|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneii_lcell_comb \UART_CTRL_inst|Selector50~2 (
// Equation(s):
// \UART_CTRL_inst|Selector50~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal2~0_combout )) # (!\UART_CTRL_inst|Equal0~4_combout ))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]))))

	.dataa(\UART_CTRL_inst|Equal0~4_combout ),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector50~2 .lut_mask = 16'hFC74;
defparam \UART_CTRL_inst|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneii_lcell_comb \UART_CTRL_inst|Selector38~2 (
// Equation(s):
// \UART_CTRL_inst|Selector38~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (\UART_CTRL_inst|Equal0~4_combout  & ((!\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]))))

	.dataa(\UART_CTRL_inst|Equal0~4_combout ),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector38~2 .lut_mask = 16'h30B8;
defparam \UART_CTRL_inst|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneii_lcell_comb \UART_CTRL_inst|Selector46~2 (
// Equation(s):
// \UART_CTRL_inst|Selector46~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal2~0_combout ) # (!\UART_CTRL_inst|Equal0~4_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector46~2 .lut_mask = 16'hEE4E;
defparam \UART_CTRL_inst|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneii_lcell_comb \UART_CTRL_inst|Selector39~2 (
// Equation(s):
// \UART_CTRL_inst|Selector39~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal0~4_combout  & !\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector39~2 .lut_mask = 16'h44E4;
defparam \UART_CTRL_inst|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneii_lcell_comb \UART_CTRL_inst|Selector47~2 (
// Equation(s):
// \UART_CTRL_inst|Selector47~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & ((\UART_CTRL_inst|Equal2~0_combout ) # ((!\UART_CTRL_inst|Equal0~4_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]))))

	.dataa(\UART_CTRL_inst|Equal2~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector47~2 .lut_mask = 16'hAFCC;
defparam \UART_CTRL_inst|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneii_lcell_comb \UART_CTRL_inst|Selector40~2 (
// Equation(s):
// \UART_CTRL_inst|Selector40~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (((\UART_CTRL_inst|Equal0~4_combout  & !\UART_CTRL_inst|Equal2~0_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector40~2 .lut_mask = 16'h44E4;
defparam \UART_CTRL_inst|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneii_lcell_comb \UART_CTRL_inst|Selector48~2 (
// Equation(s):
// \UART_CTRL_inst|Selector48~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & ((\UART_CTRL_inst|Equal2~0_combout ) # ((!\UART_CTRL_inst|Equal0~4_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]))))

	.dataa(\UART_CTRL_inst|Equal2~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector48~2 .lut_mask = 16'hAFCC;
defparam \UART_CTRL_inst|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneii_lcell_comb \UART_CTRL_inst|Selector37~2 (
// Equation(s):
// \UART_CTRL_inst|Selector37~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & (!\UART_CTRL_inst|Equal2~0_combout  & (\UART_CTRL_inst|Equal0~4_combout ))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]))))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\UART_CTRL_inst|Equal2~0_combout ),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector37~2 .lut_mask = 16'h7520;
defparam \UART_CTRL_inst|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneii_lcell_comb \UART_CTRL_inst|Selector45~2 (
// Equation(s):
// \UART_CTRL_inst|Selector45~2_combout  = (\UART_CTRL_inst|Selector2~1_combout  & ((\UART_CTRL_inst|Equal2~0_combout ) # ((!\UART_CTRL_inst|Equal0~4_combout )))) # (!\UART_CTRL_inst|Selector2~1_combout  & 
// (((\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]))))

	.dataa(\UART_CTRL_inst|Equal2~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.datac(\UART_CTRL_inst|Equal0~4_combout ),
	.datad(\UART_CTRL_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector45~2 .lut_mask = 16'hAFCC;
defparam \UART_CTRL_inst|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7 .lut_mask = 16'h1415;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout )))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~7_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~6_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8 .lut_mask = 16'h38B8;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9 .lut_mask = 16'hF274;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9_combout  & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~5_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10 .lut_mask = 16'hD860;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13 .lut_mask = 16'h0A0C;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14 .lut_mask = 16'h4FC0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~50 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~50_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] $ (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~50_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~50 .lut_mask = 16'hE756;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneii_lcell_comb \UART_Txd_inst|tx_data[2]~1 (
// Equation(s):
// \UART_Txd_inst|tx_data[2]~1_combout  = !\UART_CTRL_inst|data_out [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [2]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[2]~1 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneii_lcell_comb \UART_Txd_inst|tx_data[0]~2 (
// Equation(s):
// \UART_Txd_inst|tx_data[0]~2_combout  = !\UART_CTRL_inst|data_out [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [0]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[0]~2 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneii_lcell_comb \UART_Txd_inst|tx_data[7]~3 (
// Equation(s):
// \UART_Txd_inst|tx_data[7]~3_combout  = !\UART_CTRL_inst|data_out [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [7]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[7]~3 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneii_lcell_comb \UART_Txd_inst|tx_data[1]~4 (
// Equation(s):
// \UART_Txd_inst|tx_data[1]~4_combout  = !\UART_CTRL_inst|data_out [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [1]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[1]~4 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneii_lcell_comb \UART_Txd_inst|tx_data[5]~5 (
// Equation(s):
// \UART_Txd_inst|tx_data[5]~5_combout  = !\UART_CTRL_inst|data_out [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [5]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[5]~5 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneii_lcell_comb \UART_Txd_inst|tx_data[4]~6 (
// Equation(s):
// \UART_Txd_inst|tx_data[4]~6_combout  = !\UART_CTRL_inst|data_out [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [4]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[4]~6 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneii_lcell_comb \UART_Txd_inst|tx_data[3]~7 (
// Equation(s):
// \UART_Txd_inst|tx_data[3]~7_combout  = !\UART_CTRL_inst|data_out [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_CTRL_inst|data_out [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[3]~7 .lut_mask = 16'h0F0F;
defparam \UART_Txd_inst|tx_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneii_lcell_comb \UART_Txd_inst|tx_data[6]~8 (
// Equation(s):
// \UART_Txd_inst|tx_data[6]~8_combout  = !\UART_CTRL_inst|data_out [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|data_out [6]),
	.cin(gnd),
	.combout(\UART_Txd_inst|tx_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|tx_data[6]~8 .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|tx_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneii_lcell_comb \UART_Txd_inst|Txd~_wirecell (
// Equation(s):
// \UART_Txd_inst|Txd~_wirecell_combout  = !\UART_Txd_inst|Txd~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_Txd_inst|Txd~regout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Txd~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Txd~_wirecell .lut_mask = 16'h00FF;
defparam \UART_Txd_inst|Txd~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y10_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X22_Y9_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCFF_X23_Y8_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X23_Y8_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h1D2E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8 .lut_mask = 16'h55FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X23_Y10_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'h8F80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCFF_X24_Y9_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X24_Y10_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h4400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hF331;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X24_Y8_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X24_Y8_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h00EA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X23_Y8_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h4703;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h0BC1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h15CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]));

// Location: LCFF_X25_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]));

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X11_Y16
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X22_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X22_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X22_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X22_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X22_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X22_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X21_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X21_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X21_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X21_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X21_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X21_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]));

// Location: LCFF_X21_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7]));

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8]));

// Location: LCFF_X21_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9]));

// Location: LCFF_X21_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10]));

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X27_Y15
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X11_Y11
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y14
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y14
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y15
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y17
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y13
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y12
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y10
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_first_bit_number = 20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_first_bit_number = 20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y2
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_first_bit_number = 22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_first_bit_number = 22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_first_bit_number = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_first_bit_number = 24;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y1
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_first_bit_number = 26;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_first_bit_number = 26;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_first_bit_number = 28;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_first_bit_number = 28;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_first_bit_number = 30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_first_bit_number = 30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y6
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_first_bit_number = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_first_bit_number = 32;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y3
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_first_bit_number = 34;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_first_bit_number = 34;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y2
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_first_bit_number = 36;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_first_bit_number = 36;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y9
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_first_bit_number = 38;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_first_bit_number = 38;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y5
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_first_bit_number = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_first_bit_number = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y8
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_first_bit_number = 42;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_first_bit_number = 42;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y4
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_first_bit_number = 44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_first_bit_number = 44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y12
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_first_bit_number = 46;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_first_bit_number = 46;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y7
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_first_bit_number = 48;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_first_bit_number = 48;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y11
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_first_bit_number = 50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_first_bit_number = 50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_first_bit_number = 52;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_first_bit_number = 52;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y13
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_first_bit_number = 54;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_first_bit_number = 54;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y10
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_first_bit_number = 56;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_first_bit_number = 56;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X27_Y16
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~regout }),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_first_bit_number = 58;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_address_width = 11;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_first_bit_number = 58;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_last_address = 2047;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_width = 59;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X23_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ));

// Location: LCFF_X23_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]));

// Location: LCFF_X24_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .lut_mask = 16'hB888;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]));

// Location: LCFF_X13_Y16_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [0]));

// Location: LCFF_X10_Y15_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [1]));

// Location: LCFF_X15_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [2]));

// Location: LCFF_X15_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [3]));

// Location: LCFF_X9_Y15_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [4]));

// Location: LCFF_X10_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [5]));

// Location: LCFF_X8_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [6]));

// Location: LCFF_X6_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [7]));

// Location: LCFF_X14_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [8]));

// Location: LCFF_X15_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [9]));

// Location: LCFF_X12_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [10]));

// Location: LCFF_X12_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [11]));

// Location: LCFF_X10_Y15_N7
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [12]));

// Location: LCFF_X10_Y15_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [13]));

// Location: LCFF_X12_Y15_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [14]));

// Location: LCFF_X12_Y15_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [15]));

// Location: LCFF_X13_Y15_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [16]));

// Location: LCFF_X10_Y16_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [17]));

// Location: LCFF_X14_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [18]));

// Location: LCFF_X14_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [19]));

// Location: LCFF_X12_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [20]));

// Location: LCFF_X12_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [21]));

// Location: LCFF_X9_Y5_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [22]));

// Location: LCFF_X12_Y4_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[23] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV_data~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [23]));

// Location: LCFF_X12_Y5_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[24] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [24]));

// Location: LCFF_X12_Y5_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[25] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [25]));

// Location: LCFF_X12_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[26] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [26]));

// Location: LCFF_X13_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[27] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [27]));

// Location: LCFF_X10_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[28] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [28]));

// Location: LCFF_X10_Y16_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[29] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV_data~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [29]));

// Location: LCFF_X15_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[30] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [30]));

// Location: LCFF_X17_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[31] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_Txd_inst|Txd~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [31]));

// Location: LCFF_X17_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[32] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [32]));

// Location: LCFF_X19_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[33] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [33]));

// Location: LCFF_X23_Y7_N21
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[34] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [34]));

// Location: LCFF_X19_Y7_N3
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[35] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [35]));

// Location: LCFF_X18_Y7_N21
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[36] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [36]));

// Location: LCFF_X17_Y5_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[37] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [37]));

// Location: LCFF_X17_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[38] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [38]));

// Location: LCFF_X17_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[39] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [39]));

// Location: LCFF_X17_Y5_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[40] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [40]));

// Location: LCFF_X28_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[41] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [41]));

// Location: LCFF_X28_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[42] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [42]));

// Location: LCFF_X19_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[43] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [43]));

// Location: LCFF_X18_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[44] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [44]));

// Location: LCFF_X19_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[45] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [45]));

// Location: LCFF_X18_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[46] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [46]));

// Location: LCFF_X18_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[47] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [47]));

// Location: LCFF_X22_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[48] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [48]));

// Location: LCFF_X19_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[49] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [49]));

// Location: LCFF_X8_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[50] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [50]));

// Location: LCFF_X7_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[51] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [51]));

// Location: LCFF_X7_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[52] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [52]));

// Location: LCFF_X7_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[53] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [53]));

// Location: LCFF_X7_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[54] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [54]));

// Location: LCFF_X9_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[55] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [55]));

// Location: LCFF_X8_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[56] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [56]));

// Location: LCFF_X7_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[57] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [57]));

// Location: LCFF_X8_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[58] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [58]));

// Location: LCFF_X13_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [2]));

// Location: LCFF_X9_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [4]));

// Location: LCFF_X9_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [5]));

// Location: LCFF_X8_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [6]));

// Location: LCFF_X8_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [7]));

// Location: LCFF_X14_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [8]));

// Location: LCFF_X14_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [12]));

// Location: LCFF_X14_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [18]));

// Location: LCFF_X13_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[23] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [23]));

// Location: LCFF_X12_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[24] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV_data~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [24]));

// Location: LCFF_X12_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[25] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [25]));

// Location: LCFF_X12_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[26] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [26]));

// Location: LCFF_X13_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[27] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [27]));

// Location: LCFF_X13_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[28] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [28]));

// Location: LCFF_X12_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[29] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV_data~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [29]));

// Location: LCFF_X15_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[30] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [30]));

// Location: LCFF_X17_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[31] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_Txd_inst|Txd~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [31]));

// Location: LCFF_X17_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[35] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [35]));

// Location: LCFF_X17_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[38] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [38]));

// Location: LCFF_X17_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[42] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [42]));

// Location: LCFF_X16_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[44] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [44]));

// Location: LCFF_X13_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[45] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [45]));

// Location: LCFF_X17_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[46] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [46]));

// Location: LCFF_X18_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[47] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [47]));

// Location: LCFF_X7_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[50] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [50]));

// Location: LCFF_X7_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[52] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [52]));

// Location: LCFF_X7_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[53] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [53]));

// Location: LCFF_X7_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[54] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [54]));

// Location: LCFF_X8_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[55] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [55]));

// Location: LCFF_X22_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ));

// Location: LCFF_X22_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]));

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]));

// Location: LCFF_X23_Y13_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]));

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ));

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]));

// Location: LCFF_X24_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]));

// Location: LCFF_X24_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]));

// Location: LCFF_X24_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]));

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h000F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'h10D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'h5444;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'hFF0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ));

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h5500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ));

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hCCC8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h66E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]));

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]));

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]));

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h2E22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]));

// Location: LCFF_X22_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ));

// Location: LCFF_X22_Y13_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ));

// Location: LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]));

// Location: LCFF_X24_Y13_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]));

// Location: LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ));

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h0008;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hFF0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2 .lut_mask = 16'hF2F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'h40C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'h0055;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6 .lut_mask = 16'hFF33;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h7788;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h5100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'h7F80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h5100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ));

// Location: LCFF_X13_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~regout ));

// Location: LCFF_X12_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~regout ));

// Location: LCFF_X12_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~regout ));

// Location: LCFF_X12_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~regout ));

// Location: LCCOMB_X12_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~regout ));

// Location: LCFF_X13_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ));

// Location: LCFF_X14_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ));

// Location: LCFF_X14_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ));

// Location: LCFF_X8_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ));

// Location: LCFF_X8_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ));

// Location: LCFF_X9_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ));

// Location: LCFF_X9_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ));

// Location: LCCOMB_X9_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ));

// Location: LCFF_X7_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~regout ));

// Location: LCFF_X7_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~regout ));

// Location: LCFF_X8_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~regout ));

// Location: LCFF_X8_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~regout ));

// Location: LCCOMB_X8_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~regout ));

// Location: LCFF_X16_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~regout ));

// Location: LCFF_X16_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~regout ));

// Location: LCFF_X16_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~regout ));

// Location: LCFF_X16_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~regout ));

// Location: LCFF_X13_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~regout ));

// Location: LCFF_X14_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~regout ));

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~regout ));

// Location: LCFF_X14_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~regout ));

// Location: LCFF_X14_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~regout ));

// Location: LCFF_X14_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~regout ));

// Location: LCFF_X15_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~regout ));

// Location: LCCOMB_X14_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h55F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ));

// Location: LCFF_X25_Y13_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ));

// Location: LCFF_X25_Y13_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ));

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ));

// Location: LCFF_X25_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ));

// Location: LCFF_X25_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ));

// Location: LCFF_X25_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ));

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ));

// Location: LCFF_X25_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ));

// Location: LCFF_X25_Y13_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ));

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h0F04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h5150;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hD0D4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]));

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]));

// Location: LCFF_X21_Y13_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]));

// Location: LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ));

// Location: LCFF_X22_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ));

// Location: LCFF_X21_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]));

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h4440;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]));

// Location: LCFF_X24_Y13_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]));

// Location: LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0088;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'h6090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'h5540;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~regout ));

// Location: LCFF_X12_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~regout ));

// Location: LCFF_X12_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~regout ));

// Location: LCFF_X13_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~regout ));

// Location: LCFF_X12_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~regout ));

// Location: LCFF_X13_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~regout ));

// Location: LCFF_X14_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~regout ));

// Location: LCFF_X13_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ));

// Location: LCFF_X13_Y15_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ));

// Location: LCFF_X14_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ));

// Location: LCFF_X12_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ));

// Location: LCFF_X12_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ));

// Location: LCFF_X14_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ));

// Location: LCFF_X8_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ));

// Location: LCFF_X8_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ));

// Location: LCFF_X9_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ));

// Location: LCFF_X9_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ));

// Location: LCFF_X13_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ));

// Location: LCFF_X10_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [58]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~regout ));

// Location: LCFF_X7_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [55]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~regout ));

// Location: LCFF_X7_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [54]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~regout ));

// Location: LCFF_X8_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [53]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~regout ));

// Location: LCFF_X8_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [52]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~regout ));

// Location: LCFF_X16_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [42]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~regout ));

// Location: LCFF_X16_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [38]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~regout ));

// Location: LCFF_X16_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~regout ));

// Location: LCFF_X16_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~regout ));

// Location: LCFF_X16_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~regout ));

// Location: LCFF_X13_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~regout ));

// Location: LCFF_X14_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~regout ));

// Location: LCFF_X12_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [50]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~regout ));

// Location: LCFF_X12_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [49]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~regout ));

// Location: LCFF_X14_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [47]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~regout ));

// Location: LCFF_X14_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [46]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~regout ));

// Location: LCFF_X13_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [45]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~regout ));

// Location: LCFF_X15_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [44]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~regout ));

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23 .lut_mask = 16'h00E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24 .lut_mask = 16'h00E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25 .lut_mask = 16'h00A8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26 .lut_mask = 16'h5400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29 .lut_mask = 16'h00E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31 .lut_mask = 16'h3200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]));

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .lut_mask = 16'h4440;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h0AAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]));

// Location: LCFF_X21_Y13_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]));

// Location: LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ));

// Location: LCFF_X22_Y13_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ));

// Location: LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]));

// Location: LCFF_X24_Y13_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]));

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .lut_mask = 16'h90F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'h0F08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]));

// Location: LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]));

// Location: LCFF_X21_Y13_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]));

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ));

// Location: LCFF_X22_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ));

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]));

// Location: LCFF_X23_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]));

// Location: LCFF_X25_Y13_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]));

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]));

// Location: LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]));

// Location: LCFF_X21_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]));

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ));

// Location: LCFF_X22_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ));

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]));

// Location: LCFF_X24_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ));

// Location: LCFF_X23_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]));

// Location: LCFF_X25_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]));

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]));

// Location: LCCOMB_X21_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]));

// Location: LCFF_X21_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]));

// Location: LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ));

// Location: LCFF_X22_Y13_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ));

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]));

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~24_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ));

// Location: LCFF_X23_Y13_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]));

// Location: LCFF_X24_Y13_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]));

// Location: LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]));

// Location: LCCOMB_X21_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]));

// Location: LCFF_X21_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]));

// Location: LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ));

// Location: LCFF_X22_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ));

// Location: LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]));

// Location: LCFF_X24_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ));

// Location: LCFF_X23_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]));

// Location: LCFF_X24_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]));

// Location: LCCOMB_X23_Y13_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]));

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h30F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]));

// Location: LCFF_X21_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]));

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ));

// Location: LCFF_X22_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ));

// Location: LCCOMB_X21_Y13_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]));

// Location: LCFF_X24_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ));

// Location: LCFF_X23_Y13_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]));

// Location: LCFF_X24_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]));

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]));

// Location: LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h30F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]));

// Location: LCFF_X21_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]));

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ));

// Location: LCFF_X22_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ));

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]));

// Location: LCFF_X24_Y13_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ));

// Location: LCFF_X23_Y13_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]));

// Location: LCFF_X25_Y13_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]));

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]));

// Location: LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h30F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]));

// Location: LCFF_X21_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]));

// Location: LCCOMB_X21_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ));

// Location: LCFF_X22_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ));

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]));

// Location: LCFF_X24_Y13_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~28_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ));

// Location: LCFF_X23_Y13_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]));

// Location: LCFF_X25_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]));

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]));

// Location: LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]));

// Location: LCFF_X21_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]));

// Location: LCCOMB_X21_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ));

// Location: LCFF_X22_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ));

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]));

// Location: LCFF_X24_Y13_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ));

// Location: LCFF_X23_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]));

// Location: LCFF_X24_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]));

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]));

// Location: LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h30F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]));

// Location: LCFF_X21_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]));

// Location: LCCOMB_X21_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ));

// Location: LCFF_X22_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ));

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]));

// Location: LCFF_X24_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~30_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ));

// Location: LCFF_X23_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]));

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]));

// Location: LCCOMB_X21_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]));

// Location: LCFF_X19_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]));

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ));

// Location: LCFF_X22_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ));

// Location: LCCOMB_X21_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]));

// Location: LCFF_X24_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~31_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ));

// Location: LCFF_X23_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]));

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]));

// Location: LCCOMB_X21_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]));

// Location: LCFF_X19_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]));

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ));

// Location: LCFF_X18_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ));

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]));

// Location: LCFF_X24_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~32_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ));

// Location: LCFF_X23_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]));

// Location: LCCOMB_X23_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]));

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]));

// Location: LCFF_X19_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]));

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ));

// Location: LCFF_X18_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ));

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]));

// Location: LCFF_X23_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]));

// Location: LCCOMB_X23_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]));

// Location: LCFF_X19_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]));

// Location: LCCOMB_X19_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ));

// Location: LCFF_X18_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ));

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]));

// Location: LCFF_X23_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]));

// Location: LCCOMB_X23_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]));

// Location: LCFF_X19_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]));

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ));

// Location: LCFF_X22_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ));

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]));

// Location: LCFF_X23_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]));

// Location: LCCOMB_X23_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]));

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]));

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ));

// Location: LCFF_X18_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ));

// Location: LCCOMB_X19_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]));

// Location: LCFF_X23_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]));

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]));

// Location: LCFF_X19_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]));

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ));

// Location: LCFF_X18_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ));

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]));

// Location: LCFF_X23_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]));

// Location: LCCOMB_X23_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]));

// Location: LCFF_X19_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]));

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout ));

// Location: LCFF_X18_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout ));

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]));

// Location: LCFF_X23_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]));

// Location: LCCOMB_X23_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]));

// Location: LCFF_X21_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]));

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout ));

// Location: LCFF_X18_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout ));

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]));

// Location: LCFF_X23_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]));

// Location: LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]));

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout ));

// Location: LCFF_X22_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout ));

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]));

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]));

// Location: LCCOMB_X23_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hB8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout ));

// Location: LCFF_X22_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout ));

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]));

// Location: LCFF_X15_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]));

// Location: LCCOMB_X23_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 .lut_mask = 16'hF700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]));

// Location: LCFF_X15_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]));

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y16_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ));

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0 .lut_mask = 16'hF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]));

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y16_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ));

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'h7FFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hF4F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y16_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ));

// Location: LCFF_X15_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]));

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ));

// Location: LCFF_X10_Y15_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ));

// Location: LCFF_X13_Y16_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ));

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]));

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ));

// Location: LCFF_X15_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ));

// Location: LCFF_X10_Y15_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ));

// Location: LCFF_X13_Y16_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ));

// Location: LCFF_X15_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]));

// Location: LCCOMB_X15_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y15_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ));

// Location: LCFF_X15_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ));

// Location: LCFF_X15_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ));

// Location: LCFF_X10_Y15_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ));

// Location: LCFF_X15_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]));

// Location: LCCOMB_X15_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ));

// Location: LCFF_X9_Y15_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ));

// Location: LCFF_X15_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ));

// Location: LCFF_X15_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ));

// Location: LCFF_X15_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]));

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ));

// Location: LCFF_X10_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ));

// Location: LCFF_X9_Y15_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ));

// Location: LCFF_X15_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ));

// Location: LCFF_X15_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]));

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ));

// Location: LCFF_X8_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ));

// Location: LCFF_X10_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ));

// Location: LCFF_X9_Y15_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ));

// Location: LCFF_X15_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]));

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ));

// Location: LCFF_X6_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ));

// Location: LCFF_X8_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ));

// Location: LCFF_X10_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ));

// Location: LCFF_X15_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]));

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ));

// Location: LCFF_X16_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ));

// Location: LCFF_X6_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ));

// Location: LCFF_X8_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ));

// Location: LCFF_X15_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]));

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ));

// Location: LCFF_X16_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ));

// Location: LCFF_X16_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ));

// Location: LCFF_X6_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ));

// Location: LCFF_X15_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]));

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ));

// Location: LCFF_X9_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ));

// Location: LCFF_X16_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ));

// Location: LCFF_X15_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ));

// Location: LCFF_X10_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]));

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y15_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ));

// Location: LCFF_X12_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ));

// Location: LCFF_X12_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ));

// Location: LCFF_X16_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ));

// Location: LCFF_X10_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]));

// Location: LCCOMB_X10_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y15_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ));

// Location: LCFF_X10_Y15_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ));

// Location: LCFF_X12_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ));

// Location: LCFF_X12_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ));

// Location: LCFF_X10_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]));

// Location: LCCOMB_X10_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y15_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ));

// Location: LCFF_X10_Y15_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ));

// Location: LCFF_X10_Y15_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ));

// Location: LCFF_X12_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ));

// Location: LCFF_X10_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]));

// Location: LCCOMB_X10_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y15_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ));

// Location: LCFF_X12_Y15_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ));

// Location: LCFF_X10_Y15_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ));

// Location: LCFF_X10_Y15_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ));

// Location: LCFF_X10_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]));

// Location: LCCOMB_X10_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ));

// Location: LCFF_X12_Y15_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ));

// Location: LCFF_X12_Y15_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ));

// Location: LCFF_X10_Y15_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ));

// Location: LCFF_X10_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]));

// Location: LCCOMB_X10_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y16_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ));

// Location: LCFF_X12_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ));

// Location: LCFF_X12_Y15_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ));

// Location: LCFF_X12_Y15_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ));

// Location: LCFF_X10_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]));

// Location: LCCOMB_X10_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ));

// Location: LCFF_X10_Y16_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ));

// Location: LCFF_X12_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ));

// Location: LCFF_X12_Y15_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ));

// Location: LCFF_X10_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]));

// Location: LCCOMB_X10_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ));

// Location: LCFF_X15_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ));

// Location: LCFF_X10_Y16_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ));

// Location: LCFF_X12_Y15_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ));

// Location: LCFF_X10_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]));

// Location: LCCOMB_X10_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ));

// Location: LCFF_X15_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ));

// Location: LCFF_X15_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ));

// Location: LCFF_X10_Y16_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ));

// Location: LCFF_X10_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]));

// Location: LCCOMB_X10_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ));

// Location: LCFF_X12_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ));

// Location: LCFF_X15_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ));

// Location: LCFF_X15_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ));

// Location: LCFF_X10_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]));

// Location: LCCOMB_X10_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y5_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ));

// Location: LCFF_X12_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ));

// Location: LCFF_X12_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ));

// Location: LCFF_X15_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ));

// Location: LCFF_X10_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]));

// Location: LCCOMB_X10_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y4_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ));

// Location: LCFF_X9_Y5_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ));

// Location: LCFF_X12_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ));

// Location: LCFF_X12_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ));

// Location: LCFF_X10_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]));

// Location: LCCOMB_X10_Y9_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ));

// Location: LCFF_X12_Y4_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ));

// Location: LCFF_X9_Y5_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ));

// Location: LCFF_X12_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ));

// Location: LCFF_X10_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]));

// Location: LCCOMB_X10_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ));

// Location: LCFF_X12_Y5_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ));

// Location: LCFF_X12_Y4_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ));

// Location: LCFF_X9_Y5_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ));

// Location: LCFF_X10_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]));

// Location: LCCOMB_X10_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y4_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ));

// Location: LCFF_X12_Y5_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ));

// Location: LCFF_X12_Y5_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ));

// Location: LCFF_X12_Y4_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ));

// Location: LCFF_X10_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]));

// Location: LCCOMB_X10_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y1_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ));

// Location: LCFF_X12_Y4_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ));

// Location: LCFF_X12_Y5_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ));

// Location: LCFF_X12_Y5_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ));

// Location: LCFF_X10_Y5_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]));

// Location: LCCOMB_X10_Y9_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ));

// Location: LCFF_X12_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ));

// Location: LCFF_X12_Y4_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ));

// Location: LCFF_X12_Y5_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ));

// Location: LCFF_X10_Y5_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]));

// Location: LCCOMB_X10_Y5_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y16_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ));

// Location: LCFF_X10_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ));

// Location: LCFF_X12_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ));

// Location: LCFF_X12_Y4_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ));

// Location: LCFF_X26_Y5_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]));

// Location: LCCOMB_X10_Y5_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y4_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ));

// Location: LCFF_X10_Y16_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ));

// Location: LCFF_X10_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ));

// Location: LCFF_X13_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ));

// Location: LCFF_X26_Y5_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [33]));

// Location: LCCOMB_X26_Y5_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [33]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y4_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ));

// Location: LCFF_X12_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ));

// Location: LCFF_X10_Y16_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ));

// Location: LCFF_X10_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ));

// Location: LCFF_X26_Y5_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [34]));

// Location: LCCOMB_X26_Y5_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [34]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ));

// Location: LCFF_X16_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ));

// Location: LCFF_X15_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ));

// Location: LCFF_X10_Y16_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ));

// Location: LCFF_X26_Y5_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [35]));

// Location: LCCOMB_X26_Y5_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [35]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~regout ));

// Location: LCFF_X18_Y7_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ));

// Location: LCFF_X17_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ));

// Location: LCFF_X15_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ));

// Location: LCFF_X26_Y5_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [36]));

// Location: LCCOMB_X26_Y5_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [36]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~regout ));

// Location: LCFF_X26_Y7_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~regout ));

// Location: LCFF_X17_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ));

// Location: LCFF_X17_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ));

// Location: LCFF_X26_Y5_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [37]));

// Location: LCCOMB_X26_Y5_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [37]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~regout ));

// Location: LCFF_X23_Y7_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~regout ));

// Location: LCFF_X26_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~regout ));

// Location: LCFF_X17_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ));

// Location: LCFF_X26_Y5_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [38]));

// Location: LCCOMB_X26_Y5_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [38]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~regout ));

// Location: LCFF_X23_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~regout ));

// Location: LCFF_X23_Y7_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~regout ));

// Location: LCFF_X26_Y7_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~regout ));

// Location: LCFF_X26_Y5_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [39]));

// Location: LCCOMB_X26_Y5_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [39]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~regout ));

// Location: LCFF_X26_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~regout ));

// Location: LCFF_X23_Y7_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~regout ));

// Location: LCFF_X23_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [34]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~regout ));

// Location: LCFF_X26_Y5_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [40]));

// Location: LCCOMB_X26_Y5_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [40]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~regout ));

// Location: LCFF_X17_Y5_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~regout ));

// Location: LCFF_X26_Y7_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~regout ));

// Location: LCFF_X23_Y7_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~regout ));

// Location: LCFF_X26_Y5_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [41]));

// Location: LCCOMB_X26_Y5_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [41]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~regout ));

// Location: LCFF_X17_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~regout ));

// Location: LCFF_X17_Y5_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~regout ));

// Location: LCFF_X26_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~regout ));

// Location: LCFF_X26_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [42]));

// Location: LCCOMB_X26_Y5_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [42]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~regout ));

// Location: LCFF_X26_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~regout ));

// Location: LCFF_X17_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~regout ));

// Location: LCFF_X17_Y5_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~regout ));

// Location: LCFF_X26_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [43]));

// Location: LCCOMB_X26_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [43]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~regout ));

// Location: LCFF_X17_Y5_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~regout ));

// Location: LCFF_X18_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~regout ));

// Location: LCFF_X17_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~regout ));

// Location: LCFF_X26_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [44]));

// Location: LCCOMB_X26_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [44]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~regout ));

// Location: LCFF_X28_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~regout ));

// Location: LCFF_X17_Y5_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~regout ));

// Location: LCFF_X17_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [39]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~regout ));

// Location: LCFF_X26_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [45]));

// Location: LCCOMB_X26_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [45]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~regout ));

// Location: LCFF_X28_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~regout ));

// Location: LCFF_X28_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~regout ));

// Location: LCFF_X17_Y5_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~regout ));

// Location: LCFF_X26_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [46]));

// Location: LCCOMB_X26_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [46]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~regout ));

// Location: LCFF_X19_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~regout ));

// Location: LCFF_X28_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~regout ));

// Location: LCFF_X28_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [41]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~regout ));

// Location: LCFF_X26_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [47]));

// Location: LCCOMB_X26_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [47]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~regout ));

// Location: LCFF_X19_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~regout ));

// Location: LCFF_X19_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~regout ));

// Location: LCFF_X28_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~regout ));

// Location: LCFF_X26_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [48]));

// Location: LCCOMB_X26_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [48]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~regout ));

// Location: LCFF_X23_Y7_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~regout ));

// Location: LCFF_X19_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~regout ));

// Location: LCFF_X19_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [43]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~regout ));

// Location: LCFF_X26_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [49]));

// Location: LCCOMB_X26_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [49]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~regout ));

// Location: LCFF_X19_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~regout ));

// Location: LCFF_X23_Y7_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~regout ));

// Location: LCFF_X19_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~regout ));

// Location: LCFF_X26_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [50]));

// Location: LCCOMB_X26_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a49 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [50]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~regout ));

// Location: LCFF_X19_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~regout ));

// Location: LCFF_X19_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~regout ));

// Location: LCFF_X23_Y7_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~regout ));

// Location: LCFF_X26_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [51]));

// Location: LCCOMB_X26_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [51]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~regout ));

// Location: LCFF_X24_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~regout ));

// Location: LCFF_X19_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~regout ));

// Location: LCFF_X19_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~regout ));

// Location: LCFF_X26_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [52]));

// Location: LCCOMB_X26_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [52]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a51 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~regout ));

// Location: LCFF_X24_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~regout ));

// Location: LCFF_X24_Y7_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~regout ));

// Location: LCFF_X19_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~regout ));

// Location: LCFF_X26_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [53]));

// Location: LCCOMB_X26_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~regout ));

// Location: LCFF_X8_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~regout ));

// Location: LCFF_X23_Y7_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~regout ));

// Location: LCFF_X23_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~regout ));

// Location: LCFF_X26_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [54]));

// Location: LCCOMB_X26_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a53 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [54]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~regout ));

// Location: LCFF_X14_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~regout ));

// Location: LCFF_X8_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~regout ));

// Location: LCFF_X23_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~regout ));

// Location: LCFF_X26_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [55]));

// Location: LCCOMB_X26_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54~portadataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~regout ));

// Location: LCFF_X8_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~regout ));

// Location: LCFF_X13_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~regout ));

// Location: LCFF_X8_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [50]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~regout ));

// Location: LCFF_X26_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [56]));

// Location: LCCOMB_X26_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [56]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a55 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~regout ));

// Location: LCFF_X12_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~regout ));

// Location: LCFF_X8_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~regout ));

// Location: LCFF_X7_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~regout ));

// Location: LCFF_X26_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [57]));

// Location: LCCOMB_X26_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [57]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~regout ));

// Location: LCFF_X26_Y13_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~regout ));

// Location: LCFF_X12_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~regout ));

// Location: LCFF_X8_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~regout ));

// Location: LCFF_X23_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [58]));

// Location: LCCOMB_X26_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [58]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a57 ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~regout ));

// Location: LCFF_X12_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~regout ));

// Location: LCFF_X26_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~regout ));

// Location: LCFF_X12_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~regout ));

// Location: LCCOMB_X23_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58~portadataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 .lut_mask = 16'hBFAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~regout ));

// Location: LCFF_X13_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~regout ));

// Location: LCFF_X12_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~regout ));

// Location: LCFF_X10_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~regout ));

// Location: LCFF_X16_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~regout ));

// Location: LCFF_X10_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~regout ));

// Location: LCFF_X12_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~regout ));

// Location: LCFF_X12_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~regout ));

// Location: LCFF_X16_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~regout ));

// Location: LCFF_X10_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~regout ));

// Location: LCFF_X12_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~regout ));

// Location: LCFF_X16_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~regout ));

// Location: LCFF_X10_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~regout ));

// Location: LCFF_X16_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~regout ));

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h0770;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10 .lut_mask = 16'h2D0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 .lut_mask = 16'h000E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33 .lut_mask = 16'hF0FA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19 .lut_mask = 16'hACA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [132]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [134]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [44]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [133]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [134]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [44]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [137]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [135]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [45]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [136]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [45]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [137]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [139]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [138]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [46]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [140]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [140]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [46]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [143]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [141]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [47]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [142]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [47]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [143]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [151]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [150]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [50]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [152]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [50]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [152]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [173]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [171]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [57]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [172]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [29]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [30]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [31]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [96]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [32]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [97]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [102]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [104]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [34]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [103]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [105]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [35]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [107]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [106]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 .lut_mask = 16'hEE27;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [35]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [107]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [115]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [114]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [38]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [116]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [116]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [38]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [121]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [120]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [40]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [122]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [124]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [123]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [41]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [125]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [126]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [128]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [42]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [127]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [128]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [42]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [129]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [131]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [43]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [130]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [156]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [158]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [52]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [157]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [52]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [158]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [159]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [160]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [53]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [161]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [161]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [53]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [163]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [162]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [54]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [164]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [54]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [164]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [165]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [167]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [55]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [166]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [167]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [55]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hE4E7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .lut_mask = 16'hEE47;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [24]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 .lut_mask = 16'hE2E7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[2]));
// synopsys translate_off
defparam \OV_data[2]~I .input_async_reset = "none";
defparam \OV_data[2]~I .input_power_up = "low";
defparam \OV_data[2]~I .input_register_mode = "none";
defparam \OV_data[2]~I .input_sync_reset = "none";
defparam \OV_data[2]~I .oe_async_reset = "none";
defparam \OV_data[2]~I .oe_power_up = "low";
defparam \OV_data[2]~I .oe_register_mode = "none";
defparam \OV_data[2]~I .oe_sync_reset = "none";
defparam \OV_data[2]~I .operation_mode = "input";
defparam \OV_data[2]~I .output_async_reset = "none";
defparam \OV_data[2]~I .output_power_up = "low";
defparam \OV_data[2]~I .output_register_mode = "none";
defparam \OV_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[7]));
// synopsys translate_off
defparam \OV_data[7]~I .input_async_reset = "none";
defparam \OV_data[7]~I .input_power_up = "low";
defparam \OV_data[7]~I .input_register_mode = "none";
defparam \OV_data[7]~I .input_sync_reset = "none";
defparam \OV_data[7]~I .oe_async_reset = "none";
defparam \OV_data[7]~I .oe_power_up = "low";
defparam \OV_data[7]~I .oe_register_mode = "none";
defparam \OV_data[7]~I .oe_sync_reset = "none";
defparam \OV_data[7]~I .operation_mode = "input";
defparam \OV_data[7]~I .output_async_reset = "none";
defparam \OV_data[7]~I .output_power_up = "low";
defparam \OV_data[7]~I .output_register_mode = "none";
defparam \OV_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[1]));
// synopsys translate_off
defparam \OV_data[1]~I .input_async_reset = "none";
defparam \OV_data[1]~I .input_power_up = "low";
defparam \OV_data[1]~I .input_register_mode = "none";
defparam \OV_data[1]~I .input_sync_reset = "none";
defparam \OV_data[1]~I .oe_async_reset = "none";
defparam \OV_data[1]~I .oe_power_up = "low";
defparam \OV_data[1]~I .oe_register_mode = "none";
defparam \OV_data[1]~I .oe_sync_reset = "none";
defparam \OV_data[1]~I .operation_mode = "input";
defparam \OV_data[1]~I .output_async_reset = "none";
defparam \OV_data[1]~I .output_power_up = "low";
defparam \OV_data[1]~I .output_register_mode = "none";
defparam \OV_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[5]));
// synopsys translate_off
defparam \OV_data[5]~I .input_async_reset = "none";
defparam \OV_data[5]~I .input_power_up = "low";
defparam \OV_data[5]~I .input_register_mode = "none";
defparam \OV_data[5]~I .input_sync_reset = "none";
defparam \OV_data[5]~I .oe_async_reset = "none";
defparam \OV_data[5]~I .oe_power_up = "low";
defparam \OV_data[5]~I .oe_register_mode = "none";
defparam \OV_data[5]~I .oe_sync_reset = "none";
defparam \OV_data[5]~I .operation_mode = "input";
defparam \OV_data[5]~I .output_async_reset = "none";
defparam \OV_data[5]~I .output_power_up = "low";
defparam \OV_data[5]~I .output_register_mode = "none";
defparam \OV_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[4]));
// synopsys translate_off
defparam \OV_data[4]~I .input_async_reset = "none";
defparam \OV_data[4]~I .input_power_up = "low";
defparam \OV_data[4]~I .input_register_mode = "none";
defparam \OV_data[4]~I .input_sync_reset = "none";
defparam \OV_data[4]~I .oe_async_reset = "none";
defparam \OV_data[4]~I .oe_power_up = "low";
defparam \OV_data[4]~I .oe_register_mode = "none";
defparam \OV_data[4]~I .oe_sync_reset = "none";
defparam \OV_data[4]~I .operation_mode = "input";
defparam \OV_data[4]~I .output_async_reset = "none";
defparam \OV_data[4]~I .output_power_up = "low";
defparam \OV_data[4]~I .output_register_mode = "none";
defparam \OV_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[3]));
// synopsys translate_off
defparam \OV_data[3]~I .input_async_reset = "none";
defparam \OV_data[3]~I .input_power_up = "low";
defparam \OV_data[3]~I .input_register_mode = "none";
defparam \OV_data[3]~I .input_sync_reset = "none";
defparam \OV_data[3]~I .oe_async_reset = "none";
defparam \OV_data[3]~I .oe_power_up = "low";
defparam \OV_data[3]~I .oe_register_mode = "none";
defparam \OV_data[3]~I .oe_sync_reset = "none";
defparam \OV_data[3]~I .operation_mode = "input";
defparam \OV_data[3]~I .output_async_reset = "none";
defparam \OV_data[3]~I .output_power_up = "low";
defparam \OV_data[3]~I .output_register_mode = "none";
defparam \OV_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[6]));
// synopsys translate_off
defparam \OV_data[6]~I .input_async_reset = "none";
defparam \OV_data[6]~I .input_power_up = "low";
defparam \OV_data[6]~I .input_register_mode = "none";
defparam \OV_data[6]~I .input_sync_reset = "none";
defparam \OV_data[6]~I .oe_async_reset = "none";
defparam \OV_data[6]~I .oe_power_up = "low";
defparam \OV_data[6]~I .oe_register_mode = "none";
defparam \OV_data[6]~I .oe_sync_reset = "none";
defparam \OV_data[6]~I .operation_mode = "input";
defparam \OV_data[6]~I .output_async_reset = "none";
defparam \OV_data[6]~I .output_power_up = "low";
defparam \OV_data[6]~I .output_register_mode = "none";
defparam \OV_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[34]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[34]~feeder_combout  = \UART_CTRL_inst|send_cnt [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[35]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[35]~feeder_combout  = \UART_CTRL_inst|send_cnt [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[35]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[35]~feeder_combout  = \UART_CTRL_inst|send_cnt [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[36]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[36]~feeder_combout  = \UART_CTRL_inst|send_cnt [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[37]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[37]~feeder_combout  = \UART_CTRL_inst|send_cnt [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[39]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[39]~feeder_combout  = \UART_CTRL_inst|send_cnt [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[41]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[41]~feeder_combout  = \UART_CTRL_inst|send_cnt [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[42]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[42]~feeder_combout  = \UART_CTRL_inst|send_cnt [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[43]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[43]~feeder_combout  = \UART_CTRL_inst|send_cnt [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[44]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[44]~feeder_combout  = \UART_CTRL_inst|send_cnt [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[44]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[44]~feeder_combout  = \UART_CTRL_inst|send_cnt [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[45]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[45]~feeder_combout  = \UART_CTRL_inst|send_cnt [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[45]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout  = \UART_CTRL_inst|send_cnt [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[46]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout  = \UART_CTRL_inst|send_cnt [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[47]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout  = \UART_CTRL_inst|send_cnt [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[47]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[47]~feeder_combout  = \UART_CTRL_inst|send_cnt [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[48]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[48]~feeder_combout  = \UART_CTRL_inst|send_cnt [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[49]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[49]~feeder_combout  = \UART_CTRL_inst|send_cnt [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[50]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[50]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[50]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[51]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[51]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[55]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[55]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[55]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[55]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[56]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[56]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[57]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[57]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[58]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[58]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[19]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [45]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [51]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [52]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [58]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~23_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~25_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~27_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~29_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y15_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[30]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout  = \OV_vsync~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_vsync~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[30]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[30]~feeder_combout  = \OV_vsync~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_vsync~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[24]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout  = \OV_data~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[22]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout  = \OV_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[23]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout  = \OV_data~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[27]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout  = \OV_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[27]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout  = \OV_data~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[26]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout  = \OV_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[26]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout  = \OV_data~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[25]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout  = \OV_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[25]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout  = \OV_data~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[28]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout  = \OV_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[28]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout  = \OV_data~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SYS_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SYS_CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SYS_CLK));
// synopsys translate_off
defparam \SYS_CLK~I .input_async_reset = "none";
defparam \SYS_CLK~I .input_power_up = "low";
defparam \SYS_CLK~I .input_register_mode = "none";
defparam \SYS_CLK~I .input_sync_reset = "none";
defparam \SYS_CLK~I .oe_async_reset = "none";
defparam \SYS_CLK~I .oe_power_up = "low";
defparam \SYS_CLK~I .oe_register_mode = "none";
defparam \SYS_CLK~I .oe_sync_reset = "none";
defparam \SYS_CLK~I .operation_mode = "input";
defparam \SYS_CLK~I .output_async_reset = "none";
defparam \SYS_CLK~I .output_power_up = "low";
defparam \SYS_CLK~I .output_register_mode = "none";
defparam \SYS_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \OV_UART_pll_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\SYS_CLK~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\OV_UART_pll_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \OV_UART_pll_inst|altpll_component|pll .bandwidth = 0;
defparam \OV_UART_pll_inst|altpll_component|pll .bandwidth_type = "low";
defparam \OV_UART_pll_inst|altpll_component|pll .c0_high = 2;
defparam \OV_UART_pll_inst|altpll_component|pll .c0_initial = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .c0_low = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .c0_mode = "odd";
defparam \OV_UART_pll_inst|altpll_component|pll .c0_ph = 0;
defparam \OV_UART_pll_inst|altpll_component|pll .c1_high = 8;
defparam \OV_UART_pll_inst|altpll_component|pll .c1_initial = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .c1_low = 7;
defparam \OV_UART_pll_inst|altpll_component|pll .c1_mode = "odd";
defparam \OV_UART_pll_inst|altpll_component|pll .c1_ph = 0;
defparam \OV_UART_pll_inst|altpll_component|pll .c2_mode = "bypass";
defparam \OV_UART_pll_inst|altpll_component|pll .c2_ph = 0;
defparam \OV_UART_pll_inst|altpll_component|pll .charge_pump_current = 80;
defparam \OV_UART_pll_inst|altpll_component|pll .clk0_counter = "c1";
defparam \OV_UART_pll_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \OV_UART_pll_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \OV_UART_pll_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \OV_UART_pll_inst|altpll_component|pll .clk1_counter = "c0";
defparam \OV_UART_pll_inst|altpll_component|pll .clk1_divide_by = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \OV_UART_pll_inst|altpll_component|pll .clk1_multiply_by = 10;
defparam \OV_UART_pll_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \OV_UART_pll_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \OV_UART_pll_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \OV_UART_pll_inst|altpll_component|pll .compensate_clock = "clk1";
defparam \OV_UART_pll_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \OV_UART_pll_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \OV_UART_pll_inst|altpll_component|pll .inclk0_input_frequency = 50000;
defparam \OV_UART_pll_inst|altpll_component|pll .inclk1_input_frequency = 50000;
defparam \OV_UART_pll_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \OV_UART_pll_inst|altpll_component|pll .loop_filter_c = 3;
defparam \OV_UART_pll_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \OV_UART_pll_inst|altpll_component|pll .m = 30;
defparam \OV_UART_pll_inst|altpll_component|pll .m_initial = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .m_ph = 0;
defparam \OV_UART_pll_inst|altpll_component|pll .n = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .operation_mode = "normal";
defparam \OV_UART_pll_inst|altpll_component|pll .pfd_max = 100000;
defparam \OV_UART_pll_inst|altpll_component|pll .pfd_min = 2484;
defparam \OV_UART_pll_inst|altpll_component|pll .pll_compensation_delay = 3544;
defparam \OV_UART_pll_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \OV_UART_pll_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \OV_UART_pll_inst|altpll_component|pll .simulation_type = "timing";
defparam \OV_UART_pll_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \OV_UART_pll_inst|altpll_component|pll .vco_center = 1333;
defparam \OV_UART_pll_inst|altpll_component|pll .vco_max = 2000;
defparam \OV_UART_pll_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \OV_UART_pll_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\OV_UART_pll_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \OV_UART_pll_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \OV_UART_pll_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector5~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector5~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # 
// (\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector5~0 .lut_mask = 16'hFFFE;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout  & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0])

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30 .lut_mask = 16'h0C0C;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST_N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST_N));
// synopsys translate_off
defparam \RST_N~I .input_async_reset = "none";
defparam \RST_N~I .input_power_up = "low";
defparam \RST_N~I .input_register_mode = "none";
defparam \RST_N~I .input_sync_reset = "none";
defparam \RST_N~I .oe_async_reset = "none";
defparam \RST_N~I .oe_power_up = "low";
defparam \RST_N~I .oe_register_mode = "none";
defparam \RST_N~I .oe_sync_reset = "none";
defparam \RST_N~I .operation_mode = "input";
defparam \RST_N~I .output_async_reset = "none";
defparam \RST_N~I .output_power_up = "low";
defparam \RST_N~I .output_register_mode = "none";
defparam \RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \RST_N~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\RST_N~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_N~clkctrl_outclk ));
// synopsys translate_off
defparam \RST_N~clkctrl .clock_type = "global clock";
defparam \RST_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X12_Y13_N31
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[0]~30_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0]));

// Location: LCCOMB_X13_Y13_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1] $ (VCC))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0] & 
// (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1] & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0] & \OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16 .lut_mask = 16'h6688;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y13_N1
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1]));

// Location: LCCOMB_X13_Y13_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[1]~17 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2]));

// Location: LCCOMB_X12_Y13_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal0~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~0_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2])

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~0 .lut_mask = 16'h0055;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal0~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~2_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Equal0~1_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1] & 
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~0_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Equal0~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [0]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~2 .lut_mask = 16'h0200;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[2]~19 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~21 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N5
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[3]~20_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [3]));

// Location: LCCOMB_X13_Y13_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[4]~23 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~25 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N9
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[5]~24_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [5]));

// Location: LCCOMB_X13_Y13_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[7]~29 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~32 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N15
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[8]~31_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [8]));

// Location: LCCOMB_X13_Y13_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[9]~34 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~36 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N19
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[10]~35_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [10]));

// Location: LCCOMB_X13_Y13_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[11]~38 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N23
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12]));

// Location: LCCOMB_X13_Y13_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[12]~40 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42 )) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42 ) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~42 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~43_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14]));

// Location: LCCOMB_X13_Y13_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45_combout  = (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15] & (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~46  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15] & !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[14]~44 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~46 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N29
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~45_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15]));

// Location: LCFF_X13_Y13_N25
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[13]~41_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13]));

// Location: LCCOMB_X12_Y13_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal0~4 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~4_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15] & (!\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14] & 
// !\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [12]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [15]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [14]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [13]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~4 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47_combout  = \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~46  $ (\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [16]),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[15]~46 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47 .lut_mask = 16'h0FF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y13_N31
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt[16]~47_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [16]));

// Location: LCCOMB_X12_Y13_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal0~5 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout  = (((\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [16]) # (!\OV7670_top_inst|OV7670_Capture_inst|Equal0~4_combout )) # (!\OV7670_top_inst|OV7670_Capture_inst|Equal0~2_combout )) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|Equal0~3_combout )

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Equal0~3_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal0~2_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Equal0~4_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|wait_cnt [16]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~5 .lut_mask = 16'hFF7F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|flag_wait~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|flag_wait~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ) # (!\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout )

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal0~5_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|flag_wait~0 .lut_mask = 16'hF3F3;
defparam \OV7670_top_inst|OV7670_Capture_inst|flag_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N23
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|flag_wait (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ));

// Location: LCCOMB_X8_Y13_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector5~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector5~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector5~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ))) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector5~0_combout  & \OV7670_top_inst|OV7670_Capture_inst|start_init~regout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector5~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector5~1 .lut_mask = 16'hD5C0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N23
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|start_init (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ));

// Location: LCCOMB_X18_Y6_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ) # (\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout )

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0 .lut_mask = 16'hFCFC;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N25
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ));

// Location: LCCOMB_X18_Y6_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder_combout  = \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder .lut_mask = 16'hFF00;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N19
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~feeder_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ));

// Location: LCCOMB_X18_Y6_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout  & (\OV7670_top_inst|OV7670_Capture_inst|start_init~regout  & (!\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ) # ((\OV7670_top_inst|OV7670_Capture_inst|start_init~regout  & !\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0 .lut_mask = 16'h5D0C;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N13
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|state.STOP (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|state.STOP~regout ));

// Location: LCCOMB_X18_Y6_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|state.STOP~regout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout  & \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|state.STOP~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0 .lut_mask = 16'hFAF0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout  & \OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0 .lut_mask = 16'hFFC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N1
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|init_done (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ));

// Location: LCCOMB_X8_Y13_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ) # ((\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout  & \OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0 .lut_mask = 16'hFAF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N31
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|state.INIT (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ));

// Location: LCCOMB_X8_Y13_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|always2~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|always2~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout  & (!\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout  & \OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|flag_wait~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|init_done~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~0 .lut_mask = 16'h2200;
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_vsync~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_vsync~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_vsync));
// synopsys translate_off
defparam \OV_vsync~I .input_async_reset = "none";
defparam \OV_vsync~I .input_power_up = "low";
defparam \OV_vsync~I .input_register_mode = "none";
defparam \OV_vsync~I .input_sync_reset = "none";
defparam \OV_vsync~I .oe_async_reset = "none";
defparam \OV_vsync~I .oe_power_up = "low";
defparam \OV_vsync~I .oe_register_mode = "none";
defparam \OV_vsync~I .oe_sync_reset = "none";
defparam \OV_vsync~I .operation_mode = "input";
defparam \OV_vsync~I .output_async_reset = "none";
defparam \OV_vsync~I .output_power_up = "low";
defparam \OV_vsync~I .output_register_mode = "none";
defparam \OV_vsync~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y13_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|edge_vs_now (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV_vsync~combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout ));

// Location: LCCOMB_X12_Y13_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder .lut_mask = 16'hFF00;
defparam \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~feeder_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~regout ));

// Location: LCCOMB_X12_Y13_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|always2~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|always2~2_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~regout  & \OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout )

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~regout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~2 .lut_mask = 16'h3300;
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  & (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0800;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7 .lut_mask = 16'h0FF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X9_Y6_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~7_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X8_Y6_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5 .lut_mask = 16'hF078;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X8_Y6_N14
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0004;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0050;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4 .lut_mask = 16'hF078;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~4_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X8_Y6_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2 .lut_mask = 16'hF03C;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N23
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~2_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X8_Y6_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9])

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6666;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N19
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCFF_X13_Y6_N31
cycloneii_lcell_ff \UART_CTRL_inst|state.CMD (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|Selector2~1_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|state.CMD~regout ));

// Location: LCCOMB_X17_Y8_N14
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[0]~18 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[0]~18_combout  = \UART_CTRL_inst|send_cnt [0] $ (VCC)
// \UART_CTRL_inst|send_cnt[0]~19  = CARRY(\UART_CTRL_inst|send_cnt [0])

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_CTRL_inst|send_cnt[0]~18_combout ),
	.cout(\UART_CTRL_inst|send_cnt[0]~19 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[0]~18 .lut_mask = 16'h33CC;
defparam \UART_CTRL_inst|send_cnt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[11]~41 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[11]~41_combout  = (\UART_CTRL_inst|send_cnt [11] & (!\UART_CTRL_inst|send_cnt[10]~40 )) # (!\UART_CTRL_inst|send_cnt [11] & ((\UART_CTRL_inst|send_cnt[10]~40 ) # (GND)))
// \UART_CTRL_inst|send_cnt[11]~42  = CARRY((!\UART_CTRL_inst|send_cnt[10]~40 ) # (!\UART_CTRL_inst|send_cnt [11]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[10]~40 ),
	.combout(\UART_CTRL_inst|send_cnt[11]~41_combout ),
	.cout(\UART_CTRL_inst|send_cnt[11]~42 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[11]~41 .lut_mask = 16'h3C3F;
defparam \UART_CTRL_inst|send_cnt[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[12]~43 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[12]~43_combout  = (\UART_CTRL_inst|send_cnt [12] & (\UART_CTRL_inst|send_cnt[11]~42  $ (GND))) # (!\UART_CTRL_inst|send_cnt [12] & (!\UART_CTRL_inst|send_cnt[11]~42  & VCC))
// \UART_CTRL_inst|send_cnt[12]~44  = CARRY((\UART_CTRL_inst|send_cnt [12] & !\UART_CTRL_inst|send_cnt[11]~42 ))

	.dataa(\UART_CTRL_inst|send_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[11]~42 ),
	.combout(\UART_CTRL_inst|send_cnt[12]~43_combout ),
	.cout(\UART_CTRL_inst|send_cnt[12]~44 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[12]~43 .lut_mask = 16'hA50A;
defparam \UART_CTRL_inst|send_cnt[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[13]~45 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[13]~45_combout  = (\UART_CTRL_inst|send_cnt [13] & (!\UART_CTRL_inst|send_cnt[12]~44 )) # (!\UART_CTRL_inst|send_cnt [13] & ((\UART_CTRL_inst|send_cnt[12]~44 ) # (GND)))
// \UART_CTRL_inst|send_cnt[13]~46  = CARRY((!\UART_CTRL_inst|send_cnt[12]~44 ) # (!\UART_CTRL_inst|send_cnt [13]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[12]~44 ),
	.combout(\UART_CTRL_inst|send_cnt[13]~45_combout ),
	.cout(\UART_CTRL_inst|send_cnt[13]~46 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[13]~45 .lut_mask = 16'h3C3F;
defparam \UART_CTRL_inst|send_cnt[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y7_N9
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[13] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[13]~45_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [13]));

// Location: LCCOMB_X17_Y7_N22
cycloneii_lcell_comb \UART_CTRL_inst|Equal2~0 (
// Equation(s):
// \UART_CTRL_inst|Equal2~0_combout  = (\UART_CTRL_inst|send_cnt [16]) # ((\UART_CTRL_inst|send_cnt [11]) # ((\UART_CTRL_inst|send_cnt [13]) # (\UART_CTRL_inst|send_cnt [10])))

	.dataa(\UART_CTRL_inst|send_cnt [16]),
	.datab(\UART_CTRL_inst|send_cnt [11]),
	.datac(\UART_CTRL_inst|send_cnt [13]),
	.datad(\UART_CTRL_inst|send_cnt [10]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal2~0 .lut_mask = 16'hFFFE;
defparam \UART_CTRL_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~3 (
// Equation(s):
// \UART_CTRL_inst|Equal0~3_combout  = (!\UART_CTRL_inst|send_cnt [9] & !\UART_CTRL_inst|send_cnt [8])

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [9]),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [8]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~3 .lut_mask = 16'h0033;
defparam \UART_CTRL_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N7
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[12] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[12]~43_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [12]));

// Location: LCCOMB_X17_Y7_N10
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[14]~47 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[14]~47_combout  = (\UART_CTRL_inst|send_cnt [14] & (\UART_CTRL_inst|send_cnt[13]~46  $ (GND))) # (!\UART_CTRL_inst|send_cnt [14] & (!\UART_CTRL_inst|send_cnt[13]~46  & VCC))
// \UART_CTRL_inst|send_cnt[14]~48  = CARRY((\UART_CTRL_inst|send_cnt [14] & !\UART_CTRL_inst|send_cnt[13]~46 ))

	.dataa(\UART_CTRL_inst|send_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[13]~46 ),
	.combout(\UART_CTRL_inst|send_cnt[14]~47_combout ),
	.cout(\UART_CTRL_inst|send_cnt[14]~48 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[14]~47 .lut_mask = 16'hA50A;
defparam \UART_CTRL_inst|send_cnt[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y7_N11
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[14] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[14]~47_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [14]));

// Location: LCCOMB_X17_Y7_N26
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~0 (
// Equation(s):
// \UART_CTRL_inst|Equal0~0_combout  = (!\UART_CTRL_inst|send_cnt [15] & (!\UART_CTRL_inst|send_cnt [12] & (!\UART_CTRL_inst|send_cnt [0] & !\UART_CTRL_inst|send_cnt [14])))

	.dataa(\UART_CTRL_inst|send_cnt [15]),
	.datab(\UART_CTRL_inst|send_cnt [12]),
	.datac(\UART_CTRL_inst|send_cnt [0]),
	.datad(\UART_CTRL_inst|send_cnt [14]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \UART_CTRL_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[5]~29 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[5]~29_combout  = (\UART_CTRL_inst|send_cnt [5] & (!\UART_CTRL_inst|send_cnt[4]~28 )) # (!\UART_CTRL_inst|send_cnt [5] & ((\UART_CTRL_inst|send_cnt[4]~28 ) # (GND)))
// \UART_CTRL_inst|send_cnt[5]~30  = CARRY((!\UART_CTRL_inst|send_cnt[4]~28 ) # (!\UART_CTRL_inst|send_cnt [5]))

	.dataa(\UART_CTRL_inst|send_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[4]~28 ),
	.combout(\UART_CTRL_inst|send_cnt[5]~29_combout ),
	.cout(\UART_CTRL_inst|send_cnt[5]~30 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[5]~29 .lut_mask = 16'h5A5F;
defparam \UART_CTRL_inst|send_cnt[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y8_N25
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[5]~29_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [5]));

// Location: LCCOMB_X17_Y8_N2
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~2 (
// Equation(s):
// \UART_CTRL_inst|Equal0~2_combout  = (!\UART_CTRL_inst|send_cnt [7] & (!\UART_CTRL_inst|send_cnt [6] & (!\UART_CTRL_inst|send_cnt [5] & !\UART_CTRL_inst|send_cnt [4])))

	.dataa(\UART_CTRL_inst|send_cnt [7]),
	.datab(\UART_CTRL_inst|send_cnt [6]),
	.datac(\UART_CTRL_inst|send_cnt [5]),
	.datad(\UART_CTRL_inst|send_cnt [4]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \UART_CTRL_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~4 (
// Equation(s):
// \UART_CTRL_inst|Equal0~4_combout  = (\UART_CTRL_inst|Equal0~1_combout  & (\UART_CTRL_inst|Equal0~3_combout  & (\UART_CTRL_inst|Equal0~0_combout  & \UART_CTRL_inst|Equal0~2_combout )))

	.dataa(\UART_CTRL_inst|Equal0~1_combout ),
	.datab(\UART_CTRL_inst|Equal0~3_combout ),
	.datac(\UART_CTRL_inst|Equal0~0_combout ),
	.datad(\UART_CTRL_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \UART_CTRL_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneii_lcell_comb \UART_CTRL_inst|Equal2~1 (
// Equation(s):
// \UART_CTRL_inst|Equal2~1_combout  = (\UART_CTRL_inst|Equal2~0_combout ) # (!\UART_CTRL_inst|Equal0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_CTRL_inst|Equal2~0_combout ),
	.datad(\UART_CTRL_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal2~1 .lut_mask = 16'hF0FF;
defparam \UART_CTRL_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \UART_CTRL_inst|Selector1~0 (
// Equation(s):
// \UART_CTRL_inst|Selector1~0_combout  = (!\UART_CTRL_inst|state.IDLE~regout  & ((!\UART_CTRL_inst|Equal0~4_combout ) # (!\UART_CTRL_inst|Equal0~5_combout )))

	.dataa(\UART_CTRL_inst|state.IDLE~regout ),
	.datab(vcc),
	.datac(\UART_CTRL_inst|Equal0~5_combout ),
	.datad(\UART_CTRL_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector1~0 .lut_mask = 16'h0555;
defparam \UART_CTRL_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCCOMB_X9_Y6_N6
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N7
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [0]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [0]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 .lut_mask = 16'h78F0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCFF_X9_Y8_N29
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCFF_X9_Y6_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [1]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X9_Y6_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [1]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X9_Y6_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCCOMB_X9_Y6_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [0] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [0])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [1]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [1]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [0] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [0]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [1]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneii_lcell_comb \UART_CTRL_inst|Selector0~1 (
// Equation(s):
// \UART_CTRL_inst|Selector0~1_combout  = (!\UART_CTRL_inst|Selector0~0_combout  & ((\UART_CTRL_inst|rd_req~regout ) # ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]) # (!\UART_CTRL_inst|Selector1~0_combout ))))

	.dataa(\UART_CTRL_inst|Selector0~0_combout ),
	.datab(\UART_CTRL_inst|rd_req~regout ),
	.datac(\UART_CTRL_inst|Selector1~0_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector0~1 .lut_mask = 16'h5545;
defparam \UART_CTRL_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \UART_CTRL_inst|Selector1~1 (
// Equation(s):
// \UART_CTRL_inst|Selector1~1_combout  = (\UART_Txd_inst|tx_busy~regout  & ((\UART_CTRL_inst|state.LATCH~regout ) # ((\UART_CTRL_inst|rd_req~regout  & \UART_CTRL_inst|Selector1~0_combout )))) # (!\UART_Txd_inst|tx_busy~regout  & 
// (\UART_CTRL_inst|rd_req~regout  & (\UART_CTRL_inst|Selector1~0_combout )))

	.dataa(\UART_Txd_inst|tx_busy~regout ),
	.datab(\UART_CTRL_inst|rd_req~regout ),
	.datac(\UART_CTRL_inst|Selector1~0_combout ),
	.datad(\UART_CTRL_inst|state.LATCH~regout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector1~1 .lut_mask = 16'hEAC0;
defparam \UART_CTRL_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N27
cycloneii_lcell_ff \UART_CTRL_inst|state.LATCH (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|Selector1~1_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|state.LATCH~regout ));

// Location: LCFF_X14_Y6_N15
cycloneii_lcell_ff \UART_CTRL_inst|state.SEND (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|Selector3~1_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|state.SEND~regout ));

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \UART_CTRL_inst|Selector17~0 (
// Equation(s):
// \UART_CTRL_inst|Selector17~0_combout  = (\UART_CTRL_inst|step_cnt [1] & ((\UART_CTRL_inst|step_cnt [2] & ((\UART_CTRL_inst|step_cnt [0]))) # (!\UART_CTRL_inst|step_cnt [2] & (!\UART_Txd_inst|tx_busy~regout )))) # (!\UART_CTRL_inst|step_cnt [1] & 
// ((\UART_CTRL_inst|step_cnt [2] $ (!\UART_CTRL_inst|step_cnt [0])) # (!\UART_Txd_inst|tx_busy~regout )))

	.dataa(\UART_CTRL_inst|step_cnt [1]),
	.datab(\UART_Txd_inst|tx_busy~regout ),
	.datac(\UART_CTRL_inst|step_cnt [2]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector17~0 .lut_mask = 16'hF317;
defparam \UART_CTRL_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \UART_CTRL_inst|Selector17~1 (
// Equation(s):
// \UART_CTRL_inst|Selector17~1_combout  = (\UART_CTRL_inst|Selector3~1_combout  & \UART_CTRL_inst|Selector17~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_CTRL_inst|Selector3~1_combout ),
	.datad(\UART_CTRL_inst|Selector17~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector17~1 .lut_mask = 16'hF000;
defparam \UART_CTRL_inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \UART_CTRL_inst|Selector17~2 (
// Equation(s):
// \UART_CTRL_inst|Selector17~2_combout  = (\UART_CTRL_inst|Selector17~1_combout ) # ((\UART_CTRL_inst|step_cnt [0] & ((\UART_CTRL_inst|Selector2~1_combout ) # (\UART_CTRL_inst|Selector1~1_combout ))))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\UART_CTRL_inst|Selector1~1_combout ),
	.datac(\UART_CTRL_inst|step_cnt [0]),
	.datad(\UART_CTRL_inst|Selector17~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector17~2 .lut_mask = 16'hFFE0;
defparam \UART_CTRL_inst|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N23
cycloneii_lcell_ff \UART_CTRL_inst|step_cnt[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector17~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|step_cnt [0]));

// Location: LCCOMB_X14_Y6_N18
cycloneii_lcell_comb \UART_CTRL_inst|tx_req~0 (
// Equation(s):
// \UART_CTRL_inst|tx_req~0_combout  = (\UART_CTRL_inst|step_cnt [1] & (((!\UART_CTRL_inst|step_cnt [2] & \UART_CTRL_inst|step_cnt [0])) # (!\UART_CTRL_inst|tx_req~regout ))) # (!\UART_CTRL_inst|step_cnt [1] & (!\UART_CTRL_inst|tx_req~regout  & 
// ((\UART_CTRL_inst|step_cnt [2]) # (\UART_CTRL_inst|step_cnt [0]))))

	.dataa(\UART_CTRL_inst|step_cnt [1]),
	.datab(\UART_CTRL_inst|tx_req~regout ),
	.datac(\UART_CTRL_inst|step_cnt [2]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|tx_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|tx_req~0 .lut_mask = 16'h3B32;
defparam \UART_CTRL_inst|tx_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneii_lcell_comb \UART_CTRL_inst|tx_req~1 (
// Equation(s):
// \UART_CTRL_inst|tx_req~1_combout  = (\UART_CTRL_inst|Selector3~1_combout  & (((!\UART_Txd_inst|tx_busy~regout  & \UART_CTRL_inst|tx_req~regout )) # (!\UART_CTRL_inst|tx_req~0_combout ))) # (!\UART_CTRL_inst|Selector3~1_combout  & 
// (((\UART_CTRL_inst|tx_req~regout ))))

	.dataa(\UART_CTRL_inst|Selector3~1_combout ),
	.datab(\UART_Txd_inst|tx_busy~regout ),
	.datac(\UART_CTRL_inst|tx_req~regout ),
	.datad(\UART_CTRL_inst|tx_req~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|tx_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|tx_req~1 .lut_mask = 16'h70FA;
defparam \UART_CTRL_inst|tx_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N1
cycloneii_lcell_ff \UART_CTRL_inst|tx_req (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|tx_req~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|tx_req~regout ));

// Location: LCCOMB_X14_Y7_N30
cycloneii_lcell_comb \UART_Txd_inst|bit_cnt~3 (
// Equation(s):
// \UART_Txd_inst|bit_cnt~3_combout  = (\UART_Txd_inst|STATE.SEND~regout  & !\UART_Txd_inst|bit_cnt [0])

	.dataa(\UART_Txd_inst|STATE.SEND~regout ),
	.datab(vcc),
	.datac(\UART_Txd_inst|bit_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Txd_inst|bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|bit_cnt~3 .lut_mask = 16'h0A0A;
defparam \UART_Txd_inst|bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N0
cycloneii_lcell_comb \UART_Txd_inst|baud_count[0]~17 (
// Equation(s):
// \UART_Txd_inst|baud_count[0]~17_combout  = \UART_Txd_inst|baud_count [0] $ (VCC)
// \UART_Txd_inst|baud_count[0]~18  = CARRY(\UART_Txd_inst|baud_count [0])

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Txd_inst|baud_count[0]~17_combout ),
	.cout(\UART_Txd_inst|baud_count[0]~18 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[0]~17 .lut_mask = 16'h33CC;
defparam \UART_Txd_inst|baud_count[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N1
cycloneii_lcell_ff \UART_Txd_inst|baud_count[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[0]~17_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [0]));

// Location: LCCOMB_X6_Y9_N2
cycloneii_lcell_comb \UART_Txd_inst|baud_count[1]~19 (
// Equation(s):
// \UART_Txd_inst|baud_count[1]~19_combout  = (\UART_Txd_inst|baud_count [1] & (!\UART_Txd_inst|baud_count[0]~18 )) # (!\UART_Txd_inst|baud_count [1] & ((\UART_Txd_inst|baud_count[0]~18 ) # (GND)))
// \UART_Txd_inst|baud_count[1]~20  = CARRY((!\UART_Txd_inst|baud_count[0]~18 ) # (!\UART_Txd_inst|baud_count [1]))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[0]~18 ),
	.combout(\UART_Txd_inst|baud_count[1]~19_combout ),
	.cout(\UART_Txd_inst|baud_count[1]~20 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[1]~19 .lut_mask = 16'h3C3F;
defparam \UART_Txd_inst|baud_count[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N3
cycloneii_lcell_ff \UART_Txd_inst|baud_count[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[1]~19_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [1]));

// Location: LCCOMB_X6_Y9_N4
cycloneii_lcell_comb \UART_Txd_inst|baud_count[2]~21 (
// Equation(s):
// \UART_Txd_inst|baud_count[2]~21_combout  = (\UART_Txd_inst|baud_count [2] & (\UART_Txd_inst|baud_count[1]~20  $ (GND))) # (!\UART_Txd_inst|baud_count [2] & (!\UART_Txd_inst|baud_count[1]~20  & VCC))
// \UART_Txd_inst|baud_count[2]~22  = CARRY((\UART_Txd_inst|baud_count [2] & !\UART_Txd_inst|baud_count[1]~20 ))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[1]~20 ),
	.combout(\UART_Txd_inst|baud_count[2]~21_combout ),
	.cout(\UART_Txd_inst|baud_count[2]~22 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[2]~21 .lut_mask = 16'hC30C;
defparam \UART_Txd_inst|baud_count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N5
cycloneii_lcell_ff \UART_Txd_inst|baud_count[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[2]~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [2]));

// Location: LCCOMB_X6_Y9_N8
cycloneii_lcell_comb \UART_Txd_inst|baud_count[4]~25 (
// Equation(s):
// \UART_Txd_inst|baud_count[4]~25_combout  = (\UART_Txd_inst|baud_count [4] & (\UART_Txd_inst|baud_count[3]~24  $ (GND))) # (!\UART_Txd_inst|baud_count [4] & (!\UART_Txd_inst|baud_count[3]~24  & VCC))
// \UART_Txd_inst|baud_count[4]~26  = CARRY((\UART_Txd_inst|baud_count [4] & !\UART_Txd_inst|baud_count[3]~24 ))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[3]~24 ),
	.combout(\UART_Txd_inst|baud_count[4]~25_combout ),
	.cout(\UART_Txd_inst|baud_count[4]~26 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[4]~25 .lut_mask = 16'hC30C;
defparam \UART_Txd_inst|baud_count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N9
cycloneii_lcell_ff \UART_Txd_inst|baud_count[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[4]~25_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [4]));

// Location: LCCOMB_X6_Y9_N14
cycloneii_lcell_comb \UART_Txd_inst|baud_count[7]~31 (
// Equation(s):
// \UART_Txd_inst|baud_count[7]~31_combout  = (\UART_Txd_inst|baud_count [7] & (!\UART_Txd_inst|baud_count[6]~30 )) # (!\UART_Txd_inst|baud_count [7] & ((\UART_Txd_inst|baud_count[6]~30 ) # (GND)))
// \UART_Txd_inst|baud_count[7]~32  = CARRY((!\UART_Txd_inst|baud_count[6]~30 ) # (!\UART_Txd_inst|baud_count [7]))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[6]~30 ),
	.combout(\UART_Txd_inst|baud_count[7]~31_combout ),
	.cout(\UART_Txd_inst|baud_count[7]~32 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[7]~31 .lut_mask = 16'h3C3F;
defparam \UART_Txd_inst|baud_count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N15
cycloneii_lcell_ff \UART_Txd_inst|baud_count[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[7]~31_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [7]));

// Location: LCCOMB_X6_Y9_N16
cycloneii_lcell_comb \UART_Txd_inst|baud_count[8]~33 (
// Equation(s):
// \UART_Txd_inst|baud_count[8]~33_combout  = (\UART_Txd_inst|baud_count [8] & (\UART_Txd_inst|baud_count[7]~32  $ (GND))) # (!\UART_Txd_inst|baud_count [8] & (!\UART_Txd_inst|baud_count[7]~32  & VCC))
// \UART_Txd_inst|baud_count[8]~34  = CARRY((\UART_Txd_inst|baud_count [8] & !\UART_Txd_inst|baud_count[7]~32 ))

	.dataa(\UART_Txd_inst|baud_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[7]~32 ),
	.combout(\UART_Txd_inst|baud_count[8]~33_combout ),
	.cout(\UART_Txd_inst|baud_count[8]~34 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[8]~33 .lut_mask = 16'hA50A;
defparam \UART_Txd_inst|baud_count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneii_lcell_comb \UART_Txd_inst|baud_count[9]~35 (
// Equation(s):
// \UART_Txd_inst|baud_count[9]~35_combout  = (\UART_Txd_inst|baud_count [9] & (!\UART_Txd_inst|baud_count[8]~34 )) # (!\UART_Txd_inst|baud_count [9] & ((\UART_Txd_inst|baud_count[8]~34 ) # (GND)))
// \UART_Txd_inst|baud_count[9]~36  = CARRY((!\UART_Txd_inst|baud_count[8]~34 ) # (!\UART_Txd_inst|baud_count [9]))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[8]~34 ),
	.combout(\UART_Txd_inst|baud_count[9]~35_combout ),
	.cout(\UART_Txd_inst|baud_count[9]~36 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[9]~35 .lut_mask = 16'h3C3F;
defparam \UART_Txd_inst|baud_count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N19
cycloneii_lcell_ff \UART_Txd_inst|baud_count[9] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[9]~35_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [9]));

// Location: LCCOMB_X6_Y9_N20
cycloneii_lcell_comb \UART_Txd_inst|baud_count[10]~37 (
// Equation(s):
// \UART_Txd_inst|baud_count[10]~37_combout  = (\UART_Txd_inst|baud_count [10] & (\UART_Txd_inst|baud_count[9]~36  $ (GND))) # (!\UART_Txd_inst|baud_count [10] & (!\UART_Txd_inst|baud_count[9]~36  & VCC))
// \UART_Txd_inst|baud_count[10]~38  = CARRY((\UART_Txd_inst|baud_count [10] & !\UART_Txd_inst|baud_count[9]~36 ))

	.dataa(\UART_Txd_inst|baud_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[9]~36 ),
	.combout(\UART_Txd_inst|baud_count[10]~37_combout ),
	.cout(\UART_Txd_inst|baud_count[10]~38 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[10]~37 .lut_mask = 16'hA50A;
defparam \UART_Txd_inst|baud_count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
cycloneii_lcell_comb \UART_Txd_inst|baud_count[11]~39 (
// Equation(s):
// \UART_Txd_inst|baud_count[11]~39_combout  = (\UART_Txd_inst|baud_count [11] & (!\UART_Txd_inst|baud_count[10]~38 )) # (!\UART_Txd_inst|baud_count [11] & ((\UART_Txd_inst|baud_count[10]~38 ) # (GND)))
// \UART_Txd_inst|baud_count[11]~40  = CARRY((!\UART_Txd_inst|baud_count[10]~38 ) # (!\UART_Txd_inst|baud_count [11]))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[10]~38 ),
	.combout(\UART_Txd_inst|baud_count[11]~39_combout ),
	.cout(\UART_Txd_inst|baud_count[11]~40 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[11]~39 .lut_mask = 16'h3C3F;
defparam \UART_Txd_inst|baud_count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N23
cycloneii_lcell_ff \UART_Txd_inst|baud_count[11] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[11]~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [11]));

// Location: LCCOMB_X6_Y9_N24
cycloneii_lcell_comb \UART_Txd_inst|baud_count[12]~41 (
// Equation(s):
// \UART_Txd_inst|baud_count[12]~41_combout  = (\UART_Txd_inst|baud_count [12] & (\UART_Txd_inst|baud_count[11]~40  $ (GND))) # (!\UART_Txd_inst|baud_count [12] & (!\UART_Txd_inst|baud_count[11]~40  & VCC))
// \UART_Txd_inst|baud_count[12]~42  = CARRY((\UART_Txd_inst|baud_count [12] & !\UART_Txd_inst|baud_count[11]~40 ))

	.dataa(\UART_Txd_inst|baud_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[11]~40 ),
	.combout(\UART_Txd_inst|baud_count[12]~41_combout ),
	.cout(\UART_Txd_inst|baud_count[12]~42 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[12]~41 .lut_mask = 16'hA50A;
defparam \UART_Txd_inst|baud_count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
cycloneii_lcell_comb \UART_Txd_inst|baud_count[13]~43 (
// Equation(s):
// \UART_Txd_inst|baud_count[13]~43_combout  = (\UART_Txd_inst|baud_count [13] & (!\UART_Txd_inst|baud_count[12]~42 )) # (!\UART_Txd_inst|baud_count [13] & ((\UART_Txd_inst|baud_count[12]~42 ) # (GND)))
// \UART_Txd_inst|baud_count[13]~44  = CARRY((!\UART_Txd_inst|baud_count[12]~42 ) # (!\UART_Txd_inst|baud_count [13]))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[12]~42 ),
	.combout(\UART_Txd_inst|baud_count[13]~43_combout ),
	.cout(\UART_Txd_inst|baud_count[13]~44 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[13]~43 .lut_mask = 16'h3C3F;
defparam \UART_Txd_inst|baud_count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N27
cycloneii_lcell_ff \UART_Txd_inst|baud_count[13] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[13]~43_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [13]));

// Location: LCCOMB_X6_Y9_N28
cycloneii_lcell_comb \UART_Txd_inst|baud_count[14]~45 (
// Equation(s):
// \UART_Txd_inst|baud_count[14]~45_combout  = (\UART_Txd_inst|baud_count [14] & (\UART_Txd_inst|baud_count[13]~44  $ (GND))) # (!\UART_Txd_inst|baud_count [14] & (!\UART_Txd_inst|baud_count[13]~44  & VCC))
// \UART_Txd_inst|baud_count[14]~46  = CARRY((\UART_Txd_inst|baud_count [14] & !\UART_Txd_inst|baud_count[13]~44 ))

	.dataa(vcc),
	.datab(\UART_Txd_inst|baud_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_Txd_inst|baud_count[13]~44 ),
	.combout(\UART_Txd_inst|baud_count[14]~45_combout ),
	.cout(\UART_Txd_inst|baud_count[14]~46 ));
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[14]~45 .lut_mask = 16'hC30C;
defparam \UART_Txd_inst|baud_count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N29
cycloneii_lcell_ff \UART_Txd_inst|baud_count[14] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[14]~45_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [14]));

// Location: LCCOMB_X6_Y9_N30
cycloneii_lcell_comb \UART_Txd_inst|baud_count[15]~47 (
// Equation(s):
// \UART_Txd_inst|baud_count[15]~47_combout  = \UART_Txd_inst|baud_count[14]~46  $ (\UART_Txd_inst|baud_count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_Txd_inst|baud_count [15]),
	.cin(\UART_Txd_inst|baud_count[14]~46 ),
	.combout(\UART_Txd_inst|baud_count[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|baud_count[15]~47 .lut_mask = 16'h0FF0;
defparam \UART_Txd_inst|baud_count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y9_N31
cycloneii_lcell_ff \UART_Txd_inst|baud_count[15] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[15]~47_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [15]));

// Location: LCFF_X6_Y9_N25
cycloneii_lcell_ff \UART_Txd_inst|baud_count[12] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[12]~41_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [12]));

// Location: LCCOMB_X7_Y9_N28
cycloneii_lcell_comb \UART_Txd_inst|Equal0~4 (
// Equation(s):
// \UART_Txd_inst|Equal0~4_combout  = (\UART_Txd_inst|baud_count [14]) # ((\UART_Txd_inst|baud_count [13]) # ((\UART_Txd_inst|baud_count [15]) # (\UART_Txd_inst|baud_count [12])))

	.dataa(\UART_Txd_inst|baud_count [14]),
	.datab(\UART_Txd_inst|baud_count [13]),
	.datac(\UART_Txd_inst|baud_count [15]),
	.datad(\UART_Txd_inst|baud_count [12]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Equal0~4 .lut_mask = 16'hFFFE;
defparam \UART_Txd_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneii_lcell_comb \UART_Txd_inst|STATE_n.LATCH~0 (
// Equation(s):
// \UART_Txd_inst|STATE_n.LATCH~0_combout  = (!\UART_Txd_inst|STATE.IDLE~regout  & \UART_CTRL_inst|tx_req~regout )

	.dataa(vcc),
	.datab(\UART_Txd_inst|STATE.IDLE~regout ),
	.datac(vcc),
	.datad(\UART_CTRL_inst|tx_req~regout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|STATE_n.LATCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|STATE_n.LATCH~0 .lut_mask = 16'h3300;
defparam \UART_Txd_inst|STATE_n.LATCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N19
cycloneii_lcell_ff \UART_Txd_inst|STATE.LATCH (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|STATE_n.LATCH~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|STATE.LATCH~regout ));

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \UART_Txd_inst|Selector1~0 (
// Equation(s):
// \UART_Txd_inst|Selector1~0_combout  = (\UART_Txd_inst|STATE.LATCH~regout ) # ((!\UART_Txd_inst|Selector0~0_combout  & \UART_Txd_inst|STATE.SEND~regout ))

	.dataa(\UART_Txd_inst|Selector0~0_combout ),
	.datab(\UART_Txd_inst|STATE.LATCH~regout ),
	.datac(\UART_Txd_inst|STATE.SEND~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector1~0 .lut_mask = 16'hDCDC;
defparam \UART_Txd_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \UART_Txd_inst|STATE.SEND~feeder (
// Equation(s):
// \UART_Txd_inst|STATE.SEND~feeder_combout  = \UART_Txd_inst|Selector1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_Txd_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|STATE.SEND~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|STATE.SEND~feeder .lut_mask = 16'hFF00;
defparam \UART_Txd_inst|STATE.SEND~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N21
cycloneii_lcell_ff \UART_Txd_inst|STATE.SEND (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|STATE.SEND~feeder_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|STATE.SEND~regout ));

// Location: LCFF_X6_Y9_N17
cycloneii_lcell_ff \UART_Txd_inst|baud_count[8] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[8]~33_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [8]));

// Location: LCFF_X6_Y9_N21
cycloneii_lcell_ff \UART_Txd_inst|baud_count[10] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|baud_count[10]~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|baud_count [10]));

// Location: LCCOMB_X7_Y9_N30
cycloneii_lcell_comb \UART_Txd_inst|Equal0~3 (
// Equation(s):
// \UART_Txd_inst|Equal0~3_combout  = (\UART_Txd_inst|baud_count [11]) # ((\UART_Txd_inst|baud_count [8]) # ((\UART_Txd_inst|baud_count [10]) # (\UART_Txd_inst|baud_count [9])))

	.dataa(\UART_Txd_inst|baud_count [11]),
	.datab(\UART_Txd_inst|baud_count [8]),
	.datac(\UART_Txd_inst|baud_count [10]),
	.datad(\UART_Txd_inst|baud_count [9]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Equal0~3 .lut_mask = 16'hFFFE;
defparam \UART_Txd_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
cycloneii_lcell_comb \UART_Txd_inst|bit_cnt[3]~1 (
// Equation(s):
// \UART_Txd_inst|bit_cnt[3]~1_combout  = ((!\UART_Txd_inst|Equal0~2_combout  & (!\UART_Txd_inst|Equal0~4_combout  & !\UART_Txd_inst|Equal0~3_combout ))) # (!\UART_Txd_inst|STATE.SEND~regout )

	.dataa(\UART_Txd_inst|Equal0~2_combout ),
	.datab(\UART_Txd_inst|Equal0~4_combout ),
	.datac(\UART_Txd_inst|STATE.SEND~regout ),
	.datad(\UART_Txd_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|bit_cnt[3]~1 .lut_mask = 16'h0F1F;
defparam \UART_Txd_inst|bit_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N31
cycloneii_lcell_ff \UART_Txd_inst|bit_cnt[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|bit_cnt~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|bit_cnt [0]));

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \UART_Txd_inst|bit_cnt~2 (
// Equation(s):
// \UART_Txd_inst|bit_cnt~2_combout  = (\UART_Txd_inst|STATE.SEND~regout  & (\UART_Txd_inst|bit_cnt [0] $ (\UART_Txd_inst|bit_cnt [1])))

	.dataa(\UART_Txd_inst|STATE.SEND~regout ),
	.datab(\UART_Txd_inst|bit_cnt [0]),
	.datac(\UART_Txd_inst|bit_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Txd_inst|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|bit_cnt~2 .lut_mask = 16'h2828;
defparam \UART_Txd_inst|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N1
cycloneii_lcell_ff \UART_Txd_inst|bit_cnt[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|bit_cnt~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|bit_cnt [1]));

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \UART_Txd_inst|bit_cnt~0 (
// Equation(s):
// \UART_Txd_inst|bit_cnt~0_combout  = (\UART_Txd_inst|STATE.SEND~regout  & (\UART_Txd_inst|bit_cnt [2] $ (((\UART_Txd_inst|bit_cnt [0] & \UART_Txd_inst|bit_cnt [1])))))

	.dataa(\UART_Txd_inst|STATE.SEND~regout ),
	.datab(\UART_Txd_inst|bit_cnt [0]),
	.datac(\UART_Txd_inst|bit_cnt [2]),
	.datad(\UART_Txd_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\UART_Txd_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|bit_cnt~0 .lut_mask = 16'h28A0;
defparam \UART_Txd_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N27
cycloneii_lcell_ff \UART_Txd_inst|bit_cnt[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|bit_cnt~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|bit_cnt [2]));

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \UART_Txd_inst|Add1~0 (
// Equation(s):
// \UART_Txd_inst|Add1~0_combout  = \UART_Txd_inst|bit_cnt [3] $ (((\UART_Txd_inst|bit_cnt [0] & (\UART_Txd_inst|bit_cnt [2] & \UART_Txd_inst|bit_cnt [1]))))

	.dataa(\UART_Txd_inst|bit_cnt [0]),
	.datab(\UART_Txd_inst|bit_cnt [2]),
	.datac(\UART_Txd_inst|bit_cnt [3]),
	.datad(\UART_Txd_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Add1~0 .lut_mask = 16'h78F0;
defparam \UART_Txd_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \UART_Txd_inst|bit_cnt~4 (
// Equation(s):
// \UART_Txd_inst|bit_cnt~4_combout  = (\UART_Txd_inst|STATE.SEND~regout  & \UART_Txd_inst|Add1~0_combout )

	.dataa(\UART_Txd_inst|STATE.SEND~regout ),
	.datab(vcc),
	.datac(\UART_Txd_inst|Add1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Txd_inst|bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|bit_cnt~4 .lut_mask = 16'hA0A0;
defparam \UART_Txd_inst|bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N17
cycloneii_lcell_ff \UART_Txd_inst|bit_cnt[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|bit_cnt~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Txd_inst|bit_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|bit_cnt [3]));

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \UART_Txd_inst|Selector0~0 (
// Equation(s):
// \UART_Txd_inst|Selector0~0_combout  = (!\UART_Txd_inst|bit_cnt [0] & (!\UART_Txd_inst|bit_cnt [2] & (\UART_Txd_inst|bit_cnt [3] & \UART_Txd_inst|bit_cnt [1])))

	.dataa(\UART_Txd_inst|bit_cnt [0]),
	.datab(\UART_Txd_inst|bit_cnt [2]),
	.datac(\UART_Txd_inst|bit_cnt [3]),
	.datad(\UART_Txd_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector0~0 .lut_mask = 16'h1000;
defparam \UART_Txd_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \UART_Txd_inst|Selector0~1 (
// Equation(s):
// \UART_Txd_inst|Selector0~1_combout  = (\UART_Txd_inst|STATE.SEND~regout  & (!\UART_Txd_inst|Selector0~0_combout  & ((\UART_CTRL_inst|tx_req~regout ) # (\UART_Txd_inst|STATE.IDLE~regout )))) # (!\UART_Txd_inst|STATE.SEND~regout  & 
// ((\UART_CTRL_inst|tx_req~regout ) # ((\UART_Txd_inst|STATE.IDLE~regout ))))

	.dataa(\UART_Txd_inst|STATE.SEND~regout ),
	.datab(\UART_CTRL_inst|tx_req~regout ),
	.datac(\UART_Txd_inst|STATE.IDLE~regout ),
	.datad(\UART_Txd_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector0~1 .lut_mask = 16'h54FC;
defparam \UART_Txd_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N29
cycloneii_lcell_ff \UART_Txd_inst|STATE.IDLE (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|STATE.IDLE~regout ));

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \UART_Txd_inst|Selector3~2 (
// Equation(s):
// \UART_Txd_inst|Selector3~2_combout  = (\UART_Txd_inst|Selector1~0_combout  & ((\UART_Txd_inst|tx_busy~regout ) # ((\UART_CTRL_inst|tx_req~regout  & !\UART_Txd_inst|STATE.IDLE~regout )))) # (!\UART_Txd_inst|Selector1~0_combout  & 
// (\UART_CTRL_inst|tx_req~regout  & ((!\UART_Txd_inst|STATE.IDLE~regout ))))

	.dataa(\UART_Txd_inst|Selector1~0_combout ),
	.datab(\UART_CTRL_inst|tx_req~regout ),
	.datac(\UART_Txd_inst|tx_busy~regout ),
	.datad(\UART_Txd_inst|STATE.IDLE~regout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector3~2 .lut_mask = 16'hA0EC;
defparam \UART_Txd_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N23
cycloneii_lcell_ff \UART_Txd_inst|tx_busy (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|Selector3~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|tx_busy~regout ));

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \UART_CTRL_inst|Selector15~1 (
// Equation(s):
// \UART_CTRL_inst|Selector15~1_combout  = (\UART_CTRL_inst|state.SEND~regout  & (\UART_Txd_inst|tx_busy~regout  & \UART_CTRL_inst|step_cnt [0]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|state.SEND~regout ),
	.datac(\UART_Txd_inst|tx_busy~regout ),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector15~1 .lut_mask = 16'hC000;
defparam \UART_CTRL_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \UART_CTRL_inst|Selector15~0 (
// Equation(s):
// \UART_CTRL_inst|Selector15~0_combout  = (\UART_CTRL_inst|step_cnt [2] & ((\UART_CTRL_inst|Selector3~1_combout ) # ((\UART_CTRL_inst|Selector1~1_combout ) # (\UART_CTRL_inst|Selector2~1_combout ))))

	.dataa(\UART_CTRL_inst|Selector3~1_combout ),
	.datab(\UART_CTRL_inst|Selector1~1_combout ),
	.datac(\UART_CTRL_inst|step_cnt [2]),
	.datad(\UART_CTRL_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector15~0 .lut_mask = 16'hF0E0;
defparam \UART_CTRL_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \UART_CTRL_inst|Selector15~2 (
// Equation(s):
// \UART_CTRL_inst|Selector15~2_combout  = (\UART_CTRL_inst|Selector15~0_combout ) # ((\UART_CTRL_inst|step_cnt [1] & \UART_CTRL_inst|Selector15~1_combout ))

	.dataa(\UART_CTRL_inst|step_cnt [1]),
	.datab(vcc),
	.datac(\UART_CTRL_inst|Selector15~1_combout ),
	.datad(\UART_CTRL_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector15~2 .lut_mask = 16'hFFA0;
defparam \UART_CTRL_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N21
cycloneii_lcell_ff \UART_CTRL_inst|step_cnt[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector15~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|step_cnt [2]));

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \UART_CTRL_inst|Selector3~0 (
// Equation(s):
// \UART_CTRL_inst|Selector3~0_combout  = (\UART_CTRL_inst|state.SEND~regout  & ((\UART_CTRL_inst|step_cnt [1]) # ((!\UART_CTRL_inst|step_cnt [0]) # (!\UART_CTRL_inst|step_cnt [2]))))

	.dataa(\UART_CTRL_inst|step_cnt [1]),
	.datab(\UART_CTRL_inst|state.SEND~regout ),
	.datac(\UART_CTRL_inst|step_cnt [2]),
	.datad(\UART_CTRL_inst|step_cnt [0]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector3~0 .lut_mask = 16'h8CCC;
defparam \UART_CTRL_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneii_lcell_comb \UART_CTRL_inst|Selector3~1 (
// Equation(s):
// \UART_CTRL_inst|Selector3~1_combout  = (\UART_CTRL_inst|Selector3~0_combout ) # ((!\UART_Txd_inst|tx_busy~regout  & ((\UART_CTRL_inst|state.LATCH~regout ) # (\UART_CTRL_inst|state.CMD~regout ))))

	.dataa(\UART_Txd_inst|tx_busy~regout ),
	.datab(\UART_CTRL_inst|state.LATCH~regout ),
	.datac(\UART_CTRL_inst|Selector3~0_combout ),
	.datad(\UART_CTRL_inst|state.CMD~regout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector3~1 .lut_mask = 16'hF5F4;
defparam \UART_CTRL_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[15]~20 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[15]~20_combout  = (\UART_CTRL_inst|Selector0~1_combout  & (!\UART_CTRL_inst|Selector3~1_combout  & ((\UART_CTRL_inst|Equal2~1_combout ) # (!\UART_CTRL_inst|Selector2~1_combout ))))

	.dataa(\UART_CTRL_inst|Selector2~1_combout ),
	.datab(\UART_CTRL_inst|Equal2~1_combout ),
	.datac(\UART_CTRL_inst|Selector0~1_combout ),
	.datad(\UART_CTRL_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[15]~20 .lut_mask = 16'h00D0;
defparam \UART_CTRL_inst|send_cnt[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N15
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[0]~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [0]));

// Location: LCCOMB_X17_Y8_N16
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[1]~21 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[1]~21_combout  = (\UART_CTRL_inst|send_cnt [1] & (!\UART_CTRL_inst|send_cnt[0]~19 )) # (!\UART_CTRL_inst|send_cnt [1] & ((\UART_CTRL_inst|send_cnt[0]~19 ) # (GND)))
// \UART_CTRL_inst|send_cnt[1]~22  = CARRY((!\UART_CTRL_inst|send_cnt[0]~19 ) # (!\UART_CTRL_inst|send_cnt [1]))

	.dataa(\UART_CTRL_inst|send_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[0]~19 ),
	.combout(\UART_CTRL_inst|send_cnt[1]~21_combout ),
	.cout(\UART_CTRL_inst|send_cnt[1]~22 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[1]~21 .lut_mask = 16'h5A5F;
defparam \UART_CTRL_inst|send_cnt[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[2]~23 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[2]~23_combout  = (\UART_CTRL_inst|send_cnt [2] & (\UART_CTRL_inst|send_cnt[1]~22  $ (GND))) # (!\UART_CTRL_inst|send_cnt [2] & (!\UART_CTRL_inst|send_cnt[1]~22  & VCC))
// \UART_CTRL_inst|send_cnt[2]~24  = CARRY((\UART_CTRL_inst|send_cnt [2] & !\UART_CTRL_inst|send_cnt[1]~22 ))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[1]~22 ),
	.combout(\UART_CTRL_inst|send_cnt[2]~23_combout ),
	.cout(\UART_CTRL_inst|send_cnt[2]~24 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[2]~23 .lut_mask = 16'hC30C;
defparam \UART_CTRL_inst|send_cnt[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y8_N19
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[2]~23_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [2]));

// Location: LCCOMB_X17_Y8_N20
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[3]~25 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[3]~25_combout  = (\UART_CTRL_inst|send_cnt [3] & (!\UART_CTRL_inst|send_cnt[2]~24 )) # (!\UART_CTRL_inst|send_cnt [3] & ((\UART_CTRL_inst|send_cnt[2]~24 ) # (GND)))
// \UART_CTRL_inst|send_cnt[3]~26  = CARRY((!\UART_CTRL_inst|send_cnt[2]~24 ) # (!\UART_CTRL_inst|send_cnt [3]))

	.dataa(\UART_CTRL_inst|send_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[2]~24 ),
	.combout(\UART_CTRL_inst|send_cnt[3]~25_combout ),
	.cout(\UART_CTRL_inst|send_cnt[3]~26 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[3]~25 .lut_mask = 16'h5A5F;
defparam \UART_CTRL_inst|send_cnt[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[4]~27 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[4]~27_combout  = (\UART_CTRL_inst|send_cnt [4] & (\UART_CTRL_inst|send_cnt[3]~26  $ (GND))) # (!\UART_CTRL_inst|send_cnt [4] & (!\UART_CTRL_inst|send_cnt[3]~26  & VCC))
// \UART_CTRL_inst|send_cnt[4]~28  = CARRY((\UART_CTRL_inst|send_cnt [4] & !\UART_CTRL_inst|send_cnt[3]~26 ))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[3]~26 ),
	.combout(\UART_CTRL_inst|send_cnt[4]~27_combout ),
	.cout(\UART_CTRL_inst|send_cnt[4]~28 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[4]~27 .lut_mask = 16'hC30C;
defparam \UART_CTRL_inst|send_cnt[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y8_N23
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[4]~27_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [4]));

// Location: LCCOMB_X17_Y8_N26
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[6]~31 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[6]~31_combout  = (\UART_CTRL_inst|send_cnt [6] & (\UART_CTRL_inst|send_cnt[5]~30  $ (GND))) # (!\UART_CTRL_inst|send_cnt [6] & (!\UART_CTRL_inst|send_cnt[5]~30  & VCC))
// \UART_CTRL_inst|send_cnt[6]~32  = CARRY((\UART_CTRL_inst|send_cnt [6] & !\UART_CTRL_inst|send_cnt[5]~30 ))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[5]~30 ),
	.combout(\UART_CTRL_inst|send_cnt[6]~31_combout ),
	.cout(\UART_CTRL_inst|send_cnt[6]~32 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[6]~31 .lut_mask = 16'hC30C;
defparam \UART_CTRL_inst|send_cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y8_N27
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[6]~31_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [6]));

// Location: LCCOMB_X17_Y8_N30
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[8]~35 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[8]~35_combout  = (\UART_CTRL_inst|send_cnt [8] & (\UART_CTRL_inst|send_cnt[7]~34  $ (GND))) # (!\UART_CTRL_inst|send_cnt [8] & (!\UART_CTRL_inst|send_cnt[7]~34  & VCC))
// \UART_CTRL_inst|send_cnt[8]~36  = CARRY((\UART_CTRL_inst|send_cnt [8] & !\UART_CTRL_inst|send_cnt[7]~34 ))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[7]~34 ),
	.combout(\UART_CTRL_inst|send_cnt[8]~35_combout ),
	.cout(\UART_CTRL_inst|send_cnt[8]~36 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[8]~35 .lut_mask = 16'hC30C;
defparam \UART_CTRL_inst|send_cnt[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y8_N31
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[8] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[8]~35_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [8]));

// Location: LCCOMB_X17_Y7_N0
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[9]~37 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[9]~37_combout  = (\UART_CTRL_inst|send_cnt [9] & (!\UART_CTRL_inst|send_cnt[8]~36 )) # (!\UART_CTRL_inst|send_cnt [9] & ((\UART_CTRL_inst|send_cnt[8]~36 ) # (GND)))
// \UART_CTRL_inst|send_cnt[9]~38  = CARRY((!\UART_CTRL_inst|send_cnt[8]~36 ) # (!\UART_CTRL_inst|send_cnt [9]))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[8]~36 ),
	.combout(\UART_CTRL_inst|send_cnt[9]~37_combout ),
	.cout(\UART_CTRL_inst|send_cnt[9]~38 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[9]~37 .lut_mask = 16'h3C3F;
defparam \UART_CTRL_inst|send_cnt[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y7_N1
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[9] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[9]~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [9]));

// Location: LCCOMB_X17_Y7_N2
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[10]~39 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[10]~39_combout  = (\UART_CTRL_inst|send_cnt [10] & (\UART_CTRL_inst|send_cnt[9]~38  $ (GND))) # (!\UART_CTRL_inst|send_cnt [10] & (!\UART_CTRL_inst|send_cnt[9]~38  & VCC))
// \UART_CTRL_inst|send_cnt[10]~40  = CARRY((\UART_CTRL_inst|send_cnt [10] & !\UART_CTRL_inst|send_cnt[9]~38 ))

	.dataa(vcc),
	.datab(\UART_CTRL_inst|send_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[9]~38 ),
	.combout(\UART_CTRL_inst|send_cnt[10]~39_combout ),
	.cout(\UART_CTRL_inst|send_cnt[10]~40 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[10]~39 .lut_mask = 16'hC30C;
defparam \UART_CTRL_inst|send_cnt[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y7_N3
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[10] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[10]~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [10]));

// Location: LCFF_X17_Y7_N5
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[11] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[11]~41_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [11]));

// Location: LCCOMB_X17_Y7_N24
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~5 (
// Equation(s):
// \UART_CTRL_inst|Equal0~5_combout  = (\UART_CTRL_inst|send_cnt [16] & (\UART_CTRL_inst|send_cnt [11] & (\UART_CTRL_inst|send_cnt [13] & \UART_CTRL_inst|send_cnt [10])))

	.dataa(\UART_CTRL_inst|send_cnt [16]),
	.datab(\UART_CTRL_inst|send_cnt [11]),
	.datac(\UART_CTRL_inst|send_cnt [13]),
	.datad(\UART_CTRL_inst|send_cnt [10]),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~5 .lut_mask = 16'h8000;
defparam \UART_CTRL_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneii_lcell_comb \UART_CTRL_inst|Equal0~6 (
// Equation(s):
// \UART_CTRL_inst|Equal0~6_combout  = (\UART_CTRL_inst|Equal0~5_combout  & \UART_CTRL_inst|Equal0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_CTRL_inst|Equal0~5_combout ),
	.datad(\UART_CTRL_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Equal0~6 .lut_mask = 16'hF000;
defparam \UART_CTRL_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \UART_CTRL_inst|Selector2~0 (
// Equation(s):
// \UART_CTRL_inst|Selector2~0_combout  = (\UART_CTRL_inst|Equal0~6_combout ) # ((!\UART_CTRL_inst|rd_req~regout  & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\UART_CTRL_inst|Equal0~6_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\UART_CTRL_inst|rd_req~regout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector2~0 .lut_mask = 16'hCCFE;
defparam \UART_CTRL_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \UART_CTRL_inst|Selector2~1 (
// Equation(s):
// \UART_CTRL_inst|Selector2~1_combout  = (\UART_CTRL_inst|state.IDLE~regout  & (\UART_CTRL_inst|state.CMD~regout  & ((\UART_Txd_inst|tx_busy~regout )))) # (!\UART_CTRL_inst|state.IDLE~regout  & ((\UART_CTRL_inst|Selector2~0_combout ) # 
// ((\UART_CTRL_inst|state.CMD~regout  & \UART_Txd_inst|tx_busy~regout ))))

	.dataa(\UART_CTRL_inst|state.IDLE~regout ),
	.datab(\UART_CTRL_inst|state.CMD~regout ),
	.datac(\UART_CTRL_inst|Selector2~0_combout ),
	.datad(\UART_Txd_inst|tx_busy~regout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector2~1 .lut_mask = 16'hDC50;
defparam \UART_CTRL_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneii_lcell_comb \UART_CTRL_inst|Selector13~1 (
// Equation(s):
// \UART_CTRL_inst|Selector13~1_combout  = (\UART_CTRL_inst|Selector13~0_combout ) # ((\UART_CTRL_inst|rd_req~regout  & ((\UART_CTRL_inst|Selector2~1_combout ) # (\UART_CTRL_inst|Selector3~1_combout ))))

	.dataa(\UART_CTRL_inst|Selector13~0_combout ),
	.datab(\UART_CTRL_inst|Selector2~1_combout ),
	.datac(\UART_CTRL_inst|rd_req~regout ),
	.datad(\UART_CTRL_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\UART_CTRL_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|Selector13~1 .lut_mask = 16'hFAEA;
defparam \UART_CTRL_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N29
cycloneii_lcell_ff \UART_CTRL_inst|rd_req (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|Selector13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST_N~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|rd_req~regout ));

// Location: LCCOMB_X9_Y6_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout  = (\UART_CTRL_inst|rd_req~regout  & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\UART_CTRL_inst|rd_req~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq .lut_mask = 16'hFA00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCCOMB_X8_Y8_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N19
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [4]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a 
// [4]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4]) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [7]));

// Location: LCCOMB_X9_Y9_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [7]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|WideOr10 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ) # (\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|WideOr10 .lut_mask = 16'hFFFC;
defparam \OV7670_top_inst|OV7670_Capture_inst|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector34~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector34~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|w_req~regout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|w_req~regout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector34~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N23
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|w_req (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector34~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ));

// Location: LCFF_X9_Y6_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCCOMB_X9_Y8_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [1]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [1]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N19
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N15
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [0]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X9_Y8_N7
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[0] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [0]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [0] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a 
// [1]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1]) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [0] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [0]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (\OV7670_top_inst|OV7670_Capture_inst|w_req~regout  & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'h8880;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  & !\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 .lut_mask = 16'hF078;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCCOMB_X9_Y10_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (((!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  & \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 .lut_mask = 16'hB4F0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N23
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCCOMB_X9_Y10_N14
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  & !\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 .lut_mask = 16'h0010;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 .lut_mask = 16'h7878;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N29
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCCOMB_X9_Y10_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (((!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  & \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 .lut_mask = 16'hB4F0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]));

// Location: LCCOMB_X8_Y9_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [6] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [6] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [6]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1 .lut_mask = 16'h3CF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~1_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCFF_X8_Y6_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [8]));

// Location: LCFF_X8_Y9_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[8] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [8]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y9_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[8] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [9]));

// Location: LCCOMB_X8_Y9_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [9]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h0044;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 .lut_mask = 16'h5AF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]));

// Location: LCCOMB_X8_Y9_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8] $ (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a 
// [8])))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8] $ (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a 
// [8])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEDB7;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|w_req~regout  & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hEE00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6 .lut_mask = 16'h9669;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N9
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCCOMB_X9_Y10_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ));

// Location: LCCOMB_X9_Y8_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCCOMB_X9_Y8_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout  $ 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'h3CC3;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCCOMB_X9_Y8_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout )))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 .lut_mask = 16'hF03C;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCCOMB_X9_Y8_N28
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & 
// \OV7670_top_inst|OV7670_Capture_inst|w_req~regout ))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h1100;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h8880;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 .lut_mask = 16'h3CF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N19
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X9_Y8_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & !\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h0004;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 .lut_mask = 16'hD2F0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N29
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCFF_X10_Y7_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCCOMB_X9_Y7_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [5]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X9_Y7_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [5]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y7_N29
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCCOMB_X9_Y7_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [4]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [4]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [5])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [4]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [4]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [5]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [5]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]));

// Location: LCCOMB_X8_Y7_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [8]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y7_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[8] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [8]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (((!\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 .lut_mask = 16'hA5F0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]));

// Location: LCCOMB_X8_Y7_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N23
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]));

// Location: LCCOMB_X8_Y7_N10
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N11
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [9]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [9]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [8])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [9]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [9]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [8]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [8]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y7_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCCOMB_X9_Y7_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [6]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [6]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N19
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [6]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y7_N15
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]));

// Location: LCCOMB_X9_Y7_N8
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N9
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [7]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X9_Y7_N23
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[7] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe18a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [7]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [7] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [7])) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [6]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [6]) # (\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [7] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [6]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe17|dffe19a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  = ((\UART_CTRL_inst|rd_req~regout  & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\UART_CTRL_inst|rd_req~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena .lut_mask = 16'hFB33;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCCOMB_X10_Y6_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X10_Y6_N30
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout  $ 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6699;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X10_Y6_N0
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hF00F;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N1
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X9_Y6_N14
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N15
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X9_Y6_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & !\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0040;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6 .lut_mask = 16'h0FF0;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N7
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~6_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCFF_X9_Y7_N29
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCFF_X9_Y8_N23
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[5] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [5]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [5]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a 
// [5])

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h6666;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N15
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[5] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5]));

// Location: LCCOMB_X9_Y10_N26
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N25
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[4] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [4]));

// Location: LCCOMB_X9_Y10_N20
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N31
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[3] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [3]));

// Location: LCCOMB_X8_Y6_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y6_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCCOMB_X8_Y8_N8
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N9
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [2]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y8_N21
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[2] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8 .lut_mask = 16'h7878;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N17
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~8_combout ),
	.sdata(gnd),
	.aclr(!\uart_send_fifo_inst|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCFF_X8_Y6_N29
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_send_fifo_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: LCFF_X8_Y8_N27
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[3] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [3]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe22a [3]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [3]));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [3] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4])))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [5]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [3]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [4]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout 
// )

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2]),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N9
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[2] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [2]));

// Location: LCCOMB_X8_Y10_N2
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N3
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[1] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1]));

// Location: LCCOMB_X8_Y8_N20
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [0] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [0]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [1]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [2]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[0] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [0]));

// Location: LCCOMB_X8_Y10_N4
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [0] & ((GND) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [0]))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [0] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [0] $ (GND)))
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [0]) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [0]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [0]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0 .lut_mask = 16'h66BB;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [1] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 ) # (GND))))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [1] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1  & VCC)) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 ))))
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [1] & ((!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 ) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [1] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [1]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~1 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2 .lut_mask = 16'h692B;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout  = ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [2] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [2] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3 )))) # (GND)
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [2] & ((!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3 ) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [2]))) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [2] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [2] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3 )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [2]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~3 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4 .lut_mask = 16'h962B;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [5] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9  & VCC)))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [5] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 ) # (GND))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 ))))
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [5] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [5] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5]) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [5]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~9 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10 .lut_mask = 16'h694D;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9] 
// $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7]))

	.dataa(vcc),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [8]),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [9]),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe21|dffe23a [7]),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N19
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a[7] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7]));

// Location: LCCOMB_X9_Y10_N12
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N13
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [6]));

// Location: LCCOMB_X8_Y10_N16
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout  = ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [6] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [6] $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11 )))) # (GND)
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [6] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [6] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [6] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [6]) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11 ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [6]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~11 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12 .lut_mask = 16'h964D;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [7] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7] & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13  & VCC)))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [7] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 ) # (GND))) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7] & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 ))))
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~15  = CARRY((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [7] & (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7] & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 )) # (!\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [7] & ((\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7]) # 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [7]),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~13 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.cout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14 .lut_mask = 16'h694D;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|always2~3 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|always2~3_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout  & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout  & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout  & !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~3 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|always2~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|always2~1_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout  & (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout  & 
// (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout  & !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~6_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~4_combout ),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~1 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|always2~4 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|always2~4_combout  = (!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout  & (\OV7670_top_inst|OV7670_Capture_inst|always2~2_combout  & (\OV7670_top_inst|OV7670_Capture_inst|always2~3_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|always2~1_combout )))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|always2~2_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|always2~3_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|always2~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~4 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|OV7670_Capture_inst|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector24~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector24~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~18_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~18_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~18_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector24~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N25
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]));

// Location: LCCOMB_X10_Y14_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector28~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector28~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~10_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~10_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~10_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector28~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y14_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]));

// Location: LCCOMB_X9_Y12_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector30~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector30~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~6_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~6_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~6_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector30~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]));

// Location: LCCOMB_X9_Y12_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector32~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector32~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~2_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~2_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~2_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector32~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N17
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]));

// Location: LCCOMB_X10_Y14_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0] $ (VCC))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & 
// (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0] & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~1  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout  & \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector34~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~0_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~1 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~0 .lut_mask = 16'h6688;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector33~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector33~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]) # ((\OV7670_top_inst|OV7670_Capture_inst|Add3~0_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add3~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector33~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y14_N5
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]));

// Location: LCCOMB_X10_Y14_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~4 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~4_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~3  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~3  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~5  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~3 ))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~3 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~4_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~5 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~4 .lut_mask = 16'hA50A;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~12 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~12_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~11  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~11  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~13  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~11 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~11 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~12_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~13 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~12 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector27~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector27~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]) # ((\OV7670_top_inst|OV7670_Capture_inst|Add3~12_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add3~12_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~12_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector27~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y14_N1
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]));

// Location: LCCOMB_X10_Y14_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~14 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~14_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~13 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~13 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~15  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~13 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~13 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~14_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~15 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector26~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector26~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Add3~14_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Add3~14_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector26~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N5
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]));

// Location: LCCOMB_X10_Y13_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~20 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~20_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10] & (\OV7670_top_inst|OV7670_Capture_inst|Add3~19  $ (GND))) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10] & 
// (!\OV7670_top_inst|OV7670_Capture_inst|Add3~19  & VCC))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~21  = CARRY((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10] & !\OV7670_top_inst|OV7670_Capture_inst|Add3~19 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~19 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~20_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~21 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~20 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector23~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector23~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Add3~20_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~20_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector23~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y13_N19
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]));

// Location: LCCOMB_X10_Y13_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~22 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~22_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~21 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~21 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~23  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~21 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~21 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~22_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~23 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~22 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~26 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~26_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~25 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~25 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~27  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~25 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~25 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~26_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~27 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~26 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add3~30 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add3~30_combout  = (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15] & (!\OV7670_top_inst|OV7670_Capture_inst|Add3~29 )) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15] & 
// ((\OV7670_top_inst|OV7670_Capture_inst|Add3~29 ) # (GND)))
// \OV7670_top_inst|OV7670_Capture_inst|Add3~31  = CARRY((!\OV7670_top_inst|OV7670_Capture_inst|Add3~29 ) # (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|OV7670_Capture_inst|Add3~29 ),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add3~30_combout ),
	.cout(\OV7670_top_inst|OV7670_Capture_inst|Add3~31 ));
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~30 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector18~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector18~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Add3~30_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Add3~30_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Add3~30_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector18~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N31
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]));

// Location: LCCOMB_X10_Y13_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector16~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector16~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~34_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~34_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~34_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector16~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y13_N21
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17]));

// Location: LCCOMB_X10_Y13_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector17~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector17~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Add3~32_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~32_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector17~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y13_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]));

// Location: LCCOMB_X10_Y13_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal4~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal4~0_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14] & (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15] & (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17] & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [14]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [15]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [17]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [16]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~0 .lut_mask = 16'h0100;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector22~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector22~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Add3~22_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11] & 
// \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11] & \OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~22_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector22~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y13_N25
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]));

// Location: LCCOMB_X9_Y12_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector20~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector20~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Add3~26_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Add3~26_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector20~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]));

// Location: LCCOMB_X10_Y13_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal4~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal4~1_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12] & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10] & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11] & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [11]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [13]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~1 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector31~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector31~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]) # ((\OV7670_top_inst|OV7670_Capture_inst|Add3~4_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add3~4_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add3~4_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector31~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y14_N11
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]));

// Location: LCCOMB_X10_Y14_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal4~3 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal4~3_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4] & (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5] & (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3] & 
// !\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [4]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~3 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal4~4 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Equal4~2_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Equal4~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Equal4~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Equal4~3_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Equal4~2_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal4~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Equal4~1_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Equal4~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~4 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder .lut_mask = 16'hFF00;
defparam \OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N29
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|state.READ (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|state.READ~feeder_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout ));

// Location: LCCOMB_X9_Y13_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector0~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector0~0_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0] & (\OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout  & (\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector0~0 .lut_mask = 16'h0040;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector0~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|always2~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector0~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|always2~4_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|always2~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|always2~4_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector0~1 .lut_mask = 16'hFFCE;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector15~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector15~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0] & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector15~0 .lut_mask = 16'h0002;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N1
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|rst_cnt[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0]));

// Location: LCCOMB_X9_Y13_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add1~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add1~1_combout  = \OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0] $ (\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add1~1 .lut_mask = 16'h0FF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector14~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector14~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add1~1_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Add1~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector14~0 .lut_mask = 16'h0008;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|rst_cnt[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1]));

// Location: LCCOMB_X9_Y13_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Add1~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Add1~2_combout  = \OV7670_top_inst|OV7670_Capture_inst|rst_cnt [3] $ (((\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2] & (\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0] & 
// \OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1]))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [3]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Add1~2 .lut_mask = 16'h6CCC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector12~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector12~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Add1~2_combout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector6~4_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Add1~2_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector12~0 .lut_mask = 16'h0020;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|rst_cnt[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [3]));

// Location: LCCOMB_X9_Y13_N20
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Equal2~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2] & (!\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [3] & (!\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0] & 
// \OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [2]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [3]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|rst_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal2~0 .lut_mask = 16'h0200;
defparam \OV7670_top_inst|OV7670_Capture_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector1~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout  & ((\OV7670_top_inst|OV7670_Capture_inst|always2~4_combout ) # ((!\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout  & (!\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|always2~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector1~0 .lut_mask = 16'hBA30;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y12_N1
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|state.WRST (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout ));

// Location: LCCOMB_X12_Y13_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout  & (!\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout  & (\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~regout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_now~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.INIT~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|edge_vs_pre~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0 .lut_mask = 16'h0020;
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3_combout  = (\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0] $ (\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3 .lut_mask = 16'h4848;
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|state.IDLE (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout ));

// Location: LCCOMB_X12_Y13_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2_combout  = (\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout ) # (\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.IDLE~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2 .lut_mask = 16'hFFF0;
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N3
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]));

// Location: LCCOMB_X12_Y13_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0] & \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1 .lut_mask = 16'h0F00;
defparam \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N17
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0]));

// Location: LCCOMB_X12_Y13_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector3~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1] & !\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0])

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector3~0 .lut_mask = 16'h0C0C;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N16
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector2~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout ) # ((\OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  & (\OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout  & ((!\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.WRST~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector2~0 .lut_mask = 16'hA0EC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N19
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|state.CAPT (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout ));

// Location: LCCOMB_X9_Y13_N0
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector3~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout ) # ((!\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout  & (((!\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout  & \OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector3~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|state.CAPT~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector3~1 .lut_mask = 16'h8F88;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder .lut_mask = 16'hFF00;
defparam \OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|state.RRST (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|state.RRST~feeder_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout ));

// Location: LCCOMB_X9_Y13_N22
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector4~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout  & ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]) # ((\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Equal4~4_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector4~0 .lut_mask = 16'hF0B0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N8
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector4~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector4~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout  & \OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|state.RRST~regout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Equal2~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector4~1 .lut_mask = 16'hFFC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N24
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector6~3 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector6~3_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|Selector6~2_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout ) # ((!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector6~2_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector6~3 .lut_mask = 16'h5051;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N25
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|OV_wrst (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector6~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout ));

// Location: LCCOMB_X8_Y13_N26
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector8~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector8~1_combout  = (!\OV7670_top_inst|OV7670_Capture_inst|Selector8~0_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout ) # 
// (!\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector8~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector8~1 .lut_mask = 16'h1011;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N27
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|OV_rrst (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout ));

// Location: LCCOMB_X8_Y13_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector7~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector7~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # (\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector7~0 .lut_mask = 16'hA8A8;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector7~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector7~1_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector7~0_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector7~1 .lut_mask = 16'hFFEA;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|OV_wen (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout ));

// Location: LCFF_X9_Y10_N5
cycloneii_lcell_ff \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a[8] (
	.clk(!\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\uart_send_fifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [8]));

// Location: LCCOMB_X8_Y10_N20
cycloneii_lcell_comb \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [8] $ (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~15  $ 
// (\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [8]))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_brp|dffe20a [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe20a [8]),
	.cin(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~15 ),
	.combout(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hA55A;
defparam \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N4
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~0_combout  = (\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ) # ((\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout  & 
// ((\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ) # (!\OV7670_top_inst|OV7670_Capture_inst|always2~1_combout ))))

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~8_combout ),
	.datab(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~10_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|always2~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~0 .lut_mask = 16'hECFC;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N30
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~1_combout  = ((!\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector51~0_combout  & 
// !\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout )

	.dataa(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector51~0_combout ),
	.datac(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~1 .lut_mask = 16'h01FF;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N10
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~2 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~2_combout  = (\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout  & (!\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout  & 
// !\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout )))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|state_n.INIT~0_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector1~0_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|Selector2~0_combout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~2 .lut_mask = 16'h0002;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N18
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector51~7 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~7_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Selector51~6_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ) # ((\OV7670_top_inst|OV7670_Capture_inst|Selector51~1_combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|Selector51~2_combout )))) # (!\OV7670_top_inst|OV7670_Capture_inst|Selector51~6_combout  & (\OV7670_top_inst|OV7670_Capture_inst|Selector51~1_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector51~2_combout ))))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Selector51~6_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|Selector51~1_combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector51~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector51~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~7 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y13_N19
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector51~7_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ));

// Location: LCCOMB_X12_Y12_N28
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout  = ((GLOBAL(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk )) # (!\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout )) # (!\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout )

	.dataa(vcc),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|ov_rclk_en~regout ),
	.datac(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|state.READ~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1 .lut_mask = 16'hF3FF;
defparam \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0_combout  = \OV7670_top_inst|CLK_DIV_EVEN_inst|count [0] $ (VCC)
// \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1  = CARRY(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0])

	.dataa(vcc),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0_combout ),
	.cout(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~1 ));
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N1
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|count[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]));

// Location: LCFF_X33_Y10_N3
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|count[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1]));

// Location: LCCOMB_X33_Y10_N14
cycloneii_lcell_comb \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0 (
// Equation(s):
// \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0_combout  = \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~regout  $ (((\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout  & (\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1] & \OV7670_top_inst|CLK_DIV_EVEN_inst|count 
// [0]))))

	.dataa(\OV7670_top_inst|CLK_DIV_EVEN_inst|Equal0~0_combout ),
	.datab(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [1]),
	.datac(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~regout ),
	.datad(\OV7670_top_inst|CLK_DIV_EVEN_inst|count [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0 .lut_mask = 16'h78F0;
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N15
cycloneii_lcell_ff \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~regout ));

// Location: CLKCTRL_G4
cycloneii_clkctrl \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ));
// synopsys translate_off
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl .clock_type = "global clock";
defparam \OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector0~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector0~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & (!\OV7670_top_inst|I2C_Write_inst|state.STOP~regout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ) # 
// (\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout )))) # (!\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ) # ((\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|state.STOP~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector0~1 .lut_mask = 16'h54FC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N23
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|state.IDLE (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout ));

// Location: LCCOMB_X22_Y3_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector1~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout  & ((!\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout )))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|state.START~regout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout  & !\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|state.START~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|state.IDLE~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector1~0 .lut_mask = 16'h50DC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N1
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|state.START (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|state.START~regout ));

// Location: LCCOMB_X21_Y3_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8_combout  = \OV7670_top_inst|I2C_Write_inst|step_cnt [0] $ (VCC)
// \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9  = CARRY(\OV7670_top_inst|I2C_Write_inst|step_cnt [0])

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8 .lut_mask = 16'h33CC;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout  = (!\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|always3~0_combout ) # ((!\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout  & 
// !\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|always3~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18 .lut_mask = 16'h00AB;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|scl_cnt~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|scl_cnt~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout  & !\OV7670_top_inst|I2C_Write_inst|scl_cnt [0])

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|scl_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|scl_cnt~1 .lut_mask = 16'h0A0A;
defparam \OV7670_top_inst|I2C_Write_inst|scl_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N9
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|scl_cnt[0] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|scl_cnt~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]));

// Location: LCCOMB_X22_Y3_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|scl_cnt~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|scl_cnt~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout  & (\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] $ (\OV7670_top_inst|I2C_Write_inst|scl_cnt [0])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datad(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|scl_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|scl_cnt~0 .lut_mask = 16'h0AA0;
defparam \OV7670_top_inst|I2C_Write_inst|scl_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N11
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|scl_cnt[1] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|scl_cnt~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]));

// Location: LCCOMB_X21_Y3_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Equal1~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Equal1~0_combout  = (\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] & \OV7670_top_inst|I2C_Write_inst|scl_cnt [0])

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Equal1~0 .lut_mask = 16'hC0C0;
defparam \OV7670_top_inst|I2C_Write_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout  = (!\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout  & (!\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout ) # 
// (\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19 .lut_mask = 16'h0504;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N1
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[0] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]));

// Location: LCCOMB_X21_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9 )) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & ((\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9 
// ) # (GND)))
// \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11  = CARRY((!\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9 ) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~9 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y3_N3
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[1] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]));

// Location: LCCOMB_X21_Y3_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & (\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11  $ (GND))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & 
// (!\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11  & VCC))
// \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13  = CARRY((\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & !\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[1]~11 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y3_N5
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[2] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]));

// Location: LCCOMB_X21_Y3_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [3] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13 )) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [3] & 
// ((\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13 ) # (GND)))
// \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15  = CARRY((!\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13 ) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [3]))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[2]~13 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [4] & (\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15  $ (GND))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [4] & 
// (!\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15  & VCC))
// \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17  = CARRY((\OV7670_top_inst|I2C_Write_inst|step_cnt [4] & !\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15 ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~15 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16 .lut_mask = 16'hC30C;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y3_N9
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[4] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [4]));

// Location: LCCOMB_X21_Y3_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [5] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17 )) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [5] & 
// ((\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17 ) # (GND)))
// \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21  = CARRY((!\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17 ) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [5]))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[4]~17 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20_combout ),
	.cout(\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~21 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24_combout  = \OV7670_top_inst|I2C_Write_inst|step_cnt [7] $ (\OV7670_top_inst|I2C_Write_inst|step_cnt[6]~23 )

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_Write_inst|step_cnt[6]~23 ),
	.combout(\OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24 .lut_mask = 16'h3C3C;
defparam \OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y3_N15
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[7] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [7]));

// Location: LCFF_X21_Y3_N11
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[5] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [5]));

// Location: LCCOMB_X21_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Equal2~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Equal2~0_combout  = (!\OV7670_top_inst|I2C_Write_inst|step_cnt [6] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [7] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [4] & !\OV7670_top_inst|I2C_Write_inst|step_cnt [5])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [6]),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [7]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [4]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|I2C_Write_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|always1~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|always1~1_combout  = (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & !\OV7670_top_inst|I2C_Write_inst|step_cnt [1]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|always1~1 .lut_mask = 16'h0003;
defparam \OV7670_top_inst|I2C_Write_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|always1~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|always1~0_combout  = (!\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] & \OV7670_top_inst|I2C_Write_inst|scl_cnt [0])

	.dataa(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|always1~0 .lut_mask = 16'h5500;
defparam \OV7670_top_inst|I2C_Write_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|always1~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|always1~2_combout  = (!\OV7670_top_inst|I2C_Write_inst|step_cnt [3] & (\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout  & (\OV7670_top_inst|I2C_Write_inst|always1~1_combout  & 
// \OV7670_top_inst|I2C_Write_inst|always1~0_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|always1~1_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|always1~2 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|I2C_Write_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector2~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector2~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|state.START~regout ) # ((\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout  & 
// !\OV7670_top_inst|I2C_Write_inst|always1~2_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & (((\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout  & !\OV7670_top_inst|I2C_Write_inst|always1~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|state.START~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector2~0 .lut_mask = 16'h88F8;
defparam \OV7670_top_inst|I2C_Write_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N15
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|state.S_ADDR (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout ));

// Location: LCCOMB_X22_Y3_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector3~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector3~0_combout  = (\OV7670_top_inst|I2C_Write_inst|always1~2_combout  & (\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout )) # (!\OV7670_top_inst|I2C_Write_inst|always1~2_combout  & 
// ((\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout )))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector3~0 .lut_mask = 16'hCCF0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N19
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|state.S_REG (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout ));

// Location: LCCOMB_X22_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector4~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector4~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector5~0_combout  & (\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout  & ((\OV7670_top_inst|I2C_Write_inst|always1~2_combout )))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector5~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout ) # ((\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout  & \OV7670_top_inst|I2C_Write_inst|always1~2_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector5~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector4~0 .lut_mask = 16'hDC50;
defparam \OV7670_top_inst|I2C_Write_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N3
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|state.S_DATA (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout ));

// Location: LCCOMB_X23_Y3_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Equal2~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Equal2~1_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [3] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & (\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & !\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Equal2~1 .lut_mask = 16'h0020;
defparam \OV7670_top_inst|I2C_Write_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector5~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector5~0_combout  = (\OV7670_top_inst|I2C_Write_inst|scl_cnt [0] & (\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] & (\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout  & \OV7670_top_inst|I2C_Write_inst|Equal2~1_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.datab(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector5~0 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector5~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector5~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & (\OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout  & ((\OV7670_top_inst|I2C_Write_inst|Selector5~0_combout )))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|state.STOP~regout ) # ((\OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout  & \OV7670_top_inst|I2C_Write_inst|Selector5~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector0~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|state.S_DATA~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|state.STOP~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector5~1 .lut_mask = 16'hDC50;
defparam \OV7670_top_inst|I2C_Write_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N27
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|state.STOP (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|state.STOP~regout ));

// Location: LCCOMB_X21_Y3_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~10 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~10_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector9~9_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ) # (\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector9~9_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~10 .lut_mask = 16'hA8A8;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~11 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~11_combout  = ((\OV7670_top_inst|I2C_Write_inst|Selector9~10_combout ) # ((\OV7670_top_inst|I2C_Write_inst|always1~0_combout  & \OV7670_top_inst|I2C_Write_inst|state.STOP~regout ))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout )

	.dataa(\OV7670_top_inst|I2C_Write_inst|always1~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|state.STOP~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector9~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~11 .lut_mask = 16'hFF8F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector25~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector25~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & \OV7670_top_inst|I2C_Write_inst|latch_data [17]))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [17]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector25~0 .lut_mask = 16'hFFA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N19
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[17] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [17]));

// Location: LCCOMB_X23_Y3_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~6 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~6_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & !\OV7670_top_inst|I2C_Write_inst|step_cnt [1])) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & 
// (\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & \OV7670_top_inst|I2C_Write_inst|step_cnt [1]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~6 .lut_mask = 16'h300C;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~7 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~7_combout  = (\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [17] & \OV7670_top_inst|I2C_Write_inst|Selector9~6_combout ))

	.dataa(\OV7670_top_inst|I2C_Write_inst|state.S_ADDR~regout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|latch_data [17]),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector9~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~7 .lut_mask = 16'h8800;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout  & \OV7670_top_inst|OV7670_Capture_inst|start_init~regout )

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|state.IDLE~regout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|start_init~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1 .lut_mask = 16'h5050;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector10~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector10~0_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ) # 
// (\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector10~0 .lut_mask = 16'hFFFE;
defparam \OV7670_top_inst|I2C_Write_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector10~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector10~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ) # ((\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout  & \OV7670_top_inst|I2C_Write_inst|Selector10~0_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector10~1 .lut_mask = 16'hFCCC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N25
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|SCCB_busy (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout ));

// Location: LCCOMB_X18_Y6_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0_combout  = (!\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0 .lut_mask = 16'h0D0C;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N29
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~regout ));

// Location: LCCOMB_X18_Y6_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout  & !\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~regout ))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector1~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~0_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0 .lut_mask = 16'hAAEE;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~regout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|always1~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|step_cnt~regout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|SCCB_req~regout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0 .lut_mask = 16'hCC40;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~8_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N3
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]));

// Location: LCCOMB_X19_Y6_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N1
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]));

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0_combout  = (\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] $ (VCC))) # (!\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout  & 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & VCC))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1  = CARRY((\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout  & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]))

	.dataa(\OV7670_top_inst|I2C_Write_inst|SCCB_busy~regout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0 .lut_mask = 16'h6688;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N31
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]));

// Location: LCCOMB_X19_Y6_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1 )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1 ) # (GND)))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3  = CARRY((!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1 ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~1 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~3 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout )))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & \OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~2_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0 .lut_mask = 16'hF888;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N9
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]));

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5 )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5 ) # (GND)))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7  = CARRY((!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5 ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~5 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~7 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9 )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9 ) # (GND)))
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11  = CARRY((!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9 ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~9 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10_combout ),
	.cout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~11 ));
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N5
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]));

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14_combout  = \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~13  $ (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.cin(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~13 ),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14 .lut_mask = 16'h0FF0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N29
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]));

// Location: LCCOMB_X19_Y6_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~4_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N7
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]));

// Location: LCCOMB_X21_Y6_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13 .lut_mask = 16'h0140;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14 .lut_mask = 16'h0300;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3 .lut_mask = 16'h15EC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2 .lut_mask = 16'h1050;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~3_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4 .lut_mask = 16'h2301;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1 .lut_mask = 16'h0004;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4_combout ) # (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout )

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~4_combout ),
	.datac(vcc),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5 .lut_mask = 16'hFFCC;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14_combout ) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12_combout  & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~14_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15 .lut_mask = 16'hDA8A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector27~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector27~0_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [15]) # ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector1~0_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr0~15_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [15]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector27~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N1
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[15] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [15]));

// Location: LCCOMB_X22_Y5_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector7~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector7~2_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & (((\OV7670_top_inst|I2C_Write_inst|step_cnt [0])))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & ((\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & 
// (\OV7670_top_inst|I2C_Write_inst|latch_data [14])) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & ((\OV7670_top_inst|I2C_Write_inst|latch_data [15])))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [14]),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|latch_data [15]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~2 .lut_mask = 16'hE3E0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6_combout ) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout  & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector3~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N11
cycloneii_lcell_ff \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_OV7670_conf_inst|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]));

// Location: LCCOMB_X23_Y5_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # 
// (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9 .lut_mask = 16'h4440;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9_combout ))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~10_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~9_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11 .lut_mask = 16'hFC22;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] $ 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8 .lut_mask = 16'hECF6;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout  & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8_combout ))))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~12_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~11_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~8_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13 .lut_mask = 16'hBCB0;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19 .lut_mask = 16'h0244;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]) # ((!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14 .lut_mask = 16'h989A;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18_combout  & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14_combout )) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19_combout  & ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~18_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~19_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15 .lut_mask = 16'h26A7;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5])))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & 
// ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13_combout )) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15_combout )))))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~15_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16 .lut_mask = 16'hEE50;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7_combout )))) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~7_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17 .lut_mask = 16'hCF50;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector30~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector30~0_combout  = (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [12]) # ((\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & 
// \OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17_combout )))) # (!\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & ((\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [12]),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|WideOr3~17_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector30~0 .lut_mask = 16'hECA0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y5_N23
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[12] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [12]));

// Location: LCCOMB_X22_Y5_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector7~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector7~3_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector7~2_combout  & (((\OV7670_top_inst|I2C_Write_inst|latch_data [12]) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector7~2_combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [13] & (\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [13]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector7~2_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.datad(\OV7670_top_inst|I2C_Write_inst|latch_data [12]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~3 .lut_mask = 16'hEC2C;
defparam \OV7670_top_inst|I2C_Write_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~5_combout  = (\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout  & ((\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & (\OV7670_top_inst|I2C_Write_inst|Selector7~1_combout )) # 
// (!\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & ((\OV7670_top_inst|I2C_Write_inst|Selector7~3_combout )))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector7~1_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|state.S_REG~regout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector7~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~5 .lut_mask = 16'h8C80;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~13 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~13_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout  & (((\OV7670_top_inst|I2C_Write_inst|scl_cnt [0] & \OV7670_top_inst|I2C_Write_inst|scl_cnt [1])) # 
// (!\OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|scl_cnt [0]),
	.datab(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~13 .lut_mask = 16'h80F0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~8 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~8_combout  = (\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector9~7_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector9~5_combout )))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout  & (((\OV7670_top_inst|I2C_Write_inst|Selector9~13_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Equal1~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector9~7_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector9~5_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector9~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~8 .lut_mask = 16'hFDA8;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~2_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [3] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & !\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~2 .lut_mask = 16'h0002;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N7
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|step_cnt[3] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|step_cnt[3]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~18_combout ),
	.sload(gnd),
	.ena(\OV7670_top_inst|I2C_Write_inst|step_cnt[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]));

// Location: LCCOMB_X22_Y3_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|WideOr9 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|WideOr9~combout  = (\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ) # ((\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ) # 
// (\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector2~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector4~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector5~1_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|WideOr9 .lut_mask = 16'hFFFE;
defparam \OV7670_top_inst|I2C_Write_inst|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23 .lut_mask = 16'h0400;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21 .lut_mask = 16'h0002;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~30 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~30_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout 
// ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~24_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~23_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~30_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~30 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25 .lut_mask = 16'h0200;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10 .lut_mask = 16'h0040;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~29 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~29_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout 
// ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~25_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~29_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~29 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13 .lut_mask = 16'h1000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14 .lut_mask = 16'h0002;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3 .lut_mask = 16'h0010;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~27 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~27_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~27_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~27 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~31 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~31_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~28_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~30_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~29_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector35~27_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~28_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~30_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~29_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~27_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~31_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~31 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7 .lut_mask = 16'h0010;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17 .lut_mask = 16'h0020;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18 .lut_mask = 16'h0010;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~5 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~5_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~17_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~5 .lut_mask = 16'h0737;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~6 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~6_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~5_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~5_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~6_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~6 .lut_mask = 16'h5F00;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19 .lut_mask = 16'h2000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5 .lut_mask = 16'h0200;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector37~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector37~0_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~19_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~0 .lut_mask = 16'h035F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~7 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~7_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector37~0_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout )))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector37~0_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~7_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~7 .lut_mask = 16'h0CCC;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~8 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~8_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~33_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~31_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~6_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector42~7_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~33_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~31_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~6_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~7_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~8 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15 .lut_mask = 16'h0100;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16 .lut_mask = 16'h2000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~14 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~14_combout  = ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout )

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~15_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~14_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~14 .lut_mask = 16'h0F1F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0 .lut_mask = 16'h0001;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~13 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~13_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~0_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~13_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~13 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~15 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~15_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~14_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout  & \OV7670_top_inst|I2C_Write_inst|Selector35~13_combout ))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~14_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector1~0_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~13_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~15_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~15 .lut_mask = 16'hC000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~51 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~51_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~50_combout ) # (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] $ (((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~50_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~51_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~51 .lut_mask = 16'hBEAF;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~49 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~49_combout  = ((\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]) # ((\OV7670_top_inst|I2C_Write_inst|Selector35~51_combout ) # (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]))) # 
// (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0])

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~51_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~49_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~49 .lut_mask = 16'hFFDF;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1 .lut_mask = 16'h0004;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20 .lut_mask = 16'h0004;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~22 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~22_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout 
// )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~13_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~22_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~22 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [5]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [7]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [6]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4 .lut_mask = 16'h0020;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~23 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~23_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ))))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~22_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~23_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~23 .lut_mask = 16'h0777;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8 .lut_mask = 16'h1000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~21 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~21_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout  & !\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout )))) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~21_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~21_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~21 .lut_mask = 16'h131F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~25 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~25_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~24_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~22_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~23_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector35~21_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~24_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~22_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~23_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~21_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~25_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~25 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector35~26 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector35~26_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector35~20_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~15_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~49_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector35~25_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector35~20_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector35~15_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~49_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector35~25_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector35~26_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~26 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector35~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  = (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// !\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12 .lut_mask = 16'h0080;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11 (
// Equation(s):
// \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout  = (!\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2] & (\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0] & 
// \OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1])))

	.dataa(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [4]),
	.datab(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [2]),
	.datac(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [0]),
	.datad(\OV7670_top_inst|I2C_OV7670_conf_inst|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11 .lut_mask = 16'h4000;
defparam \OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~3_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~2_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~1_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~12_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~3 .lut_mask = 16'h135F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~2 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~2_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~9_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~7_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~8_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~2 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~1_combout  = (\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout  & ((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ) # 
// (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )))) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout  & (((!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout )) # (!\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout )))

	.dataa(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~4_combout ),
	.datab(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~5_combout ),
	.datac(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~6_combout ),
	.datad(\OV7670_top_inst|I2C_OV7670_LUT_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~1 .lut_mask = 16'h153F;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector39~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector39~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector39~0_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~3_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector39~2_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~1_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector39~0_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector39~3_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector39~2_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~4 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector42~9 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector42~9_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector42~6_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector42~8_combout  & (\OV7670_top_inst|I2C_Write_inst|Selector35~26_combout  & 
// \OV7670_top_inst|I2C_Write_inst|Selector39~4_combout )))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector42~6_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector42~8_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector35~26_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector39~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~9 .lut_mask = 16'h8000;
defparam \OV7670_top_inst|I2C_Write_inst|Selector42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector41~8 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector41~8_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector41~7_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [1])))) # (!\OV7670_top_inst|I2C_Write_inst|Selector41~7_combout  & (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [1])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector41~7_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [1]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector41~8_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~8 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y3_N29
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[1] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector41~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [1]));

// Location: LCCOMB_X23_Y3_N18
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector8~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector8~0_combout  = (\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & (((\OV7670_top_inst|I2C_Write_inst|step_cnt [1])))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & ((\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & 
// ((\OV7670_top_inst|I2C_Write_inst|latch_data [1]))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt [1] & (\OV7670_top_inst|I2C_Write_inst|latch_data [3]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [3]),
	.datab(\OV7670_top_inst|I2C_Write_inst|latch_data [1]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|step_cnt [1]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~0 .lut_mask = 16'hFC0A;
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N2
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector40~18 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector40~18_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector40~17_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ) # ((\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & 
// \OV7670_top_inst|I2C_Write_inst|latch_data [2])))) # (!\OV7670_top_inst|I2C_Write_inst|Selector40~17_combout  & (\OV7670_top_inst|I2C_Write_inst|WideOr9~combout  & (\OV7670_top_inst|I2C_Write_inst|latch_data [2])))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector40~17_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|WideOr9~combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|latch_data [2]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector42~9_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector40~18_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~18 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y3_N3
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|latch_data[2] (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector40~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|latch_data [2]));

// Location: LCCOMB_X23_Y3_N22
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector8~1 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector8~1_combout  = (\OV7670_top_inst|I2C_Write_inst|Selector8~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|latch_data [0]) # ((!\OV7670_top_inst|I2C_Write_inst|step_cnt [0])))) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector8~0_combout  & (((\OV7670_top_inst|I2C_Write_inst|step_cnt [0] & \OV7670_top_inst|I2C_Write_inst|latch_data [2]))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|latch_data [0]),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector8~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [0]),
	.datad(\OV7670_top_inst|I2C_Write_inst|latch_data [2]),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~1 .lut_mask = 16'hBC8C;
defparam \OV7670_top_inst|I2C_Write_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N26
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~3 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~3_combout  = (!\OV7670_top_inst|I2C_Write_inst|step_cnt [3] & ((\OV7670_top_inst|I2C_Write_inst|step_cnt [2] & ((\OV7670_top_inst|I2C_Write_inst|Selector8~1_combout ))) # (!\OV7670_top_inst|I2C_Write_inst|step_cnt 
// [2] & (\OV7670_top_inst|I2C_Write_inst|Selector8~3_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector8~3_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|step_cnt [2]),
	.datac(\OV7670_top_inst|I2C_Write_inst|step_cnt [3]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~3 .lut_mask = 16'h0E02;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N4
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~4 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~4_combout  = (\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout  & ((\OV7670_top_inst|I2C_Write_inst|Selector9~2_combout ) # (\OV7670_top_inst|I2C_Write_inst|Selector9~3_combout )))

	.dataa(vcc),
	.datab(\OV7670_top_inst|I2C_Write_inst|Equal2~0_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector9~2_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector9~3_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~4 .lut_mask = 16'hCCC0;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|Selector9~12 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|Selector9~12_combout  = (!\OV7670_top_inst|I2C_Write_inst|Selector9~11_combout  & (!\OV7670_top_inst|I2C_Write_inst|Selector9~8_combout  & ((!\OV7670_top_inst|I2C_Write_inst|Selector9~4_combout ) # 
// (!\OV7670_top_inst|I2C_Write_inst|Selector9~13_combout ))))

	.dataa(\OV7670_top_inst|I2C_Write_inst|Selector9~13_combout ),
	.datab(\OV7670_top_inst|I2C_Write_inst|Selector9~11_combout ),
	.datac(\OV7670_top_inst|I2C_Write_inst|Selector9~8_combout ),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector9~4_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|Selector9~12_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~12 .lut_mask = 16'h0103;
defparam \OV7670_top_inst|I2C_Write_inst|Selector9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N13
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|SCCB_SDA (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|Selector9~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout ));

// Location: LCCOMB_X19_Y3_N28
cycloneii_lcell_comb \OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0 (
// Equation(s):
// \OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0_combout  = (\OV7670_top_inst|I2C_Write_inst|scl_cnt [1] & \OV7670_top_inst|I2C_Write_inst|Selector0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\OV7670_top_inst|I2C_Write_inst|scl_cnt [1]),
	.datad(\OV7670_top_inst|I2C_Write_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0 .lut_mask = 16'hF000;
defparam \OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N29
cycloneii_lcell_ff \OV7670_top_inst|I2C_Write_inst|SCCB_SCL (
	.clk(\OV7670_top_inst|CLK_DIV_EVEN_inst|CLK_DIV~clkctrl_outclk ),
	.datain(\OV7670_top_inst|I2C_Write_inst|SCCB_SCL~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|I2C_Write_inst|SCCB_SCL~regout ));

// Location: CLKCTRL_G1
cycloneii_clkctrl \SYS_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SYS_CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SYS_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \SYS_CLK~clkctrl .clock_type = "global clock";
defparam \SYS_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \UART_Txd_inst|Selector2~6 (
// Equation(s):
// \UART_Txd_inst|Selector2~6_combout  = ((!\UART_Txd_inst|STATE.IDLE~regout  & (\UART_Txd_inst|Txd~regout  & \UART_CTRL_inst|tx_req~regout ))) # (!\UART_Txd_inst|Selector2~5_combout )

	.dataa(\UART_Txd_inst|Selector2~5_combout ),
	.datab(\UART_Txd_inst|STATE.IDLE~regout ),
	.datac(\UART_Txd_inst|Txd~regout ),
	.datad(\UART_CTRL_inst|tx_req~regout ),
	.cin(gnd),
	.combout(\UART_Txd_inst|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Txd_inst|Selector2~6 .lut_mask = 16'h7555;
defparam \UART_Txd_inst|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N9
cycloneii_lcell_ff \UART_Txd_inst|Txd (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_Txd_inst|Selector2~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_Txd_inst|Txd~regout ));

// Location: CLKCTRL_G3
cycloneii_clkctrl \OV_UART_pll_inst|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\OV_UART_pll_inst|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \OV_UART_pll_inst|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \OV_UART_pll_inst|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X22_Y9_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X22_Y9_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X23_Y10_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X23_Y10_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X23_Y10_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X23_Y10_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X22_Y9_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X22_Y9_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCFF_X21_Y9_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X21_Y9_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X21_Y9_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X21_Y9_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X21_Y9_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCFF_X21_Y9_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCCOMB_X21_Y9_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X21_Y9_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X21_Y9_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X21_Y9_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X21_Y9_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X24_Y8_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X23_Y10_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X23_Y8_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X23_Y8_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y8_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X23_Y8_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h000A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X23_Y8_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFF04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCCOMB_X23_Y8_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'hA000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X24_Y8_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X24_Y10_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h22A4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hD2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X24_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h7250;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X22_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G7
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X24_Y8_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.sdata(\~QIC_CREATED_GND~I_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]));

// Location: LCCOMB_X23_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X23_Y10_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hECEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hB8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X24_Y10_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'hE200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCFF_X24_Y10_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X24_Y10_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X24_Y10_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X25_Y10_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X25_Y10_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X25_Y10_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X25_Y10_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hAEA4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]));

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ));

// Location: LCFF_X24_Y10_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCCOMB_X26_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ));

// Location: LCCOMB_X26_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 .lut_mask = 16'h000F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hF0A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X23_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7 .lut_mask = 16'hC800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .lut_mask = 16'hDFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCCOMB_X22_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .lut_mask = 16'hF070;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X22_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [4]));

// Location: LCCOMB_X22_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h00C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCCOMB_X22_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]));

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ));

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]));

// Location: LCFF_X21_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]));

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]));

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]));

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ));

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X23_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [176]));

// Location: LCFF_X10_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [176]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [175]));

// Location: LCCOMB_X10_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [175]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [174]));

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [174]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [173]));

// Location: LCCOMB_X7_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [173]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [172]));

// Location: LCCOMB_X7_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [172]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [171]));

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [171]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [170]));

// Location: LCFF_X10_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [170]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [169]));

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [169]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [168]));

// Location: LCCOMB_X7_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [168]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [167]));

// Location: LCFF_X7_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [167]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [166]));

// Location: LCCOMB_X7_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [166]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [165]));

// Location: LCCOMB_X7_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [165]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [164]));

// Location: LCCOMB_X7_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [164]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [163]));

// Location: LCFF_X7_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [163]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [162]));

// Location: LCCOMB_X8_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [162]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [161]));

// Location: LCCOMB_X8_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [161]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [160]));

// Location: LCCOMB_X8_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [160]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [159]));

// Location: LCFF_X8_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [159]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [158]));

// Location: LCCOMB_X8_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [158]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [157]));

// Location: LCCOMB_X8_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [157]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [156]));

// Location: LCCOMB_X8_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [156]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [155]));

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [155]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [154]));

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [154]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [153]));

// Location: LCFF_X13_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [153]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [152]));

// Location: LCCOMB_X12_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [152]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [151]));

// Location: LCCOMB_X12_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [151]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [150]));

// Location: LCCOMB_X12_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [150]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [149]));

// Location: LCCOMB_X12_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [149]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [148]));

// Location: LCFF_X12_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [148]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [147]));

// Location: LCCOMB_X13_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [147]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [146]));

// Location: LCCOMB_X13_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [146]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [145]));

// Location: LCCOMB_X13_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [145]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [144]));

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [144]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [143]));

// Location: LCFF_X14_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [143]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [142]));

// Location: LCCOMB_X14_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [142]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [141]));

// Location: LCFF_X14_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [141]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [140]));

// Location: LCCOMB_X14_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [140]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [139]));

// Location: LCFF_X14_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [139]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [138]));

// Location: LCFF_X13_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [138]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [137]));

// Location: LCFF_X13_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [137]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [136]));

// Location: LCCOMB_X13_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [136]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [135]));

// Location: LCCOMB_X14_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [135]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [134]));

// Location: LCCOMB_X15_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [134]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [133]));

// Location: LCCOMB_X15_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [133]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [132]));

// Location: LCFF_X15_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [132]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [131]));

// Location: LCCOMB_X15_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [131]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [130]));

// Location: LCCOMB_X15_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [130]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [129]));

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [129]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [128]));

// Location: LCFF_X15_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [128]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [127]));

// Location: LCCOMB_X16_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [127]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [126]));

// Location: LCFF_X16_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [126]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [125]));

// Location: LCCOMB_X16_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [125]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [124]));

// Location: LCFF_X16_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [124]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [123]));

// Location: LCFF_X16_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [123]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [122]));

// Location: LCCOMB_X16_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [122]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [121]));

// Location: LCCOMB_X16_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [121]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [120]));

// Location: LCCOMB_X16_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [120]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [119]));

// Location: LCCOMB_X16_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [119]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [118]));

// Location: LCCOMB_X16_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [118]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [117]));

// Location: LCCOMB_X16_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [117]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [116]));

// Location: LCCOMB_X16_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [116]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [115]));

// Location: LCFF_X16_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [115]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [114]));

// Location: LCCOMB_X16_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [114]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [113]));

// Location: LCCOMB_X17_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [113]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [112]));

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [112]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [111]));

// Location: LCFF_X17_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [111]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [110]));

// Location: LCCOMB_X17_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [110]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [109]));

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [109]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [108]));

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [108]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [107]));

// Location: LCFF_X17_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [107]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [106]));

// Location: LCCOMB_X17_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [106]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [105]));

// Location: LCCOMB_X16_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [105]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [104]));

// Location: LCFF_X15_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [104]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [103]));

// Location: LCCOMB_X15_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [103]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [102]));

// Location: LCFF_X15_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [102]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [101]));

// Location: LCCOMB_X15_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [101]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [100]));

// Location: LCFF_X15_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [100]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [99]));

// Location: LCFF_X16_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [99]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]));

// Location: LCCOMB_X16_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [97]));

// Location: LCCOMB_X16_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [97]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [96]));

// Location: LCFF_X16_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [96]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]));

// Location: LCCOMB_X16_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]));

// Location: LCFF_X16_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]));

// Location: LCFF_X16_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]));

// Location: LCCOMB_X16_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]));

// Location: LCCOMB_X16_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]));

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]));

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]));

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]));

// Location: LCCOMB_X13_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]));

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]));

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]));

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]));

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]));

// Location: LCFF_X14_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]));

// Location: LCCOMB_X13_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]));

// Location: LCCOMB_X12_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]));

// Location: LCCOMB_X12_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]));

// Location: LCCOMB_X12_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]));

// Location: LCCOMB_X12_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]));

// Location: LCCOMB_X12_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]));

// Location: LCCOMB_X13_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]));

// Location: LCFF_X13_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]));

// Location: LCCOMB_X13_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]));

// Location: LCCOMB_X13_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]));

// Location: LCFF_X13_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]));

// Location: LCCOMB_X13_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]));

// Location: LCCOMB_X12_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]));

// Location: LCCOMB_X12_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]));

// Location: LCCOMB_X12_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]));

// Location: LCCOMB_X13_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]));

// Location: LCCOMB_X14_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]));

// Location: LCFF_X14_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]));

// Location: LCFF_X14_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]));

// Location: LCCOMB_X14_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]));

// Location: LCCOMB_X14_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]));

// Location: LCFF_X14_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]));

// Location: LCCOMB_X14_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]));

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]));

// Location: LCCOMB_X14_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]));

// Location: LCCOMB_X14_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]));

// Location: LCCOMB_X13_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]));

// Location: LCCOMB_X13_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]));

// Location: LCCOMB_X13_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]));

// Location: LCCOMB_X13_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]));

// Location: LCCOMB_X13_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]));

// Location: LCCOMB_X13_Y15_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]));

// Location: LCCOMB_X13_Y15_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]));

// Location: LCCOMB_X13_Y15_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]));

// Location: LCCOMB_X13_Y15_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]));

// Location: LCFF_X13_Y15_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]));

// Location: LCCOMB_X13_Y15_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]));

// Location: LCFF_X13_Y15_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]));

// Location: LCCOMB_X13_Y15_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]));

// Location: LCCOMB_X14_Y13_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]));

// Location: LCFF_X14_Y13_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]));

// Location: LCCOMB_X14_Y13_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]));

// Location: LCCOMB_X14_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]));

// Location: LCCOMB_X14_Y13_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]));

// Location: LCFF_X14_Y13_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]));

// Location: LCFF_X14_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]));

// Location: LCCOMB_X12_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]));

// Location: LCCOMB_X12_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]));

// Location: LCFF_X12_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]));

// Location: LCCOMB_X12_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]));

// Location: LCFF_X12_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]));

// Location: LCCOMB_X13_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]));

// Location: LCCOMB_X14_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]));

// Location: LCCOMB_X14_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]));

// Location: LCFF_X14_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]));

// Location: LCCOMB_X14_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]));

// Location: LCCOMB_X14_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]));

// Location: LCCOMB_X14_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]));

// Location: LCCOMB_X8_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]));

// Location: LCCOMB_X8_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]));

// Location: LCFF_X8_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]));

// Location: LCCOMB_X8_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]));

// Location: LCCOMB_X8_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]));

// Location: LCCOMB_X9_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]));

// Location: LCCOMB_X9_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]));

// Location: LCCOMB_X9_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]));

// Location: LCFF_X9_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]));

// Location: LCCOMB_X9_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]));

// Location: LCCOMB_X9_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]));

// Location: LCCOMB_X9_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]));

// Location: LCCOMB_X13_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]));

// Location: LCCOMB_X13_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]));

// Location: LCCOMB_X13_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]));

// Location: LCCOMB_X13_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]));

// Location: LCCOMB_X13_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]));

// Location: LCCOMB_X17_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]));

// Location: LCFF_X17_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]));

// Location: LCCOMB_X17_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]));

// Location: LCCOMB_X17_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]));

// Location: LCCOMB_X16_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [0]));

// Location: LCCOMB_X17_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]));

// Location: LCFF_X17_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]));

// Location: LCCOMB_X17_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ));

// Location: LCCOMB_X17_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ));

// Location: LCCOMB_X17_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [1]));

// Location: LCCOMB_X17_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ));

// Location: LCCOMB_X17_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ));

// Location: LCCOMB_X9_Y12_N12
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector21~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector21~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~24_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~24_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~24_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector21~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N13
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[12] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]));

// Location: LCFF_X13_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [3]));

// Location: LCCOMB_X13_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ));

// Location: LCCOMB_X13_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OV_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OV_data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_data[0]));
// synopsys translate_off
defparam \OV_data[0]~I .input_async_reset = "none";
defparam \OV_data[0]~I .input_power_up = "low";
defparam \OV_data[0]~I .input_register_mode = "none";
defparam \OV_data[0]~I .input_sync_reset = "none";
defparam \OV_data[0]~I .oe_async_reset = "none";
defparam \OV_data[0]~I .oe_power_up = "low";
defparam \OV_data[0]~I .oe_register_mode = "none";
defparam \OV_data[0]~I .oe_sync_reset = "none";
defparam \OV_data[0]~I .operation_mode = "input";
defparam \OV_data[0]~I .output_async_reset = "none";
defparam \OV_data[0]~I .output_power_up = "low";
defparam \OV_data[0]~I .output_register_mode = "none";
defparam \OV_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[22]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout  = \OV_data~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV_data~combout [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[22] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [22]));

// Location: LCCOMB_X12_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~regout ));

// Location: LCCOMB_X12_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~regout ));

// Location: LCCOMB_X12_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[20] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [20]));

// Location: LCCOMB_X13_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~regout ));

// Location: LCFF_X13_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[21] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|w_req~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [21]));

// Location: LCCOMB_X13_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~regout ));

// Location: LCCOMB_X12_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[17] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [17]));

// Location: LCCOMB_X13_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [17]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ));

// Location: LCCOMB_X9_Y12_N14
cycloneii_lcell_comb \OV7670_top_inst|OV7670_Capture_inst|Selector25~0 (
// Equation(s):
// \OV7670_top_inst|OV7670_Capture_inst|Selector25~0_combout  = (\OV7670_top_inst|OV7670_Capture_inst|Add3~16_combout  & ((\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ) # ((\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & 
// \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8])))) # (!\OV7670_top_inst|OV7670_Capture_inst|Add3~16_combout  & (\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout  & (\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8])))

	.dataa(\OV7670_top_inst|OV7670_Capture_inst|Add3~16_combout ),
	.datab(\OV7670_top_inst|OV7670_Capture_inst|WideOr10~combout ),
	.datac(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\OV7670_top_inst|OV7670_Capture_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector25~0 .lut_mask = 16'hEAC0;
defparam \OV7670_top_inst|OV7670_Capture_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N15
cycloneii_lcell_ff \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\OV7670_top_inst|OV7670_Capture_inst|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]));

// Location: LCCOMB_X13_Y15_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[16] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [16]));

// Location: LCFF_X13_Y15_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y15_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ));

// Location: LCCOMB_X14_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[19]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|vsync_cnt [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[19] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [19]));

// Location: LCCOMB_X14_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~regout ));

// Location: LCCOMB_X13_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y15_N31
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[15] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [15]));

// Location: LCCOMB_X13_Y15_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ));

// Location: LCCOMB_X12_Y15_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y15_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[14] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [14]));

// Location: LCFF_X13_Y15_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y15_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ));

// Location: LCCOMB_X10_Y15_N10
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y15_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[13] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [13]));

// Location: LCCOMB_X14_Y13_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ));

// Location: LCCOMB_X14_Y13_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ));

// Location: LCCOMB_X13_Y15_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [10]));

// Location: LCCOMB_X12_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ));

// Location: LCCOMB_X12_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout  = \OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [11]));

// Location: LCCOMB_X12_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ));

// Location: LCFF_X13_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\OV7670_top_inst|OV7670_Capture_inst|pixel_cnt [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [9]));

// Location: LCFF_X13_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ));

// Location: LCCOMB_X12_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[58] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [58]));

// Location: LCCOMB_X10_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [176]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [174]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [58]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [175]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [58]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [176]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff~regout ));

// Location: LCFF_X17_Y8_N17
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[1]~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [1]));

// Location: LCCOMB_X17_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[41]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout  = \UART_CTRL_inst|send_cnt [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_CTRL_inst|send_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[41]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[41] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [41]));

// Location: LCFF_X16_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [41]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~regout ));

// Location: LCCOMB_X16_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [125]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [41]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~regout ));

// Location: LCFF_X17_Y8_N21
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[3]~25_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [3]));

// Location: LCCOMB_X15_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[43]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[43]~feeder_combout  = \UART_CTRL_inst|send_cnt [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[43] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [43]));

// Location: LCFF_X15_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [43]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~regout ));

// Location: LCCOMB_X15_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [131]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [43]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~regout ));

// Location: LCCOMB_X17_Y7_N14
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[16]~51 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[16]~51_combout  = (\UART_CTRL_inst|send_cnt [16] & (\UART_CTRL_inst|send_cnt[15]~50  $ (GND))) # (!\UART_CTRL_inst|send_cnt [16] & (!\UART_CTRL_inst|send_cnt[15]~50  & VCC))
// \UART_CTRL_inst|send_cnt[16]~52  = CARRY((\UART_CTRL_inst|send_cnt [16] & !\UART_CTRL_inst|send_cnt[15]~50 ))

	.dataa(\UART_CTRL_inst|send_cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[15]~50 ),
	.combout(\UART_CTRL_inst|send_cnt[16]~51_combout ),
	.cout(\UART_CTRL_inst|send_cnt[16]~52 ));
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[16]~51 .lut_mask = 16'hA50A;
defparam \UART_CTRL_inst|send_cnt[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneii_lcell_comb \UART_CTRL_inst|send_cnt[17]~53 (
// Equation(s):
// \UART_CTRL_inst|send_cnt[17]~53_combout  = \UART_CTRL_inst|send_cnt [17] $ (\UART_CTRL_inst|send_cnt[16]~52 )

	.dataa(\UART_CTRL_inst|send_cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_CTRL_inst|send_cnt[16]~52 ),
	.combout(\UART_CTRL_inst|send_cnt[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \UART_CTRL_inst|send_cnt[17]~53 .lut_mask = 16'h5A5A;
defparam \UART_CTRL_inst|send_cnt[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y7_N17
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[17] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[17]~53_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [17]));

// Location: LCCOMB_X16_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[40]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout  = \UART_CTRL_inst|send_cnt [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[40] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [40]));

// Location: LCFF_X16_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [40]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~regout ));

// Location: LCCOMB_X16_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [122]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [40]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~regout ));

// Location: LCCOMB_X16_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N15
cycloneii_lcell_ff \UART_CTRL_inst|send_cnt[16] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_CTRL_inst|send_cnt[16]~51_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_CTRL_inst|Selector2~1_combout ),
	.sload(gnd),
	.ena(\UART_CTRL_inst|send_cnt[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_CTRL_inst|send_cnt [16]));

// Location: LCFF_X16_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[39] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [39]));

// Location: LCFF_X16_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [39]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~regout ));

// Location: LCCOMB_X16_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [119]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [117]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [39]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [118]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [39]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [119]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~regout ));

// Location: LCCOMB_X17_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[37]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout  = \UART_CTRL_inst|send_cnt [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[37] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [37]));

// Location: LCFF_X17_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [37]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~regout ));

// Location: LCCOMB_X17_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [113]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [111]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [37]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [112]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [113]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [37]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~regout ));

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[36]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[36]~feeder_combout  = \UART_CTRL_inst|send_cnt [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[36] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [36]));

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [110]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [109]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [36]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [108]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [36]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~regout ));

// Location: LCCOMB_X17_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [110]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [36]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~regout ));

// Location: LCCOMB_X16_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[33] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [33]));

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [100]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [99]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [33]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [101]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~regout ));

// Location: LCCOMB_X15_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [101]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [33]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~regout ));

// Location: LCFF_X17_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[32] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [32]));

// Location: LCFF_X16_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~regout ));

// Location: LCCOMB_X16_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [32]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~regout ));

// Location: LCFF_X15_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[34] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [34]));

// Location: LCFF_X15_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [34]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~regout ));

// Location: LCCOMB_X15_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [104]),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~regout ));

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[56]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[56]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[56] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [56]));

// Location: LCCOMB_X10_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [170]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [169]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [56]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [168]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [56]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~regout ));

// Location: LCCOMB_X10_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [170]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [56]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~regout ));

// Location: LCCOMB_X7_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[57]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[57]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[57] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [57]));

// Location: LCFF_X7_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [57]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~regout ));

// Location: LCCOMB_X7_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [57]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [173]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~regout ));

// Location: LCFF_X14_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[48] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_CTRL_inst|send_cnt [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [48]));

// Location: LCFF_X13_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [48]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y9_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [146]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [145]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [48]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [144]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [146]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [48]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~regout ));

// Location: LCCOMB_X7_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[51]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout  = \uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_send_fifo_inst|dcfifo_component|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[51] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [51]));

// Location: LCFF_X13_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [51]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~regout ));

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [153]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [154]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [51]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [155]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [51]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [155]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~regout ));

// Location: LCCOMB_X13_Y9_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[49]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[49]~feeder_combout  = \UART_CTRL_inst|send_cnt [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_CTRL_inst|send_cnt [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[49] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_trigger_in_reg[49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [49]));

// Location: LCCOMB_X12_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [147]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [148]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [49]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [149]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [49]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [149]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~regout ));

// Location: LCCOMB_X13_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19 .lut_mask = 16'hD850;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ));

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h0F05;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]));

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]));

// Location: LCCOMB_X17_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]));

// Location: LCCOMB_X17_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]));

// Location: LCCOMB_X17_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]));

// Location: LCCOMB_X17_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]));

// Location: LCCOMB_X17_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]));

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]));

// Location: LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]));

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]));

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]));

// Location: LCFF_X18_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]));

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]));

// Location: LCFF_X18_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]));

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]));

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]));

// Location: LCFF_X25_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]));

// Location: LCFF_X25_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]));

// Location: LCFF_X25_Y14_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]));

// Location: LCFF_X25_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]));

// Location: LCFF_X25_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]));

// Location: LCFF_X25_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]));

// Location: LCFF_X25_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]));

// Location: LCFF_X25_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]));

// Location: LCFF_X25_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]));

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]));

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]));

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]));

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]));

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]));

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]));

// Location: LCFF_X24_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]));

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]));

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]));

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]));

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]));

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]));

// Location: LCFF_X24_Y14_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]));

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 .lut_mask = 16'h8999;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]));

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]));

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]));

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]));

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]));

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ));

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'h8080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~33_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22 .lut_mask = 16'h00E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~22_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ));

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]));

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ));

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ));

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hF1F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ));

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'h8880;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ));

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]));

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]));

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]));

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .lut_mask = 16'h00CA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ));

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'hA080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0111;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ));

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hE222;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable .lut_mask = 16'hFCFC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hA080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]));

// Location: LCFF_X24_Y10_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ));

// Location: LCCOMB_X24_Y10_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCFF_X24_Y10_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X23_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .lut_mask = 16'hCA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .lut_mask = 16'hFEFC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X25_Y10_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h0D04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X23_Y9_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y9_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X23_Y9_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0005;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'hF1F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCFF_X23_Y9_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X23_Y9_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6 .lut_mask = 16'h762A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7 .lut_mask = 16'h5D0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h5000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X24_Y9_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCFF_X24_Y9_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCFF_X24_Y9_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X24_Y9_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hF088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X24_Y9_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h54C2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h046C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X25_Y9_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h412B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'hBB66;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h44E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X25_Y9_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X25_Y9_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X25_Y9_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X25_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF7F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h113B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X24_Y10_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OV_wrst~I (
	.datain(!\OV7670_top_inst|OV7670_Capture_inst|OV_wrst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_wrst));
// synopsys translate_off
defparam \OV_wrst~I .input_async_reset = "none";
defparam \OV_wrst~I .input_power_up = "low";
defparam \OV_wrst~I .input_register_mode = "none";
defparam \OV_wrst~I .input_sync_reset = "none";
defparam \OV_wrst~I .oe_async_reset = "none";
defparam \OV_wrst~I .oe_power_up = "low";
defparam \OV_wrst~I .oe_register_mode = "none";
defparam \OV_wrst~I .oe_sync_reset = "none";
defparam \OV_wrst~I .operation_mode = "output";
defparam \OV_wrst~I .output_async_reset = "none";
defparam \OV_wrst~I .output_power_up = "low";
defparam \OV_wrst~I .output_register_mode = "none";
defparam \OV_wrst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OV_rrst~I (
	.datain(!\OV7670_top_inst|OV7670_Capture_inst|OV_rrst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_rrst));
// synopsys translate_off
defparam \OV_rrst~I .input_async_reset = "none";
defparam \OV_rrst~I .input_power_up = "low";
defparam \OV_rrst~I .input_register_mode = "none";
defparam \OV_rrst~I .input_sync_reset = "none";
defparam \OV_rrst~I .oe_async_reset = "none";
defparam \OV_rrst~I .oe_power_up = "low";
defparam \OV_rrst~I .oe_register_mode = "none";
defparam \OV_rrst~I .oe_sync_reset = "none";
defparam \OV_rrst~I .operation_mode = "output";
defparam \OV_rrst~I .output_async_reset = "none";
defparam \OV_rrst~I .output_power_up = "low";
defparam \OV_rrst~I .output_register_mode = "none";
defparam \OV_rrst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OV_oe~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_oe));
// synopsys translate_off
defparam \OV_oe~I .input_async_reset = "none";
defparam \OV_oe~I .input_power_up = "low";
defparam \OV_oe~I .input_register_mode = "none";
defparam \OV_oe~I .input_sync_reset = "none";
defparam \OV_oe~I .oe_async_reset = "none";
defparam \OV_oe~I .oe_power_up = "low";
defparam \OV_oe~I .oe_register_mode = "none";
defparam \OV_oe~I .oe_sync_reset = "none";
defparam \OV_oe~I .operation_mode = "output";
defparam \OV_oe~I .output_async_reset = "none";
defparam \OV_oe~I .output_power_up = "low";
defparam \OV_oe~I .output_register_mode = "none";
defparam \OV_oe~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OV_wen~I (
	.datain(\OV7670_top_inst|OV7670_Capture_inst|OV_wen~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_wen));
// synopsys translate_off
defparam \OV_wen~I .input_async_reset = "none";
defparam \OV_wen~I .input_power_up = "low";
defparam \OV_wen~I .input_register_mode = "none";
defparam \OV_wen~I .input_sync_reset = "none";
defparam \OV_wen~I .oe_async_reset = "none";
defparam \OV_wen~I .oe_power_up = "low";
defparam \OV_wen~I .oe_register_mode = "none";
defparam \OV_wen~I .oe_sync_reset = "none";
defparam \OV_wen~I .operation_mode = "output";
defparam \OV_wen~I .output_async_reset = "none";
defparam \OV_wen~I .output_power_up = "low";
defparam \OV_wen~I .output_register_mode = "none";
defparam \OV_wen~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OV_rclk~I (
	.datain(\OV7670_top_inst|OV7670_Capture_inst|OV_rclk~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OV_rclk));
// synopsys translate_off
defparam \OV_rclk~I .input_async_reset = "none";
defparam \OV_rclk~I .input_power_up = "low";
defparam \OV_rclk~I .input_register_mode = "none";
defparam \OV_rclk~I .input_sync_reset = "none";
defparam \OV_rclk~I .oe_async_reset = "none";
defparam \OV_rclk~I .oe_power_up = "low";
defparam \OV_rclk~I .oe_register_mode = "none";
defparam \OV_rclk~I .oe_sync_reset = "none";
defparam \OV_rclk~I .operation_mode = "output";
defparam \OV_rclk~I .output_async_reset = "none";
defparam \OV_rclk~I .output_power_up = "low";
defparam \OV_rclk~I .output_register_mode = "none";
defparam \OV_rclk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCCB_SDA~I (
	.datain(!\OV7670_top_inst|I2C_Write_inst|SCCB_SDA~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCCB_SDA));
// synopsys translate_off
defparam \SCCB_SDA~I .input_async_reset = "none";
defparam \SCCB_SDA~I .input_power_up = "low";
defparam \SCCB_SDA~I .input_register_mode = "none";
defparam \SCCB_SDA~I .input_sync_reset = "none";
defparam \SCCB_SDA~I .oe_async_reset = "none";
defparam \SCCB_SDA~I .oe_power_up = "low";
defparam \SCCB_SDA~I .oe_register_mode = "none";
defparam \SCCB_SDA~I .oe_sync_reset = "none";
defparam \SCCB_SDA~I .operation_mode = "output";
defparam \SCCB_SDA~I .output_async_reset = "none";
defparam \SCCB_SDA~I .output_power_up = "low";
defparam \SCCB_SDA~I .output_register_mode = "none";
defparam \SCCB_SDA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCCB_SCL~I (
	.datain(!\OV7670_top_inst|I2C_Write_inst|SCCB_SCL~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCCB_SCL));
// synopsys translate_off
defparam \SCCB_SCL~I .input_async_reset = "none";
defparam \SCCB_SCL~I .input_power_up = "low";
defparam \SCCB_SCL~I .input_register_mode = "none";
defparam \SCCB_SCL~I .input_sync_reset = "none";
defparam \SCCB_SCL~I .oe_async_reset = "none";
defparam \SCCB_SCL~I .oe_power_up = "low";
defparam \SCCB_SCL~I .oe_register_mode = "none";
defparam \SCCB_SCL~I .oe_sync_reset = "none";
defparam \SCCB_SCL~I .operation_mode = "output";
defparam \SCCB_SCL~I .output_async_reset = "none";
defparam \SCCB_SCL~I .output_power_up = "low";
defparam \SCCB_SCL~I .output_register_mode = "none";
defparam \SCCB_SCL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Txd~I (
	.datain(!\UART_Txd_inst|Txd~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Txd));
// synopsys translate_off
defparam \Txd~I .input_async_reset = "none";
defparam \Txd~I .input_power_up = "low";
defparam \Txd~I .input_register_mode = "none";
defparam \Txd~I .input_sync_reset = "none";
defparam \Txd~I .oe_async_reset = "none";
defparam \Txd~I .oe_power_up = "low";
defparam \Txd~I .oe_register_mode = "none";
defparam \Txd~I .oe_sync_reset = "none";
defparam \Txd~I .operation_mode = "output";
defparam \Txd~I .output_async_reset = "none";
defparam \Txd~I .output_power_up = "low";
defparam \Txd~I .output_register_mode = "none";
defparam \Txd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c1~I (
	.datain(\OV_UART_pll_inst|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c1));
// synopsys translate_off
defparam \c1~I .input_async_reset = "none";
defparam \c1~I .input_power_up = "low";
defparam \c1~I .input_register_mode = "none";
defparam \c1~I .input_sync_reset = "none";
defparam \c1~I .oe_async_reset = "none";
defparam \c1~I .oe_power_up = "low";
defparam \c1~I .oe_register_mode = "none";
defparam \c1~I .oe_sync_reset = "none";
defparam \c1~I .operation_mode = "output";
defparam \c1~I .output_async_reset = "none";
defparam \c1~I .output_power_up = "low";
defparam \c1~I .output_register_mode = "none";
defparam \c1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
