#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  8 18:15:00 2023
# Process ID: 32884
# Current directory: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/drpro/AppData/Roaming/Xilinx/Vivado/Proj_1/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 894.871 ; gain = 205.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_FPGA_Acc_0_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_FPGA_Acc_0_0/synth/design_1_FPGA_Acc_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc.v:284]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_bias_bufesQ' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_bias_bufesQ_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v:19]
INFO: [Synth 8-3876] $readmem data file './FPGA_Acc_bias_bufesQ_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_bias_bufesQ_ram' (1#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_bias_bufesQ' (2#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_ofm_buffetR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v:59]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_ofm_buffetR_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v:23]
INFO: [Synth 8-3876] $readmem data file './FPGA_Acc_ofm_buffetR_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_ofm_buffetR_ram' (3#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_ofm_buffetR' (4#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v:59]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_ofm_buffevR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_ofm_buffevR_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v:21]
INFO: [Synth 8-3876] $readmem data file './FPGA_Acc_ofm_buffevR_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_ofm_buffevR_ram' (5#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_ofm_buffevR' (6#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v:53]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_CTRL_BUS_s_axi' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_CTRL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_IFM_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_IFM_CTRL bound to: 8'b00010100 
	Parameter ADDR_OFM_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_OFM_CTRL bound to: 8'b00011100 
	Parameter ADDR_WEIGHT_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_WEIGHT_CTRL bound to: 8'b00100100 
	Parameter ADDR_BIAS_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_BIAS_CTRL bound to: 8'b00101100 
	Parameter ADDR_K_S_PAD_LTYPE_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_K_S_PAD_LTYPE_CTRL bound to: 8'b00110100 
	Parameter ADDR_IOFM_NUM_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_IOFM_NUM_CTRL bound to: 8'b00111100 
	Parameter ADDR_IFM_W_H_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_IFM_W_H_CTRL bound to: 8'b01000100 
	Parameter ADDR_OFM_W_H_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_OFM_W_H_CTRL bound to: 8'b01001100 
	Parameter ADDR_TRTC_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_TRTC_CTRL bound to: 8'b01010100 
	Parameter ADDR_TMTN_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_TMTN_CTRL bound to: 8'b01011100 
	Parameter ADDR_OFM_NUM_BOUND_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_OFM_NUM_BOUND_CTRL bound to: 8'b01100100 
	Parameter ADDR_MLOOPSXTM_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_MLOOPSXTM_CTRL bound to: 8'b01101100 
	Parameter ADDR_MLOOPS_A1XTM_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_MLOOPS_A1XTM_CTRL bound to: 8'b01110100 
	Parameter ADDR_PAD_VAL_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_PAD_VAL_CTRL bound to: 8'b01111100 
	Parameter ADDR_TROWTCOL_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_TROWTCOL_CTRL bound to: 8'b10000100 
	Parameter ADDR_IHW_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_IHW_CTRL bound to: 8'b10001100 
	Parameter ADDR_OHW_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_OHW_CTRL bound to: 8'b10010100 
	Parameter ADDR_KK_INUMXKK_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_KK_INUMXKK_CTRL bound to: 8'b10011100 
	Parameter ADDR_EN_BITS_DATA_0 bound to: 8'b10100000 
	Parameter ADDR_EN_BITS_CTRL bound to: 8'b10100100 
	Parameter ADDR_WEIGHTQ_DATA_0 bound to: 8'b10101000 
	Parameter ADDR_WEIGHTQ_CTRL bound to: 8'b10101100 
	Parameter ADDR_BETAQ_DATA_0 bound to: 8'b10110000 
	Parameter ADDR_BETAQ_CTRL bound to: 8'b10110100 
	Parameter ADDR_INPUTQ_DATA_0 bound to: 8'b10111000 
	Parameter ADDR_INPUTQ_CTRL bound to: 8'b10111100 
	Parameter ADDR_OUTPUTQ_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_OUTPUTQ_CTRL bound to: 8'b11000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_CTRL_BUS_s_axi.v:346]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_CTRL_BUS_s_axi' (7#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_CTRL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_throttl' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 1 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_throttl' (8#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_write' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo' (9#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice' (10#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized0' (10#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_buffer' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_buffer' (11#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1 does not have driver. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1' (11#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized2' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized2' (11#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_write' (12#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_read' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_buffer__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_buffer__parameterized0' (12#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice__parameterized0' (12#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi_read' (13#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS_m_axi' (14#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_throttl' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_throttl' (15#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_write' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo' (16#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice' (17#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized0' (17#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_buffer' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_buffer' (18#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized1' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized1' (18#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized2' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized2' (18#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_write' (19#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_read' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 7 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_buffer__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_buffer__parameterized0' (19#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice__parameterized0' (19#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized3' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized3 does not have driver. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized3' (19#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi_read' (20#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_DATA_BUS1_m_axi' (21#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'load_compute_wrapper' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wrapper.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wrapper.v:1329]
INFO: [Synth 8-6157] synthesizing module 'load_compute_wraprcU' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v:59]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2809 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'load_compute_wraprcU_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2809 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v:23]
INFO: [Synth 8-3876] $readmem data file './load_compute_wraprcU_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'load_compute_wraprcU_ram' (22#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'load_compute_wraprcU' (23#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v:59]
INFO: [Synth 8-6157] synthesizing module 'load_compute_wraptde' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'load_compute_wraptde_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v:19]
INFO: [Synth 8-3876] $readmem data file './load_compute_wraptde_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v:22]
INFO: [Synth 8-6155] done synthesizing module 'load_compute_wraptde_ram' (24#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'load_compute_wraptde' (25#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv2d_tile4' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state13 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:1937]
INFO: [Synth 8-6157] synthesizing module 'copy_local_beta' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:1734]
INFO: [Synth 8-6155] done synthesizing module 'copy_local_beta' (26#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v:10]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaocq' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaocq.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaocq_DSP48_9' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaocq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaocq_DSP48_9' (27#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaocq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaocq' (28#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaocq.v:30]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulamb6' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulamb6.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulamb6_DSP48_7' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulamb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulamb6_DSP48_7' (29#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulamb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulamb6' (30#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulamb6.v:30]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulapcA' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulapcA.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulapcA_DSP48_10' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulapcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulapcA_DSP48_10' (31#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulapcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulapcA' (32#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulapcA.v:30]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_qcK' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_qcK.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_qcK_DSP48_11' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_qcK_DSP48_11' (33#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_qcK' (34#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_qcK.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:11024]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln430_reg_8245_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5424]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln426_reg_8255_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5423]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln426_reg_8255_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5422]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_tile4' (35#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:10]
INFO: [Synth 8-6157] synthesizing module 'ifm_weight_load_wrap' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_weight_load_wrap.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_weight_load_wrap.v:1261]
INFO: [Synth 8-6157] synthesizing module 'weight_load_reorg' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorg.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state18 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorg.v:1473]
INFO: [Synth 8-6157] synthesizing module 'weight_load_reorghbi' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 541 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'weight_load_reorghbi_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 541 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v:19]
INFO: [Synth 8-3876] $readmem data file './weight_load_reorghbi_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'weight_load_reorghbi_ram' (36#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'weight_load_reorghbi' (37#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaibs' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaibs.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaibs_DSP48_3' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaibs.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaibs_DSP48_3' (38#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaibs.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaibs' (39#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaibs.v:30]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_jbC' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_jbC.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_jbC_DSP48_4' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_jbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_jbC_DSP48_4' (40#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_jbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_jbC' (41#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_jbC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'weight_load_reorg' (42#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorg.v:10]
INFO: [Synth 8-6157] synthesizing module 'input_load' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load.v:197]
INFO: [Synth 8-6157] synthesizing module 'input_load_local_dEe' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_load_local_dEe_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 29 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v:19]
INFO: [Synth 8-3876] $readmem data file './input_load_local_dEe_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'input_load_local_dEe_ram' (43#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'input_load_local_dEe' (44#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'ifm_copy_lbuf2ibuf' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_copy_lbuf2ibuf.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_copy_lbuf2ibuf.v:105]
INFO: [Synth 8-6155] done synthesizing module 'ifm_copy_lbuf2ibuf' (45#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_copy_lbuf2ibuf.v:10]
INFO: [Synth 8-6157] synthesizing module 'ifm_mmcpy_row' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state13 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v:176]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v:226]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulacud' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulacud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulacud_DSP48_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulacud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulacud_DSP48_0' (46#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulacud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulacud' (47#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulacud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ifm_mmcpy_row' (48#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v:10]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mul_fYi' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mul_fYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mul_fYi_DSP48_1' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mul_fYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mul_fYi_DSP48_1' (49#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mul_fYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mul_fYi' (50#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mul_fYi.v:30]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulag8j' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulag8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulag8j_DSP48_2' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulag8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulag8j_DSP48_2' (51#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulag8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulag8j' (52#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulag8j.v:30]
INFO: [Synth 8-6155] done synthesizing module 'input_load' (53#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ifm_weight_load_wrap' (54#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_weight_load_wrap.v:10]
INFO: [Synth 8-6157] synthesizing module 'maxpool_tile5' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:82]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:147]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_kbM' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_kbM.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_kbM_DSP48_5' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_kbM_DSP48_5' (55#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_kbM' (56#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_kbM.v:13]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_lbW' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_lbW.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_lbW_DSP48_6' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_lbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_lbW_DSP48_6' (57#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_lbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_lbW' (58#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_lbW.v:13]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulancg' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulancg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulancg_DSP48_8' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulancg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulancg_DSP48_8' (59#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulancg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulancg' (60#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulancg.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln357_reg_919_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:453]
INFO: [Synth 8-6155] done synthesizing module 'maxpool_tile5' (61#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'load_compute_wrapper' (62#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wrapper.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_back_output_re' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_output_re.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_output_re.v:576]
INFO: [Synth 8-6157] synthesizing module 'write_back_outputepQ' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_back_outputepQ_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v:19]
INFO: [Synth 8-3876] $readmem data file './write_back_outputepQ_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v:22]
INFO: [Synth 8-6155] done synthesizing module 'write_back_outputepQ_ram' (63#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_back_outputepQ' (64#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'nonlinear_leaky_row' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/nonlinear_leaky_row.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state6 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/nonlinear_leaky_row.v:491]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mux_606_enQ' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mux_606_enQ.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mux_606_enQ' (65#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mux_606_enQ.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nonlinear_leaky_row' (66#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/nonlinear_leaky_row.v:10]
INFO: [Synth 8-6157] synthesizing module 'ofm_mmcpy_row' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ofm_mmcpy_row.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state8 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state9 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state10 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state11 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ofm_mmcpy_row.v:156]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ofm_mmcpy_row.v:207]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaeoQ' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaeoQ.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaeoQ_DSP48_12' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaeoQ.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaeoQ_DSP48_12' (67#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaeoQ.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaeoQ' (68#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaeoQ.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ofm_mmcpy_row' (69#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ofm_mmcpy_row.v:10]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaerQ' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaerQ.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mac_mulaerQ_DSP48_13' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaerQ.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaerQ_DSP48_13' (70#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaerQ.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mac_mulaerQ' (71#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaerQ.v:30]
INFO: [Synth 8-6155] done synthesizing module 'write_back_output_re' (72#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_output_re.v:10]
INFO: [Synth 8-6157] synthesizing module 'copy_beta' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state16 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta.v:150]
INFO: [Synth 8-6157] synthesizing module 'copy_beta_local_bbkb' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 513 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'copy_beta_local_bbkb_ram' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 513 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v:19]
INFO: [Synth 8-3876] $readmem data file './copy_beta_local_bbkb_ram.dat' is read successfully [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'copy_beta_local_bbkb_ram' (73#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'copy_beta_local_bbkb' (74#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v:43]
INFO: [Synth 8-6155] done synthesizing module 'copy_beta' (75#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta.v:10]
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_gpb' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_gpb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPGA_Acc_mul_mul_gpb_DSP48_14' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_gpb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_gpb_DSP48_14' (76#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_gpb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc_mul_mul_gpb' (77#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_gpb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Acc' (78#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FPGA_Acc_0_0' (79#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_FPGA_Acc_0_0/synth/design_1_FPGA_Acc_0_0.v:59]
WARNING: [Synth 8-7023] instance 'FPGA_Acc_0' of module 'design_1_FPGA_Acc_0_0' has 90 connections declared, but only 86 given [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:272]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:763]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (80#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (81#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (82#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (83#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (84#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (85#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (86#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (87#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (88#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:779]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (89#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:763]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (99#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (100#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:807]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (102#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (104#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (108#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (111#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1706]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3232 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 101 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 101 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 101 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 101 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 101 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 101 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'bd_a878_psr_aclk_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_a878_psr_aclk_0' (142#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_a878_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_G6MO4E does not have driver. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:779]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_a878_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1706]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:603]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 156 connections declared, but only 142 given [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:502]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 58 given [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:1904]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 79 connections declared, but only 77 given [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:2566]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 0 - type: integer 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 1'b0 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 1'b0 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 0 - type: integer 
	Parameter C_RANGE_QUAL bound to: 2'b01 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/b5b8/hdl/axi_mmu_v2_1_vl_rfs.v:362]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/b5b8/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'design_1_ps7_0_axi_periph_0' has 102 connections declared, but only 74 given [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:645]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (210#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (210#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (211#1) [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/synth/design_1_rst_clk_wiz_0_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/synth/design_1.v:720]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized11 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized11 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized12 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized12 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice__parameterized2 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized1 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[31]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[30]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[29]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[28]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[27]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[26]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[25]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[24]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:01:22 . Memory (MB): peak = 1431.926 ; gain = 742.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1431.926 ; gain = 742.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1431.926 ; gain = 742.727
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2269.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2269.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:03:04 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:03:04 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/dont_touch.xdc, line 172).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M/U0. (constraint file  C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FPGA_Acc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:03:06 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'FPGA_Acc_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'FPGA_Acc_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_buffer_10_ad_reg_8945_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5994]
INFO: [Synth 8-4471] merging register 'output_buffer_11_ad_reg_8951_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5995]
INFO: [Synth 8-4471] merging register 'output_buffer_12_ad_reg_8957_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5996]
INFO: [Synth 8-4471] merging register 'output_buffer_13_ad_reg_8963_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5997]
INFO: [Synth 8-4471] merging register 'output_buffer_14_ad_reg_8969_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5998]
INFO: [Synth 8-4471] merging register 'output_buffer_15_ad_reg_8975_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5999]
INFO: [Synth 8-4471] merging register 'output_buffer_16_ad_reg_8981_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6000]
INFO: [Synth 8-4471] merging register 'output_buffer_17_ad_reg_8987_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6001]
INFO: [Synth 8-4471] merging register 'output_buffer_18_ad_reg_8993_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6002]
INFO: [Synth 8-4471] merging register 'output_buffer_19_ad_reg_8999_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6003]
INFO: [Synth 8-4471] merging register 'output_buffer_1_add_reg_8891_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6004]
INFO: [Synth 8-4471] merging register 'output_buffer_20_ad_reg_9005_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6005]
INFO: [Synth 8-4471] merging register 'output_buffer_21_ad_reg_9011_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6006]
INFO: [Synth 8-4471] merging register 'output_buffer_22_ad_reg_9017_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6007]
INFO: [Synth 8-4471] merging register 'output_buffer_23_ad_reg_9023_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6008]
INFO: [Synth 8-4471] merging register 'output_buffer_24_ad_reg_9029_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6009]
INFO: [Synth 8-4471] merging register 'output_buffer_25_ad_reg_9035_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6010]
INFO: [Synth 8-4471] merging register 'output_buffer_26_ad_reg_9041_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6011]
INFO: [Synth 8-4471] merging register 'output_buffer_27_ad_reg_9047_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6012]
INFO: [Synth 8-4471] merging register 'output_buffer_28_ad_reg_9053_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6013]
INFO: [Synth 8-4471] merging register 'output_buffer_29_ad_reg_9059_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6014]
INFO: [Synth 8-4471] merging register 'output_buffer_2_add_reg_8897_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6015]
INFO: [Synth 8-4471] merging register 'output_buffer_30_ad_reg_9065_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6016]
INFO: [Synth 8-4471] merging register 'output_buffer_31_ad_reg_9071_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6017]
INFO: [Synth 8-4471] merging register 'output_buffer_32_ad_reg_9077_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6018]
INFO: [Synth 8-4471] merging register 'output_buffer_33_ad_reg_9083_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6019]
INFO: [Synth 8-4471] merging register 'output_buffer_34_ad_reg_9089_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6020]
INFO: [Synth 8-4471] merging register 'output_buffer_35_ad_reg_9095_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6021]
INFO: [Synth 8-4471] merging register 'output_buffer_36_ad_reg_9101_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6022]
INFO: [Synth 8-4471] merging register 'output_buffer_37_ad_reg_9107_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6023]
INFO: [Synth 8-4471] merging register 'output_buffer_38_ad_reg_9113_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6024]
INFO: [Synth 8-4471] merging register 'output_buffer_39_ad_reg_9119_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6025]
INFO: [Synth 8-4471] merging register 'output_buffer_3_add_reg_8903_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6026]
INFO: [Synth 8-4471] merging register 'output_buffer_40_ad_reg_9125_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6027]
INFO: [Synth 8-4471] merging register 'output_buffer_41_ad_reg_9131_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6028]
INFO: [Synth 8-4471] merging register 'output_buffer_42_ad_reg_9137_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6029]
INFO: [Synth 8-4471] merging register 'output_buffer_43_ad_reg_9143_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6030]
INFO: [Synth 8-4471] merging register 'output_buffer_44_ad_reg_9149_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6031]
INFO: [Synth 8-4471] merging register 'output_buffer_45_ad_reg_9155_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6032]
INFO: [Synth 8-4471] merging register 'output_buffer_46_ad_reg_9161_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6033]
INFO: [Synth 8-4471] merging register 'output_buffer_47_ad_reg_9167_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6034]
INFO: [Synth 8-4471] merging register 'output_buffer_48_ad_reg_9173_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6035]
INFO: [Synth 8-4471] merging register 'output_buffer_49_ad_reg_9179_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6036]
INFO: [Synth 8-4471] merging register 'output_buffer_4_add_reg_8909_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6037]
INFO: [Synth 8-4471] merging register 'output_buffer_50_ad_reg_9185_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6038]
INFO: [Synth 8-4471] merging register 'output_buffer_51_ad_reg_9191_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6039]
INFO: [Synth 8-4471] merging register 'output_buffer_52_ad_reg_9197_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6040]
INFO: [Synth 8-4471] merging register 'output_buffer_53_ad_reg_9203_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6041]
INFO: [Synth 8-4471] merging register 'output_buffer_54_ad_reg_9209_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6042]
INFO: [Synth 8-4471] merging register 'output_buffer_55_ad_reg_9215_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6043]
INFO: [Synth 8-4471] merging register 'output_buffer_56_ad_reg_9221_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6044]
INFO: [Synth 8-4471] merging register 'output_buffer_57_ad_reg_9227_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6045]
INFO: [Synth 8-4471] merging register 'output_buffer_58_ad_reg_9233_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6046]
INFO: [Synth 8-4471] merging register 'output_buffer_59_ad_reg_9239_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6047]
INFO: [Synth 8-4471] merging register 'output_buffer_5_add_reg_8915_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6048]
INFO: [Synth 8-4471] merging register 'output_buffer_6_add_reg_8921_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6049]
INFO: [Synth 8-4471] merging register 'output_buffer_7_add_reg_8927_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6050]
INFO: [Synth 8-4471] merging register 'output_buffer_8_add_reg_8933_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6051]
INFO: [Synth 8-4471] merging register 'output_buffer_9_add_reg_8939_reg[9:0]' into 'output_buffer_0_add_reg_8885_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:6052]
INFO: [Synth 8-4471] merging register 'output_buffer_10_ad_reg_8945_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5435]
INFO: [Synth 8-4471] merging register 'output_buffer_11_ad_reg_8951_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5436]
INFO: [Synth 8-4471] merging register 'output_buffer_12_ad_reg_8957_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5437]
INFO: [Synth 8-4471] merging register 'output_buffer_13_ad_reg_8963_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5438]
INFO: [Synth 8-4471] merging register 'output_buffer_14_ad_reg_8969_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5439]
INFO: [Synth 8-4471] merging register 'output_buffer_15_ad_reg_8975_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5440]
INFO: [Synth 8-4471] merging register 'output_buffer_16_ad_reg_8981_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5441]
INFO: [Synth 8-4471] merging register 'output_buffer_17_ad_reg_8987_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5442]
INFO: [Synth 8-4471] merging register 'output_buffer_18_ad_reg_8993_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5443]
INFO: [Synth 8-4471] merging register 'output_buffer_19_ad_reg_8999_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5444]
INFO: [Synth 8-4471] merging register 'output_buffer_1_add_reg_8891_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5445]
INFO: [Synth 8-4471] merging register 'output_buffer_20_ad_reg_9005_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5446]
INFO: [Synth 8-4471] merging register 'output_buffer_21_ad_reg_9011_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5447]
INFO: [Synth 8-4471] merging register 'output_buffer_22_ad_reg_9017_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5448]
INFO: [Synth 8-4471] merging register 'output_buffer_23_ad_reg_9023_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5449]
INFO: [Synth 8-4471] merging register 'output_buffer_24_ad_reg_9029_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5450]
INFO: [Synth 8-4471] merging register 'output_buffer_25_ad_reg_9035_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5451]
INFO: [Synth 8-4471] merging register 'output_buffer_26_ad_reg_9041_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5452]
INFO: [Synth 8-4471] merging register 'output_buffer_27_ad_reg_9047_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5453]
INFO: [Synth 8-4471] merging register 'output_buffer_28_ad_reg_9053_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5454]
INFO: [Synth 8-4471] merging register 'output_buffer_29_ad_reg_9059_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5455]
INFO: [Synth 8-4471] merging register 'output_buffer_2_add_reg_8897_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5456]
INFO: [Synth 8-4471] merging register 'output_buffer_30_ad_reg_9065_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5457]
INFO: [Synth 8-4471] merging register 'output_buffer_31_ad_reg_9071_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5458]
INFO: [Synth 8-4471] merging register 'output_buffer_32_ad_reg_9077_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5459]
INFO: [Synth 8-4471] merging register 'output_buffer_33_ad_reg_9083_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5460]
INFO: [Synth 8-4471] merging register 'output_buffer_34_ad_reg_9089_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5461]
INFO: [Synth 8-4471] merging register 'output_buffer_35_ad_reg_9095_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5462]
INFO: [Synth 8-4471] merging register 'output_buffer_36_ad_reg_9101_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5463]
INFO: [Synth 8-4471] merging register 'output_buffer_37_ad_reg_9107_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5464]
INFO: [Synth 8-4471] merging register 'output_buffer_38_ad_reg_9113_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5465]
INFO: [Synth 8-4471] merging register 'output_buffer_39_ad_reg_9119_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5466]
INFO: [Synth 8-4471] merging register 'output_buffer_3_add_reg_8903_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5467]
INFO: [Synth 8-4471] merging register 'output_buffer_40_ad_reg_9125_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5468]
INFO: [Synth 8-4471] merging register 'output_buffer_41_ad_reg_9131_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5469]
INFO: [Synth 8-4471] merging register 'output_buffer_42_ad_reg_9137_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5470]
INFO: [Synth 8-4471] merging register 'output_buffer_43_ad_reg_9143_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5471]
INFO: [Synth 8-4471] merging register 'output_buffer_44_ad_reg_9149_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5472]
INFO: [Synth 8-4471] merging register 'output_buffer_45_ad_reg_9155_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5473]
INFO: [Synth 8-4471] merging register 'output_buffer_46_ad_reg_9161_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5474]
INFO: [Synth 8-4471] merging register 'output_buffer_47_ad_reg_9167_pp0_iter6_reg_reg[9:0]' into 'output_buffer_0_add_reg_8885_pp0_iter6_reg_reg[9:0]' [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5475]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln430_reg_8245_reg' and it is trimmed from '5' to '4' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5499]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln426_reg_8255_reg' and it is trimmed from '11' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v:5415]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'phi_ln129_reg_2269_pp0_iter1_reg_reg' and it is trimmed from '16' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorg.v:1999]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln149_reg_3320_reg' and it is trimmed from '5' to '4' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorg.v:1942]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln51_reg_594_reg' and it is trimmed from '13' to '12' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_copy_lbuf2ibuf.v:264]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln51_reg_566_reg' and it is trimmed from '13' to '12' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_copy_lbuf2ibuf.v:284]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'phi_ln19_reg_182_pp0_iter1_reg_reg' and it is trimmed from '16' to '5' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v:407]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln357_reg_919_reg' and it is trimmed from '11' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:447]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln186_reg_1571_reg' and it is trimmed from '11' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/nonlinear_leaky_row.v:847]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'phi_ln553_reg_140_pp0_iter1_reg_reg' and it is trimmed from '16' to '10' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta.v:394]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'en_bits_0_data_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc.v:5344]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_17_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/b5b8/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/b5b8/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/b5b8/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_17_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_17_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-3971] The signal "FPGA_Acc_ofm_buffetR_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'FPGA_Acc_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'FPGA_Acc_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPGA_Acc_DATA_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPGA_Acc_DATA_BUS1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "load_compute_wraprcU_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_17_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_17_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_17_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:03:38 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |conv2d_tile4__GB0                       |           1|     31625|
|2     |conv2d_tile4__GB1                       |           1|      7939|
|3     |conv2d_tile4__GB2                       |           1|     10456|
|4     |conv2d_tile4__GB3                       |           1|     12788|
|5     |load_compute_wrapper__GC0               |           1|     17207|
|6     |FPGA_Acc__GC0                           |           1|     29896|
|7     |sc_util_v1_0_4_axi_reg_stall            |          26|      6610|
|8     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|      4812|
|9     |sc_exit_v1_0_8_splitter__GC0            |           1|        18|
|10    |sc_exit_v1_0_8_top__GC0                 |           1|       525|
|11    |sc_mmu_v1_0_7_top__GC0                  |           1|      2084|
|12    |s00_entry_pipeline_imp_USCCV8__GC0      |           1|       280|
|13    |bd_afc3__GC0                            |           1|      6791|
|14    |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       523|
|15    |sc_mmu_v1_0_7_top__parameterized0__GC0  |           1|      2084|
|16    |s00_entry_pipeline_imp_I9HTTY__GC0      |           1|       280|
|17    |bd_a878__GC0                            |           1|      6791|
|18    |design_1_clk_wiz_0_2_clk_wiz__GC0       |           1|         3|
|19    |design_1__GC0                           |           1|      8970|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 65    
	   2 Input     32 Bit       Adders := 26    
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 7     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 56    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 74    
	   2 Input      5 Bit       Adders := 14    
	   4 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 69    
	   2 Input      3 Bit       Adders := 22    
	   2 Input      2 Bit       Adders := 13    
	   2 Input      1 Bit       Adders := 8     
	   3 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 101   
+---Registers : 
	             2178 Bit    Registers := 56    
	              512 Bit    Registers := 4     
	              156 Bit    Registers := 4     
	              106 Bit    Registers := 2     
	              101 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 4     
	               67 Bit    Registers := 2     
	               64 Bit    Registers := 20    
	               47 Bit    Registers := 10    
	               45 Bit    Registers := 1     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 731   
	               30 Bit    Registers := 6     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 313   
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 142   
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 48    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 66    
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 54    
	                1 Bit    Registers := 782   
+---Multipliers : 
	                13x32  Multipliers := 1     
	                 9x32  Multipliers := 2     
	                17x32  Multipliers := 2     
+---RAMs : 
	              43K Bit         RAMs := 4     
	              21K Bit         RAMs := 120   
	              16K Bit         RAMs := 3     
	               9K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 28    
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 28    
	   2 Input     47 Bit        Muxes := 10    
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 390   
	  28 Input     32 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 4     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 149   
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   3 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   3 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 17    
	  13 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 135   
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 94    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 54    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 26    
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 288   
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 18    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 49    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 20    
	  11 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 227   
	   3 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 934   
	   6 Input      1 Bit        Muxes := 192   
	   4 Input      1 Bit        Muxes := 79    
	  10 Input      1 Bit        Muxes := 84    
	   7 Input      1 Bit        Muxes := 56    
	  12 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module copy_local_beta 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 60    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 60    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2d_tile4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 60    
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 420   
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 9     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 60    
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module load_compute_wraprcU_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module load_compute_wraprcU_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module load_compute_wraptde_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraprcU_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module load_compute_wraprcU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module load_compute_wraptde_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module load_compute_wraptde_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module weight_load_reorghbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module weight_load_reorg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module input_load_local_dEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module input_load_local_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ifm_copy_lbuf2ibuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ifm_mmcpy_row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                 9x32  Multipliers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module input_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ifm_weight_load_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module maxpool_tile5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module load_compute_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 124   
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 240   
	   2 Input      1 Bit        Muxes := 258   
Module FPGA_Acc_bias_bufesQ_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffetR_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffetR_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffetR_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffetR_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_ofm_buffevR_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module FPGA_Acc_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	  28 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_Acc_DATA_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_Acc_DATA_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FPGA_Acc_DATA_BUS_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module FPGA_Acc_DATA_BUS1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPGA_Acc_DATA_BUS1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FPGA_Acc_DATA_BUS1_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPGA_Acc_DATA_BUS1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module write_back_outputepQ_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module write_back_outputepQ_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FPGA_Acc_mux_606_enQ 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
Module nonlinear_leaky_row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                13x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ofm_mmcpy_row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 9x32  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_back_output_re 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module copy_beta_local_bbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module copy_beta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FPGA_Acc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 40    
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 26    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 127   
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 121   
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 128   
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__5 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__6 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_mmu_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_17_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_20_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_20_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_20_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_arbiter_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_crossbar_v2_1_20_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln430_52_reg_9505_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_52_reg_9505_reg.
DSP Report: register mul_ln430_52_reg_9505_reg is absorbed into DSP mul_ln430_52_reg_9505_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U479/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_52_reg_9505_reg.
DSP Report: Generating DSP mul_ln430_53_reg_9510_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_53_reg_9510_reg.
DSP Report: register mul_ln430_53_reg_9510_reg is absorbed into DSP mul_ln430_53_reg_9510_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U480/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_53_reg_9510_reg.
DSP Report: Generating DSP mul_ln430_56_reg_9525_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_56_reg_9525_reg.
DSP Report: register mul_ln430_56_reg_9525_reg is absorbed into DSP mul_ln430_56_reg_9525_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U483/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_56_reg_9525_reg.
DSP Report: Generating DSP mul_ln430_57_reg_9530_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_57_reg_9530_reg.
DSP Report: register mul_ln430_57_reg_9530_reg is absorbed into DSP mul_ln430_57_reg_9530_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U484/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_57_reg_9530_reg.
DSP Report: Generating DSP mul_ln430_58_reg_9535_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_58_reg_9535_reg.
DSP Report: register mul_ln430_58_reg_9535_reg is absorbed into DSP mul_ln430_58_reg_9535_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U485/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_58_reg_9535_reg.
DSP Report: Generating DSP mul_ln430_59_reg_9540_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_59_reg_9540_reg.
DSP Report: register mul_ln430_59_reg_9540_reg is absorbed into DSP mul_ln430_59_reg_9540_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U486/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_59_reg_9540_reg.
DSP Report: Generating DSP mul_ln430_60_reg_9545_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_60_reg_9545_reg.
DSP Report: register mul_ln430_60_reg_9545_reg is absorbed into DSP mul_ln430_60_reg_9545_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U487/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_60_reg_9545_reg.
DSP Report: Generating DSP mul_ln430_61_reg_9550_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_61_reg_9550_reg.
DSP Report: register mul_ln430_61_reg_9550_reg is absorbed into DSP mul_ln430_61_reg_9550_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U488/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_61_reg_9550_reg.
DSP Report: Generating DSP mul_ln430_62_reg_9555_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_62_reg_9555_reg.
DSP Report: register mul_ln430_62_reg_9555_reg is absorbed into DSP mul_ln430_62_reg_9555_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U489/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_62_reg_9555_reg.
DSP Report: Generating DSP mul_ln430_63_reg_9560_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_63_reg_9560_reg.
DSP Report: register mul_ln430_63_reg_9560_reg is absorbed into DSP mul_ln430_63_reg_9560_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U490/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_63_reg_9560_reg.
DSP Report: Generating DSP mul_ln430_64_reg_9565_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_64_reg_9565_reg.
DSP Report: register mul_ln430_64_reg_9565_reg is absorbed into DSP mul_ln430_64_reg_9565_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U491/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_64_reg_9565_reg.
DSP Report: Generating DSP mul_ln430_65_reg_9570_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_65_reg_9570_reg.
DSP Report: register mul_ln430_65_reg_9570_reg is absorbed into DSP mul_ln430_65_reg_9570_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U492/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_65_reg_9570_reg.
DSP Report: Generating DSP mul_ln430_112_reg_9805_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_112_reg_9805_reg.
DSP Report: register mul_ln430_112_reg_9805_reg is absorbed into DSP mul_ln430_112_reg_9805_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U539/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_112_reg_9805_reg.
DSP Report: Generating DSP mul_ln430_113_reg_9810_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_113_reg_9810_reg.
DSP Report: register mul_ln430_113_reg_9810_reg is absorbed into DSP mul_ln430_113_reg_9810_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U540/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_113_reg_9810_reg.
DSP Report: Generating DSP mul_ln430_46_reg_9475_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_46_reg_9475_reg.
DSP Report: register mul_ln430_46_reg_9475_reg is absorbed into DSP mul_ln430_46_reg_9475_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U473/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_46_reg_9475_reg.
DSP Report: Generating DSP mul_ln430_47_reg_9480_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_47_reg_9480_reg.
DSP Report: register mul_ln430_47_reg_9480_reg is absorbed into DSP mul_ln430_47_reg_9480_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U474/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_47_reg_9480_reg.
DSP Report: Generating DSP mul_ln430_48_reg_9485_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_8875_reg is absorbed into DSP mul_ln430_48_reg_9485_reg.
DSP Report: register mul_ln430_48_reg_9485_reg is absorbed into DSP mul_ln430_48_reg_9485_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U475/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_48_reg_9485_reg.
DSP Report: Generating DSP mul_ln430_49_reg_9490_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_8880_reg is absorbed into DSP mul_ln430_49_reg_9490_reg.
DSP Report: register mul_ln430_49_reg_9490_reg is absorbed into DSP mul_ln430_49_reg_9490_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U476/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_49_reg_9490_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/s00_mmu/\inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/s00_mmu/\inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[32] )
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module design_1_s00_mmu_0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/i_1_0/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_wsplitter.s_awuser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_rsplitter.s_aruser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_wsplitter.s_awuser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_rsplitter.s_aruser_d_reg[511] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln430_50_reg_9495_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_50_reg_9495_reg is absorbed into DSP mul_ln430_50_reg_9495_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U477/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_50_reg_9495_reg.
DSP Report: Generating DSP mul_ln430_51_reg_9500_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_51_reg_9500_reg is absorbed into DSP mul_ln430_51_reg_9500_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U478/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_51_reg_9500_reg.
DSP Report: Generating DSP mul_ln430_44_reg_9465_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_44_reg_9465_reg is absorbed into DSP mul_ln430_44_reg_9465_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U471/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_44_reg_9465_reg.
DSP Report: Generating DSP mul_ln430_45_reg_9470_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_45_reg_9470_reg is absorbed into DSP mul_ln430_45_reg_9470_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U472/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_45_reg_9470_reg.
DSP Report: Generating DSP mul_ln430_74_reg_9615_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_74_reg_9615_reg is absorbed into DSP mul_ln430_74_reg_9615_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U501/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_74_reg_9615_reg.
DSP Report: Generating DSP mul_ln430_75_reg_9620_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_75_reg_9620_reg is absorbed into DSP mul_ln430_75_reg_9620_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U502/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_75_reg_9620_reg.
DSP Report: Generating DSP mul_ln430_68_reg_9585_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_68_reg_9585_reg is absorbed into DSP mul_ln430_68_reg_9585_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U495/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_68_reg_9585_reg.
DSP Report: Generating DSP mul_ln430_69_reg_9590_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_69_reg_9590_reg is absorbed into DSP mul_ln430_69_reg_9590_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U496/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_69_reg_9590_reg.
DSP Report: Generating DSP mul_ln430_42_reg_9455_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_42_reg_9455_reg is absorbed into DSP mul_ln430_42_reg_9455_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U469/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_42_reg_9455_reg.
DSP Report: Generating DSP mul_ln430_43_reg_9460_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_43_reg_9460_reg is absorbed into DSP mul_ln430_43_reg_9460_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U470/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_43_reg_9460_reg.
DSP Report: Generating DSP mul_ln430_66_reg_9575_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_66_reg_9575_reg is absorbed into DSP mul_ln430_66_reg_9575_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U493/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_66_reg_9575_reg.
DSP Report: Generating DSP mul_ln430_67_reg_9580_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_67_reg_9580_reg is absorbed into DSP mul_ln430_67_reg_9580_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U494/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_67_reg_9580_reg.
DSP Report: Generating DSP mul_ln430_40_reg_9445_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_40_reg_9445_reg is absorbed into DSP mul_ln430_40_reg_9445_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U467/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_40_reg_9445_reg.
DSP Report: Generating DSP mul_ln430_41_reg_9450_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_41_reg_9450_reg is absorbed into DSP mul_ln430_41_reg_9450_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U468/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_41_reg_9450_reg.
DSP Report: Generating DSP mul_ln430_38_reg_9435_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_38_reg_9435_reg is absorbed into DSP mul_ln430_38_reg_9435_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U465/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_38_reg_9435_reg.
DSP Report: Generating DSP mul_ln430_39_reg_9440_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_39_reg_9440_reg is absorbed into DSP mul_ln430_39_reg_9440_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U466/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_39_reg_9440_reg.
DSP Report: Generating DSP mul_ln430_94_reg_9715_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_94_reg_9715_reg is absorbed into DSP mul_ln430_94_reg_9715_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U521/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_94_reg_9715_reg.
DSP Report: Generating DSP mul_ln430_95_reg_9720_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_95_reg_9720_reg is absorbed into DSP mul_ln430_95_reg_9720_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U522/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_95_reg_9720_reg.
DSP Report: Generating DSP mul_ln430_86_reg_9675_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_86_reg_9675_reg is absorbed into DSP mul_ln430_86_reg_9675_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U513/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_86_reg_9675_reg.
DSP Report: Generating DSP mul_ln430_87_reg_9680_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_87_reg_9680_reg is absorbed into DSP mul_ln430_87_reg_9680_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U514/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_87_reg_9680_reg.
DSP Report: Generating DSP mul_ln430_reg_9245_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_reg_9245_reg is absorbed into DSP mul_ln430_reg_9245_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U427/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_reg_9245_reg.
DSP Report: Generating DSP mul_ln430_1_reg_9250_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_1_reg_9250_reg is absorbed into DSP mul_ln430_1_reg_9250_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U428/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_1_reg_9250_reg.
DSP Report: Generating DSP mul_ln430_2_reg_9255_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_2_reg_9255_reg is absorbed into DSP mul_ln430_2_reg_9255_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U429/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_2_reg_9255_reg.
DSP Report: Generating DSP mul_ln430_3_reg_9260_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_3_reg_9260_reg is absorbed into DSP mul_ln430_3_reg_9260_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U430/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_3_reg_9260_reg.
DSP Report: Generating DSP mul_ln430_4_reg_9265_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_4_reg_9265_reg is absorbed into DSP mul_ln430_4_reg_9265_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U431/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_4_reg_9265_reg.
DSP Report: Generating DSP mul_ln430_5_reg_9270_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_5_reg_9270_reg is absorbed into DSP mul_ln430_5_reg_9270_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U432/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_5_reg_9270_reg.
DSP Report: Generating DSP mul_ln430_6_reg_9275_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_6_reg_9275_reg is absorbed into DSP mul_ln430_6_reg_9275_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U433/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_6_reg_9275_reg.
DSP Report: Generating DSP mul_ln430_7_reg_9280_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_7_reg_9280_reg is absorbed into DSP mul_ln430_7_reg_9280_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U434/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_7_reg_9280_reg.
DSP Report: Generating DSP mul_ln430_8_reg_9285_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_8_reg_9285_reg is absorbed into DSP mul_ln430_8_reg_9285_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U435/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_8_reg_9285_reg.
DSP Report: Generating DSP mul_ln430_9_reg_9290_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_9_reg_9290_reg is absorbed into DSP mul_ln430_9_reg_9290_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U436/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_9_reg_9290_reg.
DSP Report: Generating DSP mul_ln430_10_reg_9295_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_10_reg_9295_reg is absorbed into DSP mul_ln430_10_reg_9295_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U437/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_10_reg_9295_reg.
DSP Report: Generating DSP mul_ln430_11_reg_9300_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_11_reg_9300_reg is absorbed into DSP mul_ln430_11_reg_9300_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U438/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_11_reg_9300_reg.
DSP Report: Generating DSP mul_ln430_12_reg_9305_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_12_reg_9305_reg is absorbed into DSP mul_ln430_12_reg_9305_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U439/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_12_reg_9305_reg.
DSP Report: Generating DSP mul_ln430_13_reg_9310_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_13_reg_9310_reg is absorbed into DSP mul_ln430_13_reg_9310_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U440/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_13_reg_9310_reg.
DSP Report: Generating DSP mul_ln430_16_reg_9325_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_16_reg_9325_reg is absorbed into DSP mul_ln430_16_reg_9325_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U443/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_16_reg_9325_reg.
DSP Report: Generating DSP mul_ln430_17_reg_9330_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_17_reg_9330_reg is absorbed into DSP mul_ln430_17_reg_9330_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U444/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_17_reg_9330_reg.
DSP Report: Generating DSP mul_ln430_20_reg_9345_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_20_reg_9345_reg is absorbed into DSP mul_ln430_20_reg_9345_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U447/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_20_reg_9345_reg.
DSP Report: Generating DSP mul_ln430_21_reg_9350_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_21_reg_9350_reg is absorbed into DSP mul_ln430_21_reg_9350_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U448/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_21_reg_9350_reg.
DSP Report: Generating DSP mul_ln430_22_reg_9355_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_22_reg_9355_reg is absorbed into DSP mul_ln430_22_reg_9355_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U449/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_22_reg_9355_reg.
DSP Report: Generating DSP mul_ln430_23_reg_9360_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_23_reg_9360_reg is absorbed into DSP mul_ln430_23_reg_9360_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U450/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_23_reg_9360_reg.
DSP Report: Generating DSP mul_ln430_24_reg_9365_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_24_reg_9365_reg is absorbed into DSP mul_ln430_24_reg_9365_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U451/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_24_reg_9365_reg.
DSP Report: Generating DSP mul_ln430_25_reg_9370_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_25_reg_9370_reg is absorbed into DSP mul_ln430_25_reg_9370_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U452/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_25_reg_9370_reg.
DSP Report: Generating DSP mul_ln430_26_reg_9375_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_26_reg_9375_reg is absorbed into DSP mul_ln430_26_reg_9375_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U453/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_26_reg_9375_reg.
DSP Report: Generating DSP mul_ln430_27_reg_9380_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_27_reg_9380_reg is absorbed into DSP mul_ln430_27_reg_9380_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U454/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_27_reg_9380_reg.
DSP Report: Generating DSP mul_ln430_82_reg_9655_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_82_reg_9655_reg is absorbed into DSP mul_ln430_82_reg_9655_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U509/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_82_reg_9655_reg.
DSP Report: Generating DSP mul_ln430_83_reg_9660_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_83_reg_9660_reg is absorbed into DSP mul_ln430_83_reg_9660_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U510/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_83_reg_9660_reg.
DSP Report: Generating DSP mul_ln430_30_reg_9395_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_30_reg_9395_reg is absorbed into DSP mul_ln430_30_reg_9395_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U457/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_30_reg_9395_reg.
DSP Report: Generating DSP mul_ln430_31_reg_9400_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_31_reg_9400_reg is absorbed into DSP mul_ln430_31_reg_9400_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U458/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_31_reg_9400_reg.
DSP Report: Generating DSP mul_ln430_32_reg_9405_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_32_reg_9405_reg is absorbed into DSP mul_ln430_32_reg_9405_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U459/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_32_reg_9405_reg.
DSP Report: Generating DSP mul_ln430_33_reg_9410_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_33_reg_9410_reg is absorbed into DSP mul_ln430_33_reg_9410_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U460/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_33_reg_9410_reg.
DSP Report: Generating DSP mul_ln430_80_reg_9645_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_80_reg_9645_reg is absorbed into DSP mul_ln430_80_reg_9645_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U507/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_80_reg_9645_reg.
DSP Report: Generating DSP mul_ln430_81_reg_9650_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_81_reg_9650_reg is absorbed into DSP mul_ln430_81_reg_9650_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U508/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_81_reg_9650_reg.
DSP Report: Generating DSP mul_ln430_78_reg_9635_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_78_reg_9635_reg is absorbed into DSP mul_ln430_78_reg_9635_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U505/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_78_reg_9635_reg.
DSP Report: Generating DSP mul_ln430_79_reg_9640_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_79_reg_9640_reg is absorbed into DSP mul_ln430_79_reg_9640_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U506/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_79_reg_9640_reg.
DSP Report: Generating DSP mul_ln430_84_reg_9665_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_84_reg_9665_reg is absorbed into DSP mul_ln430_84_reg_9665_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U511/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_84_reg_9665_reg.
DSP Report: Generating DSP mul_ln430_85_reg_9670_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_85_reg_9670_reg is absorbed into DSP mul_ln430_85_reg_9670_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U512/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_85_reg_9670_reg.
DSP Report: Generating DSP mul_ln430_90_reg_9695_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_90_reg_9695_reg is absorbed into DSP mul_ln430_90_reg_9695_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U517/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_90_reg_9695_reg.
DSP Report: Generating DSP mul_ln430_91_reg_9700_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_91_reg_9700_reg is absorbed into DSP mul_ln430_91_reg_9700_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U518/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_91_reg_9700_reg.
DSP Report: Generating DSP mul_ln430_92_reg_9705_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_92_reg_9705_reg is absorbed into DSP mul_ln430_92_reg_9705_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U519/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_92_reg_9705_reg.
DSP Report: Generating DSP mul_ln430_93_reg_9710_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_93_reg_9710_reg is absorbed into DSP mul_ln430_93_reg_9710_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U520/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_93_reg_9710_reg.
DSP Report: Generating DSP mul_ln430_98_reg_9735_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_98_reg_9735_reg is absorbed into DSP mul_ln430_98_reg_9735_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U525/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_98_reg_9735_reg.
DSP Report: Generating DSP mul_ln430_99_reg_9740_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_99_reg_9740_reg is absorbed into DSP mul_ln430_99_reg_9740_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U526/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_99_reg_9740_reg.
DSP Report: Generating DSP mul_ln430_100_reg_9745_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_100_reg_9745_reg is absorbed into DSP mul_ln430_100_reg_9745_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U527/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_100_reg_9745_reg.
DSP Report: Generating DSP mul_ln430_101_reg_9750_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_101_reg_9750_reg is absorbed into DSP mul_ln430_101_reg_9750_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U528/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_101_reg_9750_reg.
DSP Report: Generating DSP mul_ln430_102_reg_9755_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_102_reg_9755_reg is absorbed into DSP mul_ln430_102_reg_9755_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U529/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_102_reg_9755_reg.
DSP Report: Generating DSP mul_ln430_103_reg_9760_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_103_reg_9760_reg is absorbed into DSP mul_ln430_103_reg_9760_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U530/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_103_reg_9760_reg.
DSP Report: Generating DSP mul_ln430_108_reg_9785_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_108_reg_9785_reg is absorbed into DSP mul_ln430_108_reg_9785_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U535/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_108_reg_9785_reg.
DSP Report: Generating DSP mul_ln430_109_reg_9790_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_109_reg_9790_reg is absorbed into DSP mul_ln430_109_reg_9790_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U536/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_109_reg_9790_reg.
DSP Report: Generating DSP mul_ln430_110_reg_9795_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_110_reg_9795_reg is absorbed into DSP mul_ln430_110_reg_9795_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U537/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_110_reg_9795_reg.
DSP Report: Generating DSP mul_ln430_111_reg_9800_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_111_reg_9800_reg is absorbed into DSP mul_ln430_111_reg_9800_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U538/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_111_reg_9800_reg.
DSP Report: Generating DSP mul_ln430_76_reg_9625_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_76_reg_9625_reg is absorbed into DSP mul_ln430_76_reg_9625_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U503/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_76_reg_9625_reg.
DSP Report: Generating DSP mul_ln430_77_reg_9630_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_77_reg_9630_reg is absorbed into DSP mul_ln430_77_reg_9630_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U504/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_77_reg_9630_reg.
DSP Report: Generating DSP mul_ln430_116_reg_9825_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_116_reg_9825_reg is absorbed into DSP mul_ln430_116_reg_9825_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U543/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_116_reg_9825_reg.
DSP Report: Generating DSP mul_ln430_117_reg_9830_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_117_reg_9830_reg is absorbed into DSP mul_ln430_117_reg_9830_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U544/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_117_reg_9830_reg.
DSP Report: Generating DSP mul_ln430_72_reg_9605_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_72_reg_9605_reg is absorbed into DSP mul_ln430_72_reg_9605_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U499/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_72_reg_9605_reg.
DSP Report: Generating DSP mul_ln430_73_reg_9610_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_73_reg_9610_reg is absorbed into DSP mul_ln430_73_reg_9610_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U500/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_73_reg_9610_reg.
DSP Report: Generating DSP mul_ln430_70_reg_9595_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_70_reg_9595_reg is absorbed into DSP mul_ln430_70_reg_9595_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U497/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_70_reg_9595_reg.
DSP Report: Generating DSP mul_ln430_71_reg_9600_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_71_reg_9600_reg is absorbed into DSP mul_ln430_71_reg_9600_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U498/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_71_reg_9600_reg.
DSP Report: Generating DSP mul_ln430_54_reg_9515_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_54_reg_9515_reg is absorbed into DSP mul_ln430_54_reg_9515_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U481/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_54_reg_9515_reg.
DSP Report: Generating DSP mul_ln430_55_reg_9520_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_55_reg_9520_reg is absorbed into DSP mul_ln430_55_reg_9520_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U482/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_55_reg_9520_reg.
DSP Report: Generating DSP mul_ln430_36_reg_9425_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_36_reg_9425_reg is absorbed into DSP mul_ln430_36_reg_9425_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U463/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_36_reg_9425_reg.
DSP Report: Generating DSP mul_ln430_37_reg_9430_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_37_reg_9430_reg is absorbed into DSP mul_ln430_37_reg_9430_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U464/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_37_reg_9430_reg.
DSP Report: Generating DSP mul_ln430_34_reg_9415_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_34_reg_9415_reg is absorbed into DSP mul_ln430_34_reg_9415_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U461/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_34_reg_9415_reg.
DSP Report: Generating DSP mul_ln430_35_reg_9420_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_35_reg_9420_reg is absorbed into DSP mul_ln430_35_reg_9420_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U462/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_35_reg_9420_reg.
DSP Report: Generating DSP mul_ln430_28_reg_9385_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_28_reg_9385_reg is absorbed into DSP mul_ln430_28_reg_9385_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U455/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_28_reg_9385_reg.
DSP Report: Generating DSP mul_ln430_29_reg_9390_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_29_reg_9390_reg is absorbed into DSP mul_ln430_29_reg_9390_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U456/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_29_reg_9390_reg.
DSP Report: Generating DSP mul_ln430_19_reg_9340_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_19_reg_9340_reg is absorbed into DSP mul_ln430_19_reg_9340_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U446/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_19_reg_9340_reg.
DSP Report: Generating DSP mul_ln430_18_reg_9335_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_18_reg_9335_reg is absorbed into DSP mul_ln430_18_reg_9335_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U445/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_18_reg_9335_reg.
DSP Report: Generating DSP mul_ln430_14_reg_9315_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_14_reg_9315_reg is absorbed into DSP mul_ln430_14_reg_9315_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U441/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_14_reg_9315_reg.
DSP Report: Generating DSP mul_ln430_15_reg_9320_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_15_reg_9320_reg is absorbed into DSP mul_ln430_15_reg_9320_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U442/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_15_reg_9320_reg.
DSP Report: Generating DSP mul_ln430_88_reg_9685_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_88_reg_9685_reg is absorbed into DSP mul_ln430_88_reg_9685_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U515/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_88_reg_9685_reg.
DSP Report: Generating DSP mul_ln430_89_reg_9690_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_89_reg_9690_reg is absorbed into DSP mul_ln430_89_reg_9690_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U516/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_89_reg_9690_reg.
DSP Report: Generating DSP mul_ln430_96_reg_9725_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_96_reg_9725_reg is absorbed into DSP mul_ln430_96_reg_9725_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U523/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_96_reg_9725_reg.
DSP Report: Generating DSP mul_ln430_97_reg_9730_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_97_reg_9730_reg is absorbed into DSP mul_ln430_97_reg_9730_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U524/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_97_reg_9730_reg.
DSP Report: Generating DSP add_ln426_reg_8255_reg, operation Mode is: C'+A2*(B:0x1a).
DSP Report: register add_ln426_reg_8255_reg is absorbed into DSP add_ln426_reg_8255_reg.
DSP Report: register add_ln426_reg_8255_reg is absorbed into DSP add_ln426_reg_8255_reg.
DSP Report: register add_ln426_reg_8255_reg is absorbed into DSP add_ln426_reg_8255_reg.
DSP Report: operator FPGA_Acc_mac_mulamb6_U423/FPGA_Acc_mac_mulamb6_DSP48_7_U/p is absorbed into DSP add_ln426_reg_8255_reg.
DSP Report: operator FPGA_Acc_mac_mulamb6_U423/FPGA_Acc_mac_mulamb6_DSP48_7_U/m is absorbed into DSP add_ln426_reg_8255_reg.
DSP Report: Generating DSP mul_ln430_104_reg_9765_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_104_reg_9765_reg is absorbed into DSP mul_ln430_104_reg_9765_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U531/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_104_reg_9765_reg.
DSP Report: Generating DSP mul_ln430_105_reg_9770_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_105_reg_9770_reg is absorbed into DSP mul_ln430_105_reg_9770_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U532/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_105_reg_9770_reg.
DSP Report: Generating DSP mul_ln430_106_reg_9775_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_106_reg_9775_reg is absorbed into DSP mul_ln430_106_reg_9775_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U533/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_106_reg_9775_reg.
DSP Report: Generating DSP mul_ln430_107_reg_9780_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_107_reg_9780_reg is absorbed into DSP mul_ln430_107_reg_9780_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U534/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_107_reg_9780_reg.
DSP Report: Generating DSP mul_ln430_114_reg_9815_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_114_reg_9815_reg is absorbed into DSP mul_ln430_114_reg_9815_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U541/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_114_reg_9815_reg.
DSP Report: Generating DSP mul_ln430_115_reg_9820_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_115_reg_9820_reg is absorbed into DSP mul_ln430_115_reg_9820_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U542/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_115_reg_9820_reg.
DSP Report: Generating DSP mul_ln430_118_reg_9835_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_118_reg_9835_reg is absorbed into DSP mul_ln430_118_reg_9835_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U545/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_118_reg_9835_reg.
DSP Report: Generating DSP mul_ln430_119_reg_9840_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln430_119_reg_9840_reg is absorbed into DSP mul_ln430_119_reg_9840_reg.
DSP Report: operator FPGA_Acc_mul_mul_qcK_U546/FPGA_Acc_mul_mul_qcK_DSP48_11_U/p is absorbed into DSP mul_ln430_119_reg_9840_reg.
DSP Report: Generating DSP ret_V_1_reg_8260_reg, operation Mode is: (C'+A''*B'')'.
DSP Report: register ret_V_1_reg_8260_reg is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: register ret_V_1_reg_8260_reg is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: register ret_V_1_reg_8260_reg is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: register ret_V_1_reg_8260_reg is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: register ret_V_1_reg_8260_reg is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: register ret_V_1_reg_8260_reg is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: operator FPGA_Acc_mac_mulaocq_U425/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: operator FPGA_Acc_mac_mulaocq_U425/FPGA_Acc_mac_mulaocq_DSP48_9_U/m is absorbed into DSP ret_V_1_reg_8260_reg.
DSP Report: Generating DSP ret_V_3_reg_8145_reg, operation Mode is: (C+A*B'')'.
DSP Report: register ret_V_3_reg_8145_reg is absorbed into DSP ret_V_3_reg_8145_reg.
DSP Report: register ret_V_3_reg_8145_reg is absorbed into DSP ret_V_3_reg_8145_reg.
DSP Report: register ret_V_3_reg_8145_reg is absorbed into DSP ret_V_3_reg_8145_reg.
DSP Report: operator FPGA_Acc_mac_mulaocq_U422/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP ret_V_3_reg_8145_reg.
DSP Report: operator FPGA_Acc_mac_mulaocq_U422/FPGA_Acc_mac_mulaocq_DSP48_9_U/m is absorbed into DSP ret_V_3_reg_8145_reg.
DSP Report: Generating DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p, operation Mode is: C'+A2*B''.
DSP Report: register FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p.
DSP Report: register FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p.
DSP Report: register FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p.
DSP Report: register FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p.
DSP Report: operator FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p is absorbed into DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p.
DSP Report: operator FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/m is absorbed into DSP FPGA_Acc_mac_mulaocq_U424/FPGA_Acc_mac_mulaocq_DSP48_9_U/p.
DSP Report: Generating DSP FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/p, operation Mode is: C+A2*(B:0x35).
DSP Report: register FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/p is absorbed into DSP FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/p.
DSP Report: operator FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/p is absorbed into DSP FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/p.
DSP Report: operator FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/m is absorbed into DSP FPGA_Acc_mac_mulapcA_U426/FPGA_Acc_mac_mulapcA_DSP48_10_U/p.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load.v:1146]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p, operation Mode is: A2*B+1.
DSP Report: register FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p is absorbed into DSP FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p.
DSP Report: operator FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p is absorbed into DSP FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p.
DSP Report: operator FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/m is absorbed into DSP FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln130_reg_3252_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln130_reg_3252_reg is absorbed into DSP mul_ln130_reg_3252_reg.
DSP Report: operator FPGA_Acc_mul_mul_jbC_U59/FPGA_Acc_mul_mul_jbC_DSP48_4_U/p is absorbed into DSP mul_ln130_reg_3252_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v:745]
DSP Report: Generating DSP Coffset_reg_539_reg, operation Mode is: (-C+A*B+1-1)'.
DSP Report: register Coffset_reg_539_reg is absorbed into DSP Coffset_reg_539_reg.
DSP Report: operator FPGA_Acc_mac_mul_fYi_U35/FPGA_Acc_mac_mul_fYi_DSP48_1_U/p is absorbed into DSP Coffset_reg_539_reg.
DSP Report: operator FPGA_Acc_mac_mul_fYi_U35/FPGA_Acc_mac_mul_fYi_DSP48_1_U/m is absorbed into DSP Coffset_reg_539_reg.
DSP Report: Generating DSP Roffset_reg_545_reg, operation Mode is: (-C+A*B+1-1)'.
DSP Report: register Roffset_reg_545_reg is absorbed into DSP Roffset_reg_545_reg.
DSP Report: operator FPGA_Acc_mac_mul_fYi_U36/FPGA_Acc_mac_mul_fYi_DSP48_1_U/p is absorbed into DSP Roffset_reg_545_reg.
DSP Report: operator FPGA_Acc_mac_mul_fYi_U36/FPGA_Acc_mac_mul_fYi_DSP48_1_U/m is absorbed into DSP Roffset_reg_545_reg.
DSP Report: Generating DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2, operation Mode is: A*B2.
DSP Report: register grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2 is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2.
DSP Report: operator grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2 is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2.
DSP Report: operator grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2 is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2.
DSP Report: Generating DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg.
DSP Report: register grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg.
DSP Report: operator grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2 is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg.
DSP Report: operator grp_ifm_mmcpy_row_fu_278/mul_ln10_fu_229_p2 is absorbed into DSP grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg.
DSP Report: Generating DSP mul_ln77_fu_338_p2, operation Mode is: A*B.
DSP Report: operator mul_ln77_fu_338_p2 is absorbed into DSP mul_ln77_fu_338_p2.
DSP Report: operator mul_ln77_fu_338_p2 is absorbed into DSP mul_ln77_fu_338_p2.
DSP Report: Generating DSP mul_ln77_reg_551_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln77_reg_551_reg is absorbed into DSP mul_ln77_reg_551_reg.
DSP Report: operator mul_ln77_fu_338_p2 is absorbed into DSP mul_ln77_reg_551_reg.
DSP Report: operator mul_ln77_fu_338_p2 is absorbed into DSP mul_ln77_reg_551_reg.
DSP Report: Generating DSP CurrentOffset_reg_597_reg, operation Mode is: (C+A*B)'.
DSP Report: register CurrentOffset_reg_597_reg is absorbed into DSP CurrentOffset_reg_597_reg.
DSP Report: operator FPGA_Acc_mac_mulag8j_U37/FPGA_Acc_mac_mulag8j_DSP48_2_U/p is absorbed into DSP CurrentOffset_reg_597_reg.
DSP Report: operator FPGA_Acc_mac_mulag8j_U37/FPGA_Acc_mac_mulag8j_DSP48_2_U/m is absorbed into DSP CurrentOffset_reg_597_reg.
DSP Report: Generating DSP grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg is absorbed into DSP grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg.
DSP Report: register grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg is absorbed into DSP grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg.
DSP Report: operator grp_ifm_mmcpy_row_fu_278/FPGA_Acc_mac_mulacud_U6/FPGA_Acc_mac_mulacud_DSP48_0_U/p is absorbed into DSP grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg.
DSP Report: operator grp_ifm_mmcpy_row_fu_278/FPGA_Acc_mac_mulacud_U6/FPGA_Acc_mac_mulacud_DSP48_0_U/m is absorbed into DSP grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln351_2_reg_905_reg' and it is trimmed from '13' to '12' bits. [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v:310]
DSP Report: Generating DSP mul_ln336_1_reg_788_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_ln336_reg_781_reg is absorbed into DSP mul_ln336_1_reg_788_reg.
DSP Report: register mul_ln336_1_reg_788_reg is absorbed into DSP mul_ln336_1_reg_788_reg.
DSP Report: operator FPGA_Acc_mul_mul_kbM_U340/FPGA_Acc_mul_mul_kbM_DSP48_5_U/p is absorbed into DSP mul_ln336_1_reg_788_reg.
DSP Report: Generating DSP FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/p, operation Mode is: C'+A2*(B:0x35).
DSP Report: register select_ln351_13_reg_889_reg is absorbed into DSP FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/p.
DSP Report: register add_ln351_2_reg_905_reg is absorbed into DSP FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/p.
DSP Report: operator FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/p is absorbed into DSP FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/p.
DSP Report: operator FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/m is absorbed into DSP FPGA_Acc_mac_mulancg_U343/FPGA_Acc_mac_mulancg_DSP48_8_U/p.
DSP Report: Generating DSP mul_ln336_2_reg_802_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln336_2_reg_802_reg is absorbed into DSP mul_ln336_2_reg_802_reg.
DSP Report: operator FPGA_Acc_mul_mul_lbW_U341/FPGA_Acc_mul_mul_lbW_DSP48_6_U/p is absorbed into DSP mul_ln336_2_reg_802_reg.
DSP Report: Generating DSP add_ln357_reg_919_reg, operation Mode is: C'+A''*(B:0x1a).
DSP Report: register add_ln357_reg_919_reg is absorbed into DSP add_ln357_reg_919_reg.
DSP Report: register add_ln357_reg_919_reg is absorbed into DSP add_ln357_reg_919_reg.
DSP Report: register add_ln357_reg_919_reg is absorbed into DSP add_ln357_reg_919_reg.
DSP Report: register add_ln357_reg_919_reg is absorbed into DSP add_ln357_reg_919_reg.
DSP Report: operator FPGA_Acc_mac_mulamb6_U342/FPGA_Acc_mac_mulamb6_DSP48_7_U/p is absorbed into DSP add_ln357_reg_919_reg.
DSP Report: operator FPGA_Acc_mac_mulamb6_U342/FPGA_Acc_mac_mulamb6_DSP48_7_U/m is absorbed into DSP add_ln357_reg_919_reg.
INFO: [Synth 8-3971] The signal "load_compute_wrapper__GC0/ifm_buffer1_0_U/load_compute_wraprcU_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "load_compute_wrapper__GC0/ifm_buffer1_1_U/load_compute_wraprcU_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "load_compute_wrapper__GC0/ifm_buffer0_0_U/load_compute_wraprcU_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "load_compute_wrapper__GC0/ifm_buffer0_1_U/load_compute_wraprcU_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[47]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[46]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[45]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[44]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[43]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[42]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[41]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[40]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[39]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[38]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[37]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[36]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[35]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[34]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[33]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[32]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[31]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[30]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[29]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[28]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[27]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[26]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[25]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[24]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[23]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[22]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[21]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[20]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[19]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[18]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/mul_ln10_reg_414_reg[17]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[47]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[46]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[45]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[44]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[43]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[42]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[41]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[40]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[39]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[38]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[37]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[36]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[35]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[34]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[33]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[32]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[31]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[30]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[29]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[28]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[27]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[26]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[25]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[24]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[23]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[22]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[21]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[20]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[19]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[18]) is unused and will be removed from module ifm_weight_load_wrap.
WARNING: [Synth 8-3332] Sequential element (grp_input_load_fu_755/mul_ln77_reg_551_reg[17]) is unused and will be removed from module ifm_weight_load_wrap.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_output_re.v:2118]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ofm_mmcpy_row.v:627]
DSP Report: Generating DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2, operation Mode is: A*B.
DSP Report: operator grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2 is absorbed into DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2.
DSP Report: operator grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2 is absorbed into DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2.
DSP Report: Generating DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg is absorbed into DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg.
DSP Report: operator grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2 is absorbed into DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg.
DSP Report: operator grp_ofm_mmcpy_row_fu_496/mul_ln231_fu_185_p2 is absorbed into DSP grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg.
DSP Report: Generating DSP mul_ln253_fu_531_p2, operation Mode is: A*B.
DSP Report: operator mul_ln253_fu_531_p2 is absorbed into DSP mul_ln253_fu_531_p2.
DSP Report: operator mul_ln253_fu_531_p2 is absorbed into DSP mul_ln253_fu_531_p2.
DSP Report: Generating DSP mul_ln253_reg_744_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln253_reg_744_reg is absorbed into DSP mul_ln253_reg_744_reg.
DSP Report: operator mul_ln253_fu_531_p2 is absorbed into DSP mul_ln253_reg_744_reg.
DSP Report: operator mul_ln253_fu_531_p2 is absorbed into DSP mul_ln253_reg_744_reg.
DSP Report: Generating DSP offset_reg_749_reg, operation Mode is: (C+A*B)'.
DSP Report: register offset_reg_749_reg is absorbed into DSP offset_reg_749_reg.
DSP Report: operator FPGA_Acc_mac_mulaerQ_U923/FPGA_Acc_mac_mulaerQ_DSP48_13_U/p is absorbed into DSP offset_reg_749_reg.
DSP Report: operator FPGA_Acc_mac_mulaerQ_U923/FPGA_Acc_mac_mulaerQ_DSP48_13_U/m is absorbed into DSP offset_reg_749_reg.
DSP Report: Generating DSP grp_ofm_mmcpy_row_fu_496/add_ln231_reg_315_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register grp_ofm_mmcpy_row_fu_496/add_ln231_reg_315_reg is absorbed into DSP grp_ofm_mmcpy_row_fu_496/add_ln231_reg_315_reg.
DSP Report: operator grp_ofm_mmcpy_row_fu_496/FPGA_Acc_mac_mulaeoQ_U911/FPGA_Acc_mac_mulaeoQ_DSP48_12_U/p is absorbed into DSP grp_ofm_mmcpy_row_fu_496/add_ln231_reg_315_reg.
DSP Report: operator grp_ofm_mmcpy_row_fu_496/FPGA_Acc_mac_mulaeoQ_U911/FPGA_Acc_mac_mulaeoQ_DSP48_12_U/m is absorbed into DSP grp_ofm_mmcpy_row_fu_496/add_ln231_reg_315_reg.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP OHxOW_reg_2986_reg, operation Mode is: (A''*B)'.
DSP Report: register ofm_w_h_0_data_reg_reg is absorbed into DSP OHxOW_reg_2986_reg.
DSP Report: register ofm_h_reg_2864_reg is absorbed into DSP OHxOW_reg_2986_reg.
DSP Report: register OHxOW_reg_2986_reg is absorbed into DSP OHxOW_reg_2986_reg.
DSP Report: operator FPGA_Acc_mul_mul_gpb_U1000/FPGA_Acc_mul_mul_gpb_DSP48_14_U/p is absorbed into DSP OHxOW_reg_2986_reg.
DSP Report: Generating DSP IHxIW_reg_2991_reg, operation Mode is: (A''*B)'.
DSP Report: register ifm_w_h_0_data_reg_reg is absorbed into DSP IHxIW_reg_2991_reg.
DSP Report: register ifm_h_reg_2853_reg is absorbed into DSP IHxIW_reg_2991_reg.
DSP Report: register IHxIW_reg_2991_reg is absorbed into DSP IHxIW_reg_2991_reg.
DSP Report: operator FPGA_Acc_mul_mul_gpb_U1001/FPGA_Acc_mul_mul_gpb_DSP48_14_U/p is absorbed into DSP IHxIW_reg_2991_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "FPGA_Acc__GC0/ofm_buffer1_0_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FPGA_Acc__GC0/ofm_buffer1_1_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FPGA_Acc__GC0/ofm_buffer0_0_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FPGA_Acc__GC0/ofm_buffer0_1_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg" was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module FPGA_Acc_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module FPGA_Acc_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module FPGA_Acc_DATA_BUS1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module FPGA_Acc_DATA_BUS1_m_axi.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[47]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[46]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[45]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[44]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[43]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[42]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[41]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[40]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[39]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[38]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[37]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[36]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[35]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[34]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[33]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[32]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[31]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[30]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[29]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[28]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[27]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[26]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[25]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[24]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[23]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[22]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[21]) is unused and will be removed from module write_back_output_re.
WARNING: [Synth 8-3332] Sequential element (grp_ofm_mmcpy_row_fu_496/mul_ln231_reg_310_reg[20]) is unused and will be removed from module write_back_output_re.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:05:51 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|weight_load_reorghbi_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FPGA_Acc_bias_bufesQ_ram:                        | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_DATA_BUS_m_axi_buffer:                  | mem_reg    | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_Acc_DATA_BUS_m_axi_buffer__parameterized0:  | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_Acc_DATA_BUS1_m_axi_buffer__parameterized0: | mem_reg    | 128 x 35(READ_FIRST)   | W |   | 128 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|copy_beta_local_bbkb_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                                          | RTL Object                                                              | Inference      | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------+----------------------+-----------------+
|grp_ifm_weight_load_wrap_fu_1760                                                                                                                                                                     | grp_input_load_fu_755/local_buf0_1_U/input_load_local_dEe_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_ifm_weight_load_wrap_fu_1760                                                                                                                                                                     | grp_input_load_fu_755/local_buf1_1_U/input_load_local_dEe_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_0_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_0_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_0_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_1_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_1_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_1_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_1_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_2_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_2_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_2_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_2_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_3_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_3_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_3_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_3_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_4_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_4_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_4_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_4_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_5_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_5_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_5_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_5_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_6_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_6_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_6_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_6_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_7_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_7_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_7_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_7_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_8_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_8_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_8_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_8_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_9_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_9_0_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_9_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_9_1_U/load_compute_wraptde_ram_U/ram_reg                 | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_10_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_10_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_10_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_10_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_11_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_11_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_11_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_11_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_12_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_12_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_12_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_12_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_13_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_13_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_13_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_13_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_14_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_14_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_14_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_14_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_15_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_15_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_15_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_15_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_16_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_16_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_16_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_16_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_17_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_17_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_17_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_17_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_18_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_18_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_18_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_18_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_19_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_19_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_19_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_19_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_20_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_20_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_20_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_20_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_21_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_21_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_21_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_21_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_22_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_22_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_22_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_22_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_23_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_23_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_23_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_23_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_24_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_24_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_24_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_24_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_25_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_25_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_25_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_25_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_26_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_26_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_26_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_26_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_27_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_27_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_27_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_27_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_28_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_28_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_28_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_28_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_29_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_29_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_29_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_29_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_30_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_30_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_30_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_30_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_31_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_31_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_31_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_31_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_32_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_32_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_32_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_32_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_33_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_33_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_33_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_33_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_34_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_34_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_34_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_34_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_35_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_35_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_35_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_35_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_36_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_36_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_36_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_36_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_37_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_37_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_37_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_37_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_38_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_38_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_38_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_38_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_39_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_39_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_39_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_39_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_40_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_40_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_40_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_40_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_41_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_41_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_41_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_41_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_42_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_42_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_42_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_42_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_43_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_43_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_43_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_43_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_44_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_44_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_44_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_44_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_45_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_45_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_45_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_45_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_46_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_46_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_46_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_46_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_47_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_47_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_47_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_47_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_48_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_48_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_48_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_48_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_49_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_49_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_49_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_49_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_50_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_50_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_50_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_50_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_51_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_51_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_51_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_51_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_52_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_52_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_52_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_52_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_53_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_53_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_53_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_53_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_54_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_54_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_54_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_54_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_55_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_55_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_55_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_55_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_56_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_56_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_56_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_56_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_57_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_57_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_57_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_57_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_58_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_58_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_58_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_58_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_59_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_59_0_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer1_59_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|load_compute_wrapper__GC0                                                                                                                                                                            | weight_buffer0_59_1_U/load_compute_wraptde_ram_U/ram_reg                | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|grp_write_back_output_re_fu_2059                                                                                                                                                                     | local_buf0_U/write_back_outputepQ_ram_U/ram_reg                         | User Attribute | 16 x 32              | RAM16X1S x 32   | 
|grp_write_back_output_re_fu_2059                                                                                                                                                                     | local_buf1_U/write_back_outputepQ_ram_U/ram_reg                         | User Attribute | 16 x 32              | RAM16X1S x 32   | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 156             | RAM32M x 26     | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 156             | RAM32M x 26     | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 23              | RAM32M x 4      | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 101             | RAM32M x 17     | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 106             | RAM32M x 18     | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 156             | RAM32M x 26     | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 156             | RAM32M x 26     | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 23              | RAM32M x 4      | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 101             | RAM32M x 17     | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                        | User Attribute | 32 x 106             | RAM32M x 18     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_FPGA_Acc_0_0 | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB0     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB2     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | C'+A2*(B:0x1a)  | 9      | 6      | 9      | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv2d_tile4__GB3     | (C'+A''*B'')'   | 9      | 4      | 4      | -      | 11     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|conv2d_tile4__GB3     | (C+A*B'')'      | 9      | 4      | 4      | -      | 11     | 0    | 2    | 0    | -    | -     | 0    | 1    | 
|conv2d_tile4__GB3     | C'+A2*B''       | 9      | 4      | 4      | -      | 11     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv2d_tile4__GB3     | C+A2*(B:0x35)   | 12     | 7      | 12     | -      | 12     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|weight_load_reorg     | A2*B+1          | 17     | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load_reorg     | (A*B)'          | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|input_load            | (-C+A*B+1-1)'   | 17     | 9      | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|input_load            | (-C+A*B+1-1)'   | 17     | 9      | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|input_load            | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|input_load            | (PCIN>>17)+A*B2 | 15     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|input_load            | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|input_load            | (PCIN>>17)+A*B  | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|input_load            | (C+A*B)'        | 25     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|input_load            | (PCIN+A*B2)'    | 17     | 9      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|maxpool_tile5         | (A2*B)'         | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|maxpool_tile5         | C'+A2*(B:0x35)  | 12     | 7      | 12     | -      | 12     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|maxpool_tile5         | (A*B)'          | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|maxpool_tile5         | C'+A''*(B:0x1a) | 9      | 6      | 9      | -      | 10     | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|write_back_output_re  | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|write_back_output_re  | (PCIN>>17)+A*B  | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|write_back_output_re  | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|write_back_output_re  | (PCIN>>17)+A*B  | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|write_back_output_re  | (C+A*B)'        | 17     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|write_back_output_re  | (PCIN+A*B)'     | 17     | 9      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FPGA_Acc__GC0         | (A''*B)'        | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|FPGA_Acc__GC0         | (A''*B)'        | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_3/ifm_buffer1_0_U/load_compute_wraprcU_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_3/ifm_buffer1_0_U/load_compute_wraprcU_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_4/ifm_buffer1_1_U/load_compute_wraprcU_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_4/ifm_buffer1_1_U/load_compute_wraprcU_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_6/ifm_buffer0_0_U/load_compute_wraprcU_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_6/ifm_buffer0_0_U/load_compute_wraprcU_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_7/ifm_buffer0_1_U/load_compute_wraprcU_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/grp_load_compute_wrapper_fu_1209i_1_4/i_1_7/ifm_buffer0_1_U/load_compute_wraprcU_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_0/bias_buffer_U/FPGA_Acc_bias_bufesQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_1/ofm_buffer1_0_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_2/ofm_buffer1_1_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_3/ofm_buffer1_2_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_4/ofm_buffer1_3_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_5/ofm_buffer1_4_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_6/ofm_buffer1_5_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_7/ofm_buffer1_6_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_8/ofm_buffer1_7_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_9/ofm_buffer1_8_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_11/ofm_buffer1_9_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_12/ofm_buffer1_10_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_13/ofm_buffer1_11_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_14/ofm_buffer1_12_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_16/ofm_buffer1_13_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_17/ofm_buffer1_14_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_18/ofm_buffer1_15_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_19/ofm_buffer1_16_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_21/ofm_buffer1_17_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_22/ofm_buffer1_18_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_23/ofm_buffer1_19_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_25/ofm_buffer1_20_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_26/ofm_buffer1_21_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_27/ofm_buffer1_22_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_28/ofm_buffer1_23_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_29/ofm_buffer1_24_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_30/ofm_buffer1_25_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_31/ofm_buffer1_26_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_32/ofm_buffer1_27_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_33/ofm_buffer1_28_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_34/ofm_buffer1_29_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_35/ofm_buffer1_30_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_36/ofm_buffer1_31_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_37/ofm_buffer1_32_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_38/ofm_buffer1_33_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_39/ofm_buffer1_34_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_40/ofm_buffer1_35_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_41/ofm_buffer1_36_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_42/ofm_buffer1_37_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_43/ofm_buffer1_38_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_44/ofm_buffer1_39_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_45/ofm_buffer1_40_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_46/ofm_buffer1_41_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_47/ofm_buffer1_42_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_48/ofm_buffer1_43_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_49/ofm_buffer1_44_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_50/ofm_buffer1_45_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_51/ofm_buffer1_46_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_52/ofm_buffer1_47_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_54/ofm_buffer1_48_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_55/ofm_buffer1_49_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_56/ofm_buffer1_50_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_57/ofm_buffer1_51_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_58/ofm_buffer1_52_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_59/ofm_buffer1_53_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_60/ofm_buffer1_54_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_61/ofm_buffer1_55_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_62/ofm_buffer1_56_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_63/ofm_buffer1_57_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_64/ofm_buffer1_58_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_65/ofm_buffer1_59_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_66/ofm_buffer0_0_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_67/ofm_buffer0_1_U/FPGA_Acc_ofm_buffetR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_68/ofm_buffer0_2_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_69/ofm_buffer0_3_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_70/ofm_buffer0_4_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_71/ofm_buffer0_5_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_72/ofm_buffer0_6_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_73/ofm_buffer0_7_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_74/ofm_buffer0_8_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_75/ofm_buffer0_9_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_76/ofm_buffer0_10_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_77/ofm_buffer0_11_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_78/ofm_buffer0_12_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_79/ofm_buffer0_13_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_80/ofm_buffer0_14_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_81/ofm_buffer0_15_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_82/ofm_buffer0_16_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_83/ofm_buffer0_17_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_84/ofm_buffer0_18_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_85/ofm_buffer0_19_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_86/ofm_buffer0_20_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_87/ofm_buffer0_21_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_88/ofm_buffer0_22_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_89/ofm_buffer0_23_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_90/ofm_buffer0_24_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_91/ofm_buffer0_25_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_92/ofm_buffer0_26_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_93/ofm_buffer0_27_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_94/ofm_buffer0_28_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_95/ofm_buffer0_29_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/FPGA_Acc_0/insti_1_5/i_1_96/ofm_buffer0_30_U/FPGA_Acc_ofm_buffevR_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |conv2d_tile4__GB0                       |           1|     35057|
|2     |conv2d_tile4__GB1                       |           1|      7649|
|3     |conv2d_tile4__GB2                       |           1|      9890|
|4     |conv2d_tile4__GB3                       |           1|     11450|
|5     |load_compute_wrapper__GC0               |           1|     19774|
|6     |FPGA_Acc__GC0                           |           1|     22366|
|7     |sc_util_v1_0_4_axi_reg_stall            |           2|       342|
|8     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|      1003|
|9     |sc_exit_v1_0_8_splitter__GC0            |           2|        19|
|10    |sc_exit_v1_0_8_top__GC0                 |           1|       236|
|11    |sc_mmu_v1_0_7_top__GC0                  |           1|       297|
|12    |s00_entry_pipeline_imp_USCCV8__GC0      |           1|       257|
|13    |bd_afc3__GC0                            |           1|      2490|
|14    |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       235|
|15    |sc_mmu_v1_0_7_top__parameterized0__GC0  |           1|       297|
|16    |s00_entry_pipeline_imp_I9HTTY__GC0      |           1|       257|
|17    |bd_a878__GC0                            |           1|      2490|
|18    |design_1_clk_wiz_0_2_clk_wiz__GC0       |           1|         3|
|19    |design_1__GC0                           |           1|      5572|
|20    |sc_exit_v1_0_8_axi3_conv__GC0__1        |           1|      1003|
|21    |sc_util_v1_0_4_axi_reg_stall__1         |           2|       377|
|22    |sc_util_v1_0_4_axi_reg_stall__2         |           4|       292|
|23    |sc_util_v1_0_4_axi_reg_stall__3         |           2|       412|
|24    |sc_util_v1_0_4_axi_reg_stall__4         |           2|       382|
|25    |sc_util_v1_0_4_axi_reg_stall__5         |           2|        57|
|26    |sc_util_v1_0_4_axi_reg_stall__6         |           4|       328|
|27    |sc_util_v1_0_4_axi_reg_stall__7         |           4|       322|
|28    |sc_util_v1_0_4_axi_reg_stall__8         |           2|       232|
|29    |sc_util_v1_0_4_axi_reg_stall__9         |           2|       222|
|30    |sc_util_v1_0_4_axi_reg_stall__10        |           2|        57|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:06:25 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:07:19 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|load_compute_wraprcU_ram:                        | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W |   | Port A and B     | 0      | 2      | 
|weight_load_reorghbi_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FPGA_Acc_bias_bufesQ_ram:                        | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffetR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_ofm_buffevR_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FPGA_Acc_DATA_BUS_m_axi_buffer:                  | mem_reg    | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_Acc_DATA_BUS_m_axi_buffer__parameterized0:  | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FPGA_Acc_DATA_BUS1_m_axi_buffer__parameterized0: | mem_reg    | 128 x 35(READ_FIRST)   | W |   | 128 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|copy_beta_local_bbkb_ram:                        | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                          | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17   | 
|design_1_i/axi_smc/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17   | 
|design_1_i/axi_smc_1/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |conv2d_tile4__GB0                       |           1|     33481|
|2     |conv2d_tile4__GB1                       |           1|      7065|
|3     |conv2d_tile4__GB2                       |           1|      9120|
|4     |conv2d_tile4__GB3                       |           1|     11449|
|5     |sc_util_v1_0_4_axi_reg_stall            |           2|       342|
|6     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|      1003|
|7     |sc_exit_v1_0_8_splitter__GC0            |           2|        19|
|8     |sc_exit_v1_0_8_top__GC0                 |           1|       236|
|9     |sc_mmu_v1_0_7_top__GC0                  |           1|       297|
|10    |s00_entry_pipeline_imp_USCCV8__GC0      |           1|       257|
|11    |bd_afc3__GC0                            |           1|      2490|
|12    |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       235|
|13    |sc_mmu_v1_0_7_top__parameterized0__GC0  |           1|       297|
|14    |s00_entry_pipeline_imp_I9HTTY__GC0      |           1|       257|
|15    |bd_a878__GC0                            |           1|      2490|
|16    |design_1_clk_wiz_0_2_clk_wiz__GC0       |           1|         3|
|17    |design_1__GC0                           |           1|      5572|
|18    |sc_exit_v1_0_8_axi3_conv__GC0__1        |           1|      1003|
|19    |sc_util_v1_0_4_axi_reg_stall__1         |           2|       377|
|20    |sc_util_v1_0_4_axi_reg_stall__2         |           4|       292|
|21    |sc_util_v1_0_4_axi_reg_stall__3         |           2|       412|
|22    |sc_util_v1_0_4_axi_reg_stall__4         |           2|       382|
|23    |sc_util_v1_0_4_axi_reg_stall__5         |           2|        57|
|24    |sc_util_v1_0_4_axi_reg_stall__6         |           4|       328|
|25    |sc_util_v1_0_4_axi_reg_stall__7         |           4|       322|
|26    |sc_util_v1_0_4_axi_reg_stall__8         |           2|       232|
|27    |sc_util_v1_0_4_axi_reg_stall__9         |           2|       222|
|28    |sc_util_v1_0_4_axi_reg_stall__10        |           2|        57|
|29    |design_1_FPGA_Acc_0_0_GT0               |           1|     38584|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:08:19 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |conv2d_tile4__GB0                       |           1|     17489|
|2     |conv2d_tile4__GB1                       |           1|      3187|
|3     |conv2d_tile4__GB2                       |           1|      4120|
|4     |conv2d_tile4__GB3                       |           1|      5259|
|5     |sc_util_v1_0_4_axi_reg_stall            |           1|       187|
|6     |sc_exit_v1_0_8_axi3_conv__GC0           |           1|       557|
|7     |sc_exit_v1_0_8_splitter__GC0            |           1|        16|
|8     |sc_exit_v1_0_8_top__GC0                 |           1|       135|
|9     |sc_mmu_v1_0_7_top__GC0                  |           1|       154|
|10    |s00_entry_pipeline_imp_USCCV8__GC0      |           1|       135|
|11    |bd_afc3__GC0                            |           1|      1249|
|12    |sc_exit_v1_0_8_top__parameterized0__GC0 |           1|       135|
|13    |sc_mmu_v1_0_7_top__parameterized0__GC0  |           1|       154|
|14    |s00_entry_pipeline_imp_I9HTTY__GC0      |           1|       135|
|15    |bd_a878__GC0                            |           1|      1249|
|16    |design_1_clk_wiz_0_2_clk_wiz__GC0       |           1|         3|
|17    |design_1__GC0                           |           1|      3207|
|18    |sc_exit_v1_0_8_axi3_conv__GC0__1        |           1|       557|
|19    |sc_util_v1_0_4_axi_reg_stall__1         |           1|       208|
|20    |sc_util_v1_0_4_axi_reg_stall__2         |           1|       157|
|21    |sc_util_v1_0_4_axi_reg_stall__3         |           1|       229|
|22    |sc_util_v1_0_4_axi_reg_stall__4         |           1|       211|
|23    |sc_util_v1_0_4_axi_reg_stall__5         |           1|        17|
|24    |sc_util_v1_0_4_axi_reg_stall__6         |           1|       176|
|25    |sc_util_v1_0_4_axi_reg_stall__7         |           1|       175|
|26    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       121|
|27    |sc_util_v1_0_4_axi_reg_stall__9         |           1|       115|
|28    |sc_util_v1_0_4_axi_reg_stall__10        |           1|        17|
|29    |design_1_FPGA_Acc_0_0_GT0               |           1|     27576|
|30    |sc_util_v1_0_4_axi_reg_stall__11        |           1|       187|
|31    |sc_util_v1_0_4_axi_reg_stall__12        |           1|       208|
|32    |sc_exit_v1_0_8_splitter__GC0__1         |           1|        16|
|33    |sc_util_v1_0_4_axi_reg_stall__13        |           1|       157|
|34    |sc_util_v1_0_4_axi_reg_stall__14        |           1|       157|
|35    |sc_util_v1_0_4_axi_reg_stall__15        |           1|       229|
|36    |sc_util_v1_0_4_axi_reg_stall__16        |           1|       211|
|37    |sc_util_v1_0_4_axi_reg_stall__17        |           1|        17|
|38    |sc_util_v1_0_4_axi_reg_stall__18        |           1|       176|
|39    |sc_util_v1_0_4_axi_reg_stall__19        |           1|       176|
|40    |sc_util_v1_0_4_axi_reg_stall__20        |           1|       175|
|41    |sc_util_v1_0_4_axi_reg_stall__21        |           1|       175|
|42    |sc_util_v1_0_4_axi_reg_stall__22        |           1|       121|
|43    |sc_util_v1_0_4_axi_reg_stall__23        |           1|       115|
|44    |sc_util_v1_0_4_axi_reg_stall__24        |           1|        17|
|45    |sc_util_v1_0_4_axi_reg_stall__25        |           1|       157|
|46    |sc_util_v1_0_4_axi_reg_stall__26        |           1|       176|
|47    |sc_util_v1_0_4_axi_reg_stall__27        |           1|       175|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_1_28461 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28462 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28463 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28464 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28465 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28466 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28467 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28468 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28469 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28470 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28471 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28472 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28473 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_load_compute_wrapper_fu_1209_ofm_buffer_1_d0 [31] is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_28474 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_load_compute_wrapper_fu_1209_ofm_buffer_0_d0 [31] is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_25708 is driving 180 big block pins (URAM, BRAM and DSP loads). Created 18 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_25692 is driving 180 big block pins (URAM, BRAM and DSP loads). Created 18 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_conv2d_tile4_fu_1138n_1_17849 is driving 120 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:08:38 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:08:39 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:08:56 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:08:56 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:09:00 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:09:00 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+---------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+---------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_FPGA_Acc_0_0 | inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/or_ln423_3_reg_8163_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------+---------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |CARRY4     |  1215|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_13 |     1|
|7     |DSP48E1_14 |     1|
|8     |DSP48E1_15 |     2|
|9     |DSP48E1_16 |     1|
|10    |DSP48E1_18 |   121|
|11    |DSP48E1_19 |     3|
|12    |DSP48E1_2  |     3|
|13    |DSP48E1_20 |     2|
|14    |DSP48E1_21 |     1|
|15    |DSP48E1_22 |     1|
|16    |DSP48E1_3  |     1|
|17    |DSP48E1_4  |     2|
|18    |DSP48E1_5  |     1|
|19    |DSP48E1_6  |     1|
|20    |DSP48E1_7  |     1|
|21    |DSP48E1_8  |     1|
|22    |DSP48E1_9  |     2|
|23    |LUT1       |   555|
|24    |LUT2       |  1687|
|25    |LUT3       | 12656|
|26    |LUT4       |  4076|
|27    |LUT5       |  5846|
|28    |LUT6       |  9333|
|29    |MMCME2_ADV |     1|
|30    |MUXF7      |   551|
|31    |MUXF8      |   224|
|32    |PS7        |     1|
|33    |RAM16X1S   |  4032|
|34    |RAM32M     |   182|
|35    |RAMB18E1   |     1|
|36    |RAMB18E1_1 |     3|
|37    |RAMB36E1   |     8|
|38    |RAMB36E1_2 |     4|
|39    |RAMB36E1_3 |   116|
|40    |RAMB36E1_4 |     2|
|41    |SRL16      |     3|
|42    |SRL16E     |   265|
|43    |SRLC32E    |    49|
|44    |FDR        |    16|
|45    |FDRE       | 28883|
|46    |FDSE       |   138|
|47    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                             |Cells |
+------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                                   | 70127|
|2     |  design_1_i                                                                                        |design_1                                                           | 70127|
|3     |    FPGA_Acc_0                                                                                      |design_1_FPGA_Acc_0_0                                              | 58204|
|4     |      inst                                                                                          |FPGA_Acc                                                           | 58204|
|5     |        FPGA_Acc_CTRL_BUS_s_axi_U                                                                   |FPGA_Acc_CTRL_BUS_s_axi                                            |  1853|
|6     |        FPGA_Acc_DATA_BUS1_m_axi_U                                                                  |FPGA_Acc_DATA_BUS1_m_axi                                           |  1079|
|7     |          bus_read                                                                                  |FPGA_Acc_DATA_BUS1_m_axi_read                                      |  1079|
|8     |            buff_rdata                                                                              |FPGA_Acc_DATA_BUS1_m_axi_buffer__parameterized0                    |   162|
|9     |            fifo_rctl                                                                               |FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized3                      |    55|
|10    |            fifo_rreq                                                                               |FPGA_Acc_DATA_BUS1_m_axi_fifo__parameterized0                      |   189|
|11    |            rs_rdata                                                                                |FPGA_Acc_DATA_BUS1_m_axi_reg_slice__parameterized0                 |   108|
|12    |            rs_rreq                                                                                 |FPGA_Acc_DATA_BUS1_m_axi_reg_slice                                 |   151|
|13    |        FPGA_Acc_DATA_BUS_m_axi_U                                                                   |FPGA_Acc_DATA_BUS_m_axi                                            |  2005|
|14    |          bus_read                                                                                  |FPGA_Acc_DATA_BUS_m_axi_read                                       |  1067|
|15    |            buff_rdata                                                                              |FPGA_Acc_DATA_BUS_m_axi_buffer__parameterized0                     |   155|
|16    |            fifo_rctl                                                                               |FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1_904                   |    34|
|17    |            fifo_rreq                                                                               |FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized0_905                   |   209|
|18    |            rs_rdata                                                                                |FPGA_Acc_DATA_BUS_m_axi_reg_slice__parameterized0                  |   107|
|19    |            rs_rreq                                                                                 |FPGA_Acc_DATA_BUS_m_axi_reg_slice_906                              |   149|
|20    |          bus_write                                                                                 |FPGA_Acc_DATA_BUS_m_axi_write                                      |   920|
|21    |            buff_wdata                                                                              |FPGA_Acc_DATA_BUS_m_axi_buffer                                     |   159|
|22    |            \bus_equal_gen.fifo_burst                                                               |FPGA_Acc_DATA_BUS_m_axi_fifo                                       |    66|
|23    |            fifo_resp                                                                               |FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized1                       |    19|
|24    |            fifo_resp_to_user                                                                       |FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized2                       |    13|
|25    |            fifo_wreq                                                                               |FPGA_Acc_DATA_BUS_m_axi_fifo__parameterized0                       |   112|
|26    |            rs_wreq                                                                                 |FPGA_Acc_DATA_BUS_m_axi_reg_slice                                  |   125|
|27    |          wreq_throttl                                                                              |FPGA_Acc_DATA_BUS_m_axi_throttl                                    |    18|
|28    |        bias_buffer_U                                                                               |FPGA_Acc_bias_bufesQ                                               |    87|
|29    |          FPGA_Acc_bias_bufesQ_ram_U                                                                |FPGA_Acc_bias_bufesQ_ram                                           |    87|
|30    |        grp_copy_beta_fu_2262                                                                       |copy_beta                                                          |   334|
|31    |          local_buf_1_U                                                                             |copy_beta_local_bbkb                                               |    15|
|32    |            copy_beta_local_bbkb_ram_U                                                              |copy_beta_local_bbkb_ram                                           |    15|
|33    |        grp_load_compute_wrapper_fu_1209                                                            |load_compute_wrapper                                               | 47032|
|34    |          grp_conv2d_tile4_fu_1138                                                                  |conv2d_tile4                                                       | 32563|
|35    |            FPGA_Acc_mac_mulaocq_U424                                                               |FPGA_Acc_mac_mulaocq                                               |    38|
|36    |              FPGA_Acc_mac_mulaocq_DSP48_9_U                                                        |FPGA_Acc_mac_mulaocq_DSP48_9                                       |    38|
|37    |            FPGA_Acc_mac_mulapcA_U426                                                               |FPGA_Acc_mac_mulapcA                                               |     5|
|38    |              FPGA_Acc_mac_mulapcA_DSP48_10_U                                                       |FPGA_Acc_mac_mulapcA_DSP48_10                                      |     5|
|39    |            grp_copy_local_beta_fu_3311                                                             |copy_local_beta                                                    |  4196|
|40    |          grp_ifm_weight_load_wrap_fu_1760                                                          |ifm_weight_load_wrap                                               |  3118|
|41    |            grp_input_load_fu_755                                                                   |input_load                                                         |  1488|
|42    |              local_buf0_1_U                                                                        |input_load_local_dEe                                               |    96|
|43    |                input_load_local_dEe_ram_U                                                          |input_load_local_dEe_ram_903                                       |    96|
|44    |              grp_ifm_copy_lbuf2ibuf_fu_256                                                         |ifm_copy_lbuf2ibuf                                                 |   366|
|45    |              grp_ifm_mmcpy_row_fu_278                                                              |ifm_mmcpy_row                                                      |   471|
|46    |              local_buf1_1_U                                                                        |input_load_local_dEe_902                                           |   128|
|47    |                input_load_local_dEe_ram_U                                                          |input_load_local_dEe_ram                                           |   128|
|48    |            grp_weight_load_reorg_fu_497                                                            |weight_load_reorg                                                  |  1342|
|49    |              FPGA_Acc_mac_mulaibs_U58                                                              |FPGA_Acc_mac_mulaibs                                               |   170|
|50    |                FPGA_Acc_mac_mulaibs_DSP48_3_U                                                      |FPGA_Acc_mac_mulaibs_DSP48_3                                       |   170|
|51    |              local_buf_U                                                                           |weight_load_reorghbi                                               |    79|
|52    |                weight_load_reorghbi_ram_U                                                          |weight_load_reorghbi_ram                                           |    79|
|53    |          grp_maxpool_tile5_fu_2191                                                                 |maxpool_tile5                                                      |  1037|
|54    |            FPGA_Acc_mac_mulancg_U343                                                               |FPGA_Acc_mac_mulancg                                               |   261|
|55    |              FPGA_Acc_mac_mulancg_DSP48_8_U                                                        |FPGA_Acc_mac_mulancg_DSP48_8                                       |   261|
|56    |          ifm_buffer0_0_U                                                                           |load_compute_wraprcU                                               |    35|
|57    |            load_compute_wraprcU_ram_U                                                              |load_compute_wraprcU_ram_901                                       |    35|
|58    |          ifm_buffer0_1_U                                                                           |load_compute_wraprcU_418                                           |    38|
|59    |            load_compute_wraprcU_ram_U                                                              |load_compute_wraprcU_ram_900                                       |    38|
|60    |          ifm_buffer1_0_U                                                                           |load_compute_wraprcU_419                                           |    18|
|61    |            load_compute_wraprcU_ram_U                                                              |load_compute_wraprcU_ram_899                                       |    18|
|62    |          ifm_buffer1_1_U                                                                           |load_compute_wraprcU_420                                           |    21|
|63    |            load_compute_wraprcU_ram_U                                                              |load_compute_wraprcU_ram                                           |    21|
|64    |          weight_buffer0_0_0_U                                                                      |load_compute_wraptde                                               |    48|
|65    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_898                                       |    48|
|66    |          weight_buffer0_0_1_U                                                                      |load_compute_wraptde_421                                           |    48|
|67    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_897                                       |    48|
|68    |          weight_buffer0_10_0_U                                                                     |load_compute_wraptde_422                                           |    48|
|69    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_896                                       |    48|
|70    |          weight_buffer0_10_1_U                                                                     |load_compute_wraptde_423                                           |    48|
|71    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_895                                       |    48|
|72    |          weight_buffer0_11_0_U                                                                     |load_compute_wraptde_424                                           |    48|
|73    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_894                                       |    48|
|74    |          weight_buffer0_11_1_U                                                                     |load_compute_wraptde_425                                           |    48|
|75    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_893                                       |    48|
|76    |          weight_buffer0_12_0_U                                                                     |load_compute_wraptde_426                                           |    48|
|77    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_892                                       |    48|
|78    |          weight_buffer0_12_1_U                                                                     |load_compute_wraptde_427                                           |    48|
|79    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_891                                       |    48|
|80    |          weight_buffer0_13_0_U                                                                     |load_compute_wraptde_428                                           |    48|
|81    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_890                                       |    48|
|82    |          weight_buffer0_13_1_U                                                                     |load_compute_wraptde_429                                           |    48|
|83    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_889                                       |    48|
|84    |          weight_buffer0_14_0_U                                                                     |load_compute_wraptde_430                                           |    48|
|85    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_888                                       |    48|
|86    |          weight_buffer0_14_1_U                                                                     |load_compute_wraptde_431                                           |    48|
|87    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_887                                       |    48|
|88    |          weight_buffer0_15_0_U                                                                     |load_compute_wraptde_432                                           |    48|
|89    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_886                                       |    48|
|90    |          weight_buffer0_15_1_U                                                                     |load_compute_wraptde_433                                           |    48|
|91    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_885                                       |    48|
|92    |          weight_buffer0_16_0_U                                                                     |load_compute_wraptde_434                                           |    48|
|93    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_884                                       |    48|
|94    |          weight_buffer0_16_1_U                                                                     |load_compute_wraptde_435                                           |    48|
|95    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_883                                       |    48|
|96    |          weight_buffer0_17_0_U                                                                     |load_compute_wraptde_436                                           |    48|
|97    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_882                                       |    48|
|98    |          weight_buffer0_17_1_U                                                                     |load_compute_wraptde_437                                           |    48|
|99    |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_881                                       |    48|
|100   |          weight_buffer0_18_0_U                                                                     |load_compute_wraptde_438                                           |    48|
|101   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_880                                       |    48|
|102   |          weight_buffer0_18_1_U                                                                     |load_compute_wraptde_439                                           |    48|
|103   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_879                                       |    48|
|104   |          weight_buffer0_19_0_U                                                                     |load_compute_wraptde_440                                           |    48|
|105   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_878                                       |    48|
|106   |          weight_buffer0_19_1_U                                                                     |load_compute_wraptde_441                                           |    48|
|107   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_877                                       |    48|
|108   |          weight_buffer0_1_0_U                                                                      |load_compute_wraptde_442                                           |    48|
|109   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_876                                       |    48|
|110   |          weight_buffer0_1_1_U                                                                      |load_compute_wraptde_443                                           |    48|
|111   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_875                                       |    48|
|112   |          weight_buffer0_20_0_U                                                                     |load_compute_wraptde_444                                           |    48|
|113   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_874                                       |    48|
|114   |          weight_buffer0_20_1_U                                                                     |load_compute_wraptde_445                                           |    48|
|115   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_873                                       |    48|
|116   |          weight_buffer0_21_0_U                                                                     |load_compute_wraptde_446                                           |    48|
|117   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_872                                       |    48|
|118   |          weight_buffer0_21_1_U                                                                     |load_compute_wraptde_447                                           |    48|
|119   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_871                                       |    48|
|120   |          weight_buffer0_22_0_U                                                                     |load_compute_wraptde_448                                           |    48|
|121   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_870                                       |    48|
|122   |          weight_buffer0_22_1_U                                                                     |load_compute_wraptde_449                                           |    48|
|123   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_869                                       |    48|
|124   |          weight_buffer0_23_0_U                                                                     |load_compute_wraptde_450                                           |    48|
|125   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_868                                       |    48|
|126   |          weight_buffer0_23_1_U                                                                     |load_compute_wraptde_451                                           |    48|
|127   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_867                                       |    48|
|128   |          weight_buffer0_24_0_U                                                                     |load_compute_wraptde_452                                           |    48|
|129   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_866                                       |    48|
|130   |          weight_buffer0_24_1_U                                                                     |load_compute_wraptde_453                                           |    48|
|131   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_865                                       |    48|
|132   |          weight_buffer0_25_0_U                                                                     |load_compute_wraptde_454                                           |    48|
|133   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_864                                       |    48|
|134   |          weight_buffer0_25_1_U                                                                     |load_compute_wraptde_455                                           |    48|
|135   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_863                                       |    48|
|136   |          weight_buffer0_26_0_U                                                                     |load_compute_wraptde_456                                           |    48|
|137   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_862                                       |    48|
|138   |          weight_buffer0_26_1_U                                                                     |load_compute_wraptde_457                                           |    48|
|139   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_861                                       |    48|
|140   |          weight_buffer0_27_0_U                                                                     |load_compute_wraptde_458                                           |    48|
|141   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_860                                       |    48|
|142   |          weight_buffer0_27_1_U                                                                     |load_compute_wraptde_459                                           |    48|
|143   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_859                                       |    48|
|144   |          weight_buffer0_28_0_U                                                                     |load_compute_wraptde_460                                           |    49|
|145   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_858                                       |    49|
|146   |          weight_buffer0_28_1_U                                                                     |load_compute_wraptde_461                                           |    48|
|147   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_857                                       |    48|
|148   |          weight_buffer0_29_0_U                                                                     |load_compute_wraptde_462                                           |    48|
|149   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_856                                       |    48|
|150   |          weight_buffer0_29_1_U                                                                     |load_compute_wraptde_463                                           |    48|
|151   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_855                                       |    48|
|152   |          weight_buffer0_2_0_U                                                                      |load_compute_wraptde_464                                           |    48|
|153   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_854                                       |    48|
|154   |          weight_buffer0_2_1_U                                                                      |load_compute_wraptde_465                                           |    48|
|155   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_853                                       |    48|
|156   |          weight_buffer0_30_0_U                                                                     |load_compute_wraptde_466                                           |    48|
|157   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_852                                       |    48|
|158   |          weight_buffer0_30_1_U                                                                     |load_compute_wraptde_467                                           |    48|
|159   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_851                                       |    48|
|160   |          weight_buffer0_31_0_U                                                                     |load_compute_wraptde_468                                           |    48|
|161   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_850                                       |    48|
|162   |          weight_buffer0_31_1_U                                                                     |load_compute_wraptde_469                                           |    48|
|163   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_849                                       |    48|
|164   |          weight_buffer0_32_0_U                                                                     |load_compute_wraptde_470                                           |    49|
|165   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_848                                       |    49|
|166   |          weight_buffer0_32_1_U                                                                     |load_compute_wraptde_471                                           |    48|
|167   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_847                                       |    48|
|168   |          weight_buffer0_33_0_U                                                                     |load_compute_wraptde_472                                           |    48|
|169   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_846                                       |    48|
|170   |          weight_buffer0_33_1_U                                                                     |load_compute_wraptde_473                                           |    48|
|171   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_845                                       |    48|
|172   |          weight_buffer0_34_0_U                                                                     |load_compute_wraptde_474                                           |    48|
|173   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_844                                       |    48|
|174   |          weight_buffer0_34_1_U                                                                     |load_compute_wraptde_475                                           |    48|
|175   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_843                                       |    48|
|176   |          weight_buffer0_35_0_U                                                                     |load_compute_wraptde_476                                           |    48|
|177   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_842                                       |    48|
|178   |          weight_buffer0_35_1_U                                                                     |load_compute_wraptde_477                                           |    48|
|179   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_841                                       |    48|
|180   |          weight_buffer0_36_0_U                                                                     |load_compute_wraptde_478                                           |    48|
|181   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_840                                       |    48|
|182   |          weight_buffer0_36_1_U                                                                     |load_compute_wraptde_479                                           |    48|
|183   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_839                                       |    48|
|184   |          weight_buffer0_37_0_U                                                                     |load_compute_wraptde_480                                           |    48|
|185   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_838                                       |    48|
|186   |          weight_buffer0_37_1_U                                                                     |load_compute_wraptde_481                                           |    48|
|187   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_837                                       |    48|
|188   |          weight_buffer0_38_0_U                                                                     |load_compute_wraptde_482                                           |    48|
|189   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_836                                       |    48|
|190   |          weight_buffer0_38_1_U                                                                     |load_compute_wraptde_483                                           |    48|
|191   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_835                                       |    48|
|192   |          weight_buffer0_39_0_U                                                                     |load_compute_wraptde_484                                           |    48|
|193   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_834                                       |    48|
|194   |          weight_buffer0_39_1_U                                                                     |load_compute_wraptde_485                                           |    48|
|195   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_833                                       |    48|
|196   |          weight_buffer0_3_0_U                                                                      |load_compute_wraptde_486                                           |    48|
|197   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_832                                       |    48|
|198   |          weight_buffer0_3_1_U                                                                      |load_compute_wraptde_487                                           |    48|
|199   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_831                                       |    48|
|200   |          weight_buffer0_40_0_U                                                                     |load_compute_wraptde_488                                           |    48|
|201   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_830                                       |    48|
|202   |          weight_buffer0_40_1_U                                                                     |load_compute_wraptde_489                                           |    48|
|203   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_829                                       |    48|
|204   |          weight_buffer0_41_0_U                                                                     |load_compute_wraptde_490                                           |    48|
|205   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_828                                       |    48|
|206   |          weight_buffer0_41_1_U                                                                     |load_compute_wraptde_491                                           |    48|
|207   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_827                                       |    48|
|208   |          weight_buffer0_42_0_U                                                                     |load_compute_wraptde_492                                           |    48|
|209   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_826                                       |    48|
|210   |          weight_buffer0_42_1_U                                                                     |load_compute_wraptde_493                                           |    48|
|211   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_825                                       |    48|
|212   |          weight_buffer0_43_0_U                                                                     |load_compute_wraptde_494                                           |    48|
|213   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_824                                       |    48|
|214   |          weight_buffer0_43_1_U                                                                     |load_compute_wraptde_495                                           |    48|
|215   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_823                                       |    48|
|216   |          weight_buffer0_44_0_U                                                                     |load_compute_wraptde_496                                           |    48|
|217   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_822                                       |    48|
|218   |          weight_buffer0_44_1_U                                                                     |load_compute_wraptde_497                                           |    48|
|219   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_821                                       |    48|
|220   |          weight_buffer0_45_0_U                                                                     |load_compute_wraptde_498                                           |    48|
|221   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_820                                       |    48|
|222   |          weight_buffer0_45_1_U                                                                     |load_compute_wraptde_499                                           |    48|
|223   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_819                                       |    48|
|224   |          weight_buffer0_46_0_U                                                                     |load_compute_wraptde_500                                           |    48|
|225   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_818                                       |    48|
|226   |          weight_buffer0_46_1_U                                                                     |load_compute_wraptde_501                                           |    48|
|227   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_817                                       |    48|
|228   |          weight_buffer0_47_0_U                                                                     |load_compute_wraptde_502                                           |    48|
|229   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_816                                       |    48|
|230   |          weight_buffer0_47_1_U                                                                     |load_compute_wraptde_503                                           |    48|
|231   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_815                                       |    48|
|232   |          weight_buffer0_48_0_U                                                                     |load_compute_wraptde_504                                           |    48|
|233   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_814                                       |    48|
|234   |          weight_buffer0_48_1_U                                                                     |load_compute_wraptde_505                                           |    48|
|235   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_813                                       |    48|
|236   |          weight_buffer0_49_0_U                                                                     |load_compute_wraptde_506                                           |    48|
|237   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_812                                       |    48|
|238   |          weight_buffer0_49_1_U                                                                     |load_compute_wraptde_507                                           |    48|
|239   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_811                                       |    48|
|240   |          weight_buffer0_4_0_U                                                                      |load_compute_wraptde_508                                           |    48|
|241   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_810                                       |    48|
|242   |          weight_buffer0_4_1_U                                                                      |load_compute_wraptde_509                                           |    48|
|243   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_809                                       |    48|
|244   |          weight_buffer0_50_0_U                                                                     |load_compute_wraptde_510                                           |    48|
|245   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_808                                       |    48|
|246   |          weight_buffer0_50_1_U                                                                     |load_compute_wraptde_511                                           |    48|
|247   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_807                                       |    48|
|248   |          weight_buffer0_51_0_U                                                                     |load_compute_wraptde_512                                           |    48|
|249   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_806                                       |    48|
|250   |          weight_buffer0_51_1_U                                                                     |load_compute_wraptde_513                                           |    48|
|251   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_805                                       |    48|
|252   |          weight_buffer0_52_0_U                                                                     |load_compute_wraptde_514                                           |    48|
|253   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_804                                       |    48|
|254   |          weight_buffer0_52_1_U                                                                     |load_compute_wraptde_515                                           |    48|
|255   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_803                                       |    48|
|256   |          weight_buffer0_53_0_U                                                                     |load_compute_wraptde_516                                           |    48|
|257   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_802                                       |    48|
|258   |          weight_buffer0_53_1_U                                                                     |load_compute_wraptde_517                                           |    48|
|259   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_801                                       |    48|
|260   |          weight_buffer0_54_0_U                                                                     |load_compute_wraptde_518                                           |    48|
|261   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_800                                       |    48|
|262   |          weight_buffer0_54_1_U                                                                     |load_compute_wraptde_519                                           |    48|
|263   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_799                                       |    48|
|264   |          weight_buffer0_55_0_U                                                                     |load_compute_wraptde_520                                           |    48|
|265   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_798                                       |    48|
|266   |          weight_buffer0_55_1_U                                                                     |load_compute_wraptde_521                                           |    48|
|267   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_797                                       |    48|
|268   |          weight_buffer0_56_0_U                                                                     |load_compute_wraptde_522                                           |    48|
|269   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_796                                       |    48|
|270   |          weight_buffer0_56_1_U                                                                     |load_compute_wraptde_523                                           |    48|
|271   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_795                                       |    48|
|272   |          weight_buffer0_57_0_U                                                                     |load_compute_wraptde_524                                           |    48|
|273   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_794                                       |    48|
|274   |          weight_buffer0_57_1_U                                                                     |load_compute_wraptde_525                                           |    48|
|275   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_793                                       |    48|
|276   |          weight_buffer0_58_0_U                                                                     |load_compute_wraptde_526                                           |    48|
|277   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_792                                       |    48|
|278   |          weight_buffer0_58_1_U                                                                     |load_compute_wraptde_527                                           |    48|
|279   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_791                                       |    48|
|280   |          weight_buffer0_59_0_U                                                                     |load_compute_wraptde_528                                           |    48|
|281   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_790                                       |    48|
|282   |          weight_buffer0_59_1_U                                                                     |load_compute_wraptde_529                                           |    48|
|283   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_789                                       |    48|
|284   |          weight_buffer0_5_0_U                                                                      |load_compute_wraptde_530                                           |    48|
|285   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_788                                       |    48|
|286   |          weight_buffer0_5_1_U                                                                      |load_compute_wraptde_531                                           |    48|
|287   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_787                                       |    48|
|288   |          weight_buffer0_6_0_U                                                                      |load_compute_wraptde_532                                           |    48|
|289   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_786                                       |    48|
|290   |          weight_buffer0_6_1_U                                                                      |load_compute_wraptde_533                                           |    48|
|291   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_785                                       |    48|
|292   |          weight_buffer0_7_0_U                                                                      |load_compute_wraptde_534                                           |    48|
|293   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_784                                       |    48|
|294   |          weight_buffer0_7_1_U                                                                      |load_compute_wraptde_535                                           |    48|
|295   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_783                                       |    48|
|296   |          weight_buffer0_8_0_U                                                                      |load_compute_wraptde_536                                           |    48|
|297   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_782                                       |    48|
|298   |          weight_buffer0_8_1_U                                                                      |load_compute_wraptde_537                                           |    48|
|299   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_781                                       |    48|
|300   |          weight_buffer0_9_0_U                                                                      |load_compute_wraptde_538                                           |    48|
|301   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_780                                       |    48|
|302   |          weight_buffer0_9_1_U                                                                      |load_compute_wraptde_539                                           |    48|
|303   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_779                                       |    48|
|304   |          weight_buffer1_0_0_U                                                                      |load_compute_wraptde_540                                           |    33|
|305   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_778                                       |    33|
|306   |          weight_buffer1_0_1_U                                                                      |load_compute_wraptde_541                                           |    32|
|307   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_777                                       |    32|
|308   |          weight_buffer1_10_0_U                                                                     |load_compute_wraptde_542                                           |    32|
|309   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_776                                       |    32|
|310   |          weight_buffer1_10_1_U                                                                     |load_compute_wraptde_543                                           |    32|
|311   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_775                                       |    32|
|312   |          weight_buffer1_11_0_U                                                                     |load_compute_wraptde_544                                           |    32|
|313   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_774                                       |    32|
|314   |          weight_buffer1_11_1_U                                                                     |load_compute_wraptde_545                                           |    32|
|315   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_773                                       |    32|
|316   |          weight_buffer1_12_0_U                                                                     |load_compute_wraptde_546                                           |    32|
|317   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_772                                       |    32|
|318   |          weight_buffer1_12_1_U                                                                     |load_compute_wraptde_547                                           |    32|
|319   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_771                                       |    32|
|320   |          weight_buffer1_13_0_U                                                                     |load_compute_wraptde_548                                           |    32|
|321   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_770                                       |    32|
|322   |          weight_buffer1_13_1_U                                                                     |load_compute_wraptde_549                                           |    32|
|323   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_769                                       |    32|
|324   |          weight_buffer1_14_0_U                                                                     |load_compute_wraptde_550                                           |    32|
|325   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_768                                       |    32|
|326   |          weight_buffer1_14_1_U                                                                     |load_compute_wraptde_551                                           |    32|
|327   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_767                                       |    32|
|328   |          weight_buffer1_15_0_U                                                                     |load_compute_wraptde_552                                           |    32|
|329   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_766                                       |    32|
|330   |          weight_buffer1_15_1_U                                                                     |load_compute_wraptde_553                                           |    32|
|331   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_765                                       |    32|
|332   |          weight_buffer1_16_0_U                                                                     |load_compute_wraptde_554                                           |    32|
|333   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_764                                       |    32|
|334   |          weight_buffer1_16_1_U                                                                     |load_compute_wraptde_555                                           |    32|
|335   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_763                                       |    32|
|336   |          weight_buffer1_17_0_U                                                                     |load_compute_wraptde_556                                           |    32|
|337   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_762                                       |    32|
|338   |          weight_buffer1_17_1_U                                                                     |load_compute_wraptde_557                                           |    32|
|339   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_761                                       |    32|
|340   |          weight_buffer1_18_0_U                                                                     |load_compute_wraptde_558                                           |    32|
|341   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_760                                       |    32|
|342   |          weight_buffer1_18_1_U                                                                     |load_compute_wraptde_559                                           |    32|
|343   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_759                                       |    32|
|344   |          weight_buffer1_19_0_U                                                                     |load_compute_wraptde_560                                           |    32|
|345   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_758                                       |    32|
|346   |          weight_buffer1_19_1_U                                                                     |load_compute_wraptde_561                                           |    32|
|347   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_757                                       |    32|
|348   |          weight_buffer1_1_0_U                                                                      |load_compute_wraptde_562                                           |    32|
|349   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_756                                       |    32|
|350   |          weight_buffer1_1_1_U                                                                      |load_compute_wraptde_563                                           |    32|
|351   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_755                                       |    32|
|352   |          weight_buffer1_20_0_U                                                                     |load_compute_wraptde_564                                           |    32|
|353   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_754                                       |    32|
|354   |          weight_buffer1_20_1_U                                                                     |load_compute_wraptde_565                                           |    32|
|355   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_753                                       |    32|
|356   |          weight_buffer1_21_0_U                                                                     |load_compute_wraptde_566                                           |    32|
|357   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_752                                       |    32|
|358   |          weight_buffer1_21_1_U                                                                     |load_compute_wraptde_567                                           |    32|
|359   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_751                                       |    32|
|360   |          weight_buffer1_22_0_U                                                                     |load_compute_wraptde_568                                           |    32|
|361   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_750                                       |    32|
|362   |          weight_buffer1_22_1_U                                                                     |load_compute_wraptde_569                                           |    32|
|363   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_749                                       |    32|
|364   |          weight_buffer1_23_0_U                                                                     |load_compute_wraptde_570                                           |    32|
|365   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_748                                       |    32|
|366   |          weight_buffer1_23_1_U                                                                     |load_compute_wraptde_571                                           |    32|
|367   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_747                                       |    32|
|368   |          weight_buffer1_24_0_U                                                                     |load_compute_wraptde_572                                           |    32|
|369   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_746                                       |    32|
|370   |          weight_buffer1_24_1_U                                                                     |load_compute_wraptde_573                                           |    32|
|371   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_745                                       |    32|
|372   |          weight_buffer1_25_0_U                                                                     |load_compute_wraptde_574                                           |    32|
|373   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_744                                       |    32|
|374   |          weight_buffer1_25_1_U                                                                     |load_compute_wraptde_575                                           |    32|
|375   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_743                                       |    32|
|376   |          weight_buffer1_26_0_U                                                                     |load_compute_wraptde_576                                           |    32|
|377   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_742                                       |    32|
|378   |          weight_buffer1_26_1_U                                                                     |load_compute_wraptde_577                                           |    32|
|379   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_741                                       |    32|
|380   |          weight_buffer1_27_0_U                                                                     |load_compute_wraptde_578                                           |    32|
|381   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_740                                       |    32|
|382   |          weight_buffer1_27_1_U                                                                     |load_compute_wraptde_579                                           |    32|
|383   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_739                                       |    32|
|384   |          weight_buffer1_28_0_U                                                                     |load_compute_wraptde_580                                           |    32|
|385   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_738                                       |    32|
|386   |          weight_buffer1_28_1_U                                                                     |load_compute_wraptde_581                                           |    32|
|387   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_737                                       |    32|
|388   |          weight_buffer1_29_0_U                                                                     |load_compute_wraptde_582                                           |    32|
|389   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_736                                       |    32|
|390   |          weight_buffer1_29_1_U                                                                     |load_compute_wraptde_583                                           |    32|
|391   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_735                                       |    32|
|392   |          weight_buffer1_2_0_U                                                                      |load_compute_wraptde_584                                           |    32|
|393   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_734                                       |    32|
|394   |          weight_buffer1_2_1_U                                                                      |load_compute_wraptde_585                                           |    32|
|395   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_733                                       |    32|
|396   |          weight_buffer1_30_0_U                                                                     |load_compute_wraptde_586                                           |    32|
|397   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_732                                       |    32|
|398   |          weight_buffer1_30_1_U                                                                     |load_compute_wraptde_587                                           |    32|
|399   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_731                                       |    32|
|400   |          weight_buffer1_31_0_U                                                                     |load_compute_wraptde_588                                           |    32|
|401   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_730                                       |    32|
|402   |          weight_buffer1_31_1_U                                                                     |load_compute_wraptde_589                                           |    32|
|403   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_729                                       |    32|
|404   |          weight_buffer1_32_0_U                                                                     |load_compute_wraptde_590                                           |    32|
|405   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_728                                       |    32|
|406   |          weight_buffer1_32_1_U                                                                     |load_compute_wraptde_591                                           |    32|
|407   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_727                                       |    32|
|408   |          weight_buffer1_33_0_U                                                                     |load_compute_wraptde_592                                           |    32|
|409   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_726                                       |    32|
|410   |          weight_buffer1_33_1_U                                                                     |load_compute_wraptde_593                                           |    32|
|411   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_725                                       |    32|
|412   |          weight_buffer1_34_0_U                                                                     |load_compute_wraptde_594                                           |    32|
|413   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_724                                       |    32|
|414   |          weight_buffer1_34_1_U                                                                     |load_compute_wraptde_595                                           |    32|
|415   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_723                                       |    32|
|416   |          weight_buffer1_35_0_U                                                                     |load_compute_wraptde_596                                           |    32|
|417   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_722                                       |    32|
|418   |          weight_buffer1_35_1_U                                                                     |load_compute_wraptde_597                                           |    32|
|419   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_721                                       |    32|
|420   |          weight_buffer1_36_0_U                                                                     |load_compute_wraptde_598                                           |    32|
|421   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_720                                       |    32|
|422   |          weight_buffer1_36_1_U                                                                     |load_compute_wraptde_599                                           |    32|
|423   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_719                                       |    32|
|424   |          weight_buffer1_37_0_U                                                                     |load_compute_wraptde_600                                           |    32|
|425   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_718                                       |    32|
|426   |          weight_buffer1_37_1_U                                                                     |load_compute_wraptde_601                                           |    32|
|427   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_717                                       |    32|
|428   |          weight_buffer1_38_0_U                                                                     |load_compute_wraptde_602                                           |    32|
|429   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_716                                       |    32|
|430   |          weight_buffer1_38_1_U                                                                     |load_compute_wraptde_603                                           |    32|
|431   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_715                                       |    32|
|432   |          weight_buffer1_39_0_U                                                                     |load_compute_wraptde_604                                           |    32|
|433   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_714                                       |    32|
|434   |          weight_buffer1_39_1_U                                                                     |load_compute_wraptde_605                                           |    32|
|435   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_713                                       |    32|
|436   |          weight_buffer1_3_0_U                                                                      |load_compute_wraptde_606                                           |    32|
|437   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_712                                       |    32|
|438   |          weight_buffer1_3_1_U                                                                      |load_compute_wraptde_607                                           |    32|
|439   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_711                                       |    32|
|440   |          weight_buffer1_40_0_U                                                                     |load_compute_wraptde_608                                           |    32|
|441   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_710                                       |    32|
|442   |          weight_buffer1_40_1_U                                                                     |load_compute_wraptde_609                                           |    32|
|443   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_709                                       |    32|
|444   |          weight_buffer1_41_0_U                                                                     |load_compute_wraptde_610                                           |    32|
|445   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_708                                       |    32|
|446   |          weight_buffer1_41_1_U                                                                     |load_compute_wraptde_611                                           |    32|
|447   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_707                                       |    32|
|448   |          weight_buffer1_42_0_U                                                                     |load_compute_wraptde_612                                           |    32|
|449   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_706                                       |    32|
|450   |          weight_buffer1_42_1_U                                                                     |load_compute_wraptde_613                                           |    32|
|451   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_705                                       |    32|
|452   |          weight_buffer1_43_0_U                                                                     |load_compute_wraptde_614                                           |    32|
|453   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_704                                       |    32|
|454   |          weight_buffer1_43_1_U                                                                     |load_compute_wraptde_615                                           |    32|
|455   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_703                                       |    32|
|456   |          weight_buffer1_44_0_U                                                                     |load_compute_wraptde_616                                           |    32|
|457   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_702                                       |    32|
|458   |          weight_buffer1_44_1_U                                                                     |load_compute_wraptde_617                                           |    32|
|459   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_701                                       |    32|
|460   |          weight_buffer1_45_0_U                                                                     |load_compute_wraptde_618                                           |    32|
|461   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_700                                       |    32|
|462   |          weight_buffer1_45_1_U                                                                     |load_compute_wraptde_619                                           |    32|
|463   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_699                                       |    32|
|464   |          weight_buffer1_46_0_U                                                                     |load_compute_wraptde_620                                           |    32|
|465   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_698                                       |    32|
|466   |          weight_buffer1_46_1_U                                                                     |load_compute_wraptde_621                                           |    32|
|467   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_697                                       |    32|
|468   |          weight_buffer1_47_0_U                                                                     |load_compute_wraptde_622                                           |    32|
|469   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_696                                       |    32|
|470   |          weight_buffer1_47_1_U                                                                     |load_compute_wraptde_623                                           |    32|
|471   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_695                                       |    32|
|472   |          weight_buffer1_48_0_U                                                                     |load_compute_wraptde_624                                           |    32|
|473   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_694                                       |    32|
|474   |          weight_buffer1_48_1_U                                                                     |load_compute_wraptde_625                                           |    32|
|475   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_693                                       |    32|
|476   |          weight_buffer1_49_0_U                                                                     |load_compute_wraptde_626                                           |    32|
|477   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_692                                       |    32|
|478   |          weight_buffer1_49_1_U                                                                     |load_compute_wraptde_627                                           |    32|
|479   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_691                                       |    32|
|480   |          weight_buffer1_4_0_U                                                                      |load_compute_wraptde_628                                           |    32|
|481   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_690                                       |    32|
|482   |          weight_buffer1_4_1_U                                                                      |load_compute_wraptde_629                                           |    32|
|483   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_689                                       |    32|
|484   |          weight_buffer1_50_0_U                                                                     |load_compute_wraptde_630                                           |    32|
|485   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_688                                       |    32|
|486   |          weight_buffer1_50_1_U                                                                     |load_compute_wraptde_631                                           |    32|
|487   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_687                                       |    32|
|488   |          weight_buffer1_51_0_U                                                                     |load_compute_wraptde_632                                           |    32|
|489   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_686                                       |    32|
|490   |          weight_buffer1_51_1_U                                                                     |load_compute_wraptde_633                                           |    32|
|491   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_685                                       |    32|
|492   |          weight_buffer1_52_0_U                                                                     |load_compute_wraptde_634                                           |    33|
|493   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_684                                       |    33|
|494   |          weight_buffer1_52_1_U                                                                     |load_compute_wraptde_635                                           |    32|
|495   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_683                                       |    32|
|496   |          weight_buffer1_53_0_U                                                                     |load_compute_wraptde_636                                           |    32|
|497   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_682                                       |    32|
|498   |          weight_buffer1_53_1_U                                                                     |load_compute_wraptde_637                                           |    32|
|499   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_681                                       |    32|
|500   |          weight_buffer1_54_0_U                                                                     |load_compute_wraptde_638                                           |    32|
|501   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_680                                       |    32|
|502   |          weight_buffer1_54_1_U                                                                     |load_compute_wraptde_639                                           |    32|
|503   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_679                                       |    32|
|504   |          weight_buffer1_55_0_U                                                                     |load_compute_wraptde_640                                           |    32|
|505   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_678                                       |    32|
|506   |          weight_buffer1_55_1_U                                                                     |load_compute_wraptde_641                                           |    32|
|507   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_677                                       |    32|
|508   |          weight_buffer1_56_0_U                                                                     |load_compute_wraptde_642                                           |    32|
|509   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_676                                       |    32|
|510   |          weight_buffer1_56_1_U                                                                     |load_compute_wraptde_643                                           |    32|
|511   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_675                                       |    32|
|512   |          weight_buffer1_57_0_U                                                                     |load_compute_wraptde_644                                           |    32|
|513   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_674                                       |    32|
|514   |          weight_buffer1_57_1_U                                                                     |load_compute_wraptde_645                                           |    32|
|515   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_673                                       |    32|
|516   |          weight_buffer1_58_0_U                                                                     |load_compute_wraptde_646                                           |    32|
|517   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_672                                       |    32|
|518   |          weight_buffer1_58_1_U                                                                     |load_compute_wraptde_647                                           |    32|
|519   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_671                                       |    32|
|520   |          weight_buffer1_59_0_U                                                                     |load_compute_wraptde_648                                           |    32|
|521   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_670                                       |    32|
|522   |          weight_buffer1_59_1_U                                                                     |load_compute_wraptde_649                                           |    32|
|523   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_669                                       |    32|
|524   |          weight_buffer1_5_0_U                                                                      |load_compute_wraptde_650                                           |    32|
|525   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_668                                       |    32|
|526   |          weight_buffer1_5_1_U                                                                      |load_compute_wraptde_651                                           |    32|
|527   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_667                                       |    32|
|528   |          weight_buffer1_6_0_U                                                                      |load_compute_wraptde_652                                           |    32|
|529   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_666                                       |    32|
|530   |          weight_buffer1_6_1_U                                                                      |load_compute_wraptde_653                                           |    32|
|531   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_665                                       |    32|
|532   |          weight_buffer1_7_0_U                                                                      |load_compute_wraptde_654                                           |    32|
|533   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_664                                       |    32|
|534   |          weight_buffer1_7_1_U                                                                      |load_compute_wraptde_655                                           |    32|
|535   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_663                                       |    32|
|536   |          weight_buffer1_8_0_U                                                                      |load_compute_wraptde_656                                           |    32|
|537   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_662                                       |    32|
|538   |          weight_buffer1_8_1_U                                                                      |load_compute_wraptde_657                                           |    32|
|539   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_661                                       |    32|
|540   |          weight_buffer1_9_0_U                                                                      |load_compute_wraptde_658                                           |    32|
|541   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram_660                                       |    32|
|542   |          weight_buffer1_9_1_U                                                                      |load_compute_wraptde_659                                           |    32|
|543   |            load_compute_wraptde_ram_U                                                              |load_compute_wraptde_ram                                           |    32|
|544   |        grp_write_back_output_re_fu_2059                                                            |write_back_output_re                                               |  2388|
|545   |          grp_nonlinear_leaky_row_fu_358                                                            |nonlinear_leaky_row                                                |  1529|
|546   |          grp_ofm_mmcpy_row_fu_496                                                                  |ofm_mmcpy_row                                                      |   300|
|547   |          local_buf0_U                                                                              |write_back_outputepQ                                               |    64|
|548   |            write_back_outputepQ_ram_U                                                              |write_back_outputepQ_ram_417                                       |    64|
|549   |          local_buf1_U                                                                              |write_back_outputepQ_416                                           |    96|
|550   |            write_back_outputepQ_ram_U                                                              |write_back_outputepQ_ram                                           |    96|
|551   |        ofm_buffer0_0_U                                                                             |FPGA_Acc_ofm_buffetR                                               |     1|
|552   |          FPGA_Acc_ofm_buffetR_ram_U                                                                |FPGA_Acc_ofm_buffetR_ram_415                                       |     1|
|553   |        ofm_buffer0_10_U                                                                            |FPGA_Acc_ofm_buffevR                                               |     1|
|554   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_414                                       |     1|
|555   |        ofm_buffer0_11_U                                                                            |FPGA_Acc_ofm_buffevR_180                                           |     1|
|556   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_413                                       |     1|
|557   |        ofm_buffer0_12_U                                                                            |FPGA_Acc_ofm_buffevR_181                                           |     1|
|558   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_412                                       |     1|
|559   |        ofm_buffer0_13_U                                                                            |FPGA_Acc_ofm_buffevR_182                                           |     1|
|560   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_411                                       |     1|
|561   |        ofm_buffer0_14_U                                                                            |FPGA_Acc_ofm_buffevR_183                                           |     1|
|562   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_410                                       |     1|
|563   |        ofm_buffer0_15_U                                                                            |FPGA_Acc_ofm_buffevR_184                                           |     1|
|564   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_409                                       |     1|
|565   |        ofm_buffer0_16_U                                                                            |FPGA_Acc_ofm_buffevR_185                                           |     1|
|566   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_408                                       |     1|
|567   |        ofm_buffer0_17_U                                                                            |FPGA_Acc_ofm_buffevR_186                                           |     1|
|568   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_407                                       |     1|
|569   |        ofm_buffer0_18_U                                                                            |FPGA_Acc_ofm_buffevR_187                                           |     1|
|570   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_406                                       |     1|
|571   |        ofm_buffer0_19_U                                                                            |FPGA_Acc_ofm_buffevR_188                                           |     1|
|572   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_405                                       |     1|
|573   |        ofm_buffer0_1_U                                                                             |FPGA_Acc_ofm_buffetR_189                                           |     1|
|574   |          FPGA_Acc_ofm_buffetR_ram_U                                                                |FPGA_Acc_ofm_buffetR_ram_404                                       |     1|
|575   |        ofm_buffer0_20_U                                                                            |FPGA_Acc_ofm_buffevR_190                                           |     1|
|576   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_403                                       |     1|
|577   |        ofm_buffer0_21_U                                                                            |FPGA_Acc_ofm_buffevR_191                                           |     1|
|578   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_402                                       |     1|
|579   |        ofm_buffer0_22_U                                                                            |FPGA_Acc_ofm_buffevR_192                                           |     1|
|580   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_401                                       |     1|
|581   |        ofm_buffer0_23_U                                                                            |FPGA_Acc_ofm_buffevR_193                                           |     1|
|582   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_400                                       |     1|
|583   |        ofm_buffer0_24_U                                                                            |FPGA_Acc_ofm_buffevR_194                                           |     1|
|584   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_399                                       |     1|
|585   |        ofm_buffer0_25_U                                                                            |FPGA_Acc_ofm_buffevR_195                                           |     1|
|586   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_398                                       |     1|
|587   |        ofm_buffer0_26_U                                                                            |FPGA_Acc_ofm_buffevR_196                                           |     1|
|588   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_397                                       |     1|
|589   |        ofm_buffer0_27_U                                                                            |FPGA_Acc_ofm_buffevR_197                                           |     1|
|590   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_396                                       |     1|
|591   |        ofm_buffer0_28_U                                                                            |FPGA_Acc_ofm_buffevR_198                                           |     1|
|592   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_395                                       |     1|
|593   |        ofm_buffer0_29_U                                                                            |FPGA_Acc_ofm_buffevR_199                                           |     1|
|594   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_394                                       |     1|
|595   |        ofm_buffer0_2_U                                                                             |FPGA_Acc_ofm_buffevR_200                                           |     1|
|596   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_393                                       |     1|
|597   |        ofm_buffer0_30_U                                                                            |FPGA_Acc_ofm_buffevR_201                                           |     1|
|598   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_392                                       |     1|
|599   |        ofm_buffer0_31_U                                                                            |FPGA_Acc_ofm_buffevR_202                                           |     1|
|600   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_391                                       |     1|
|601   |        ofm_buffer0_32_U                                                                            |FPGA_Acc_ofm_buffevR_203                                           |     1|
|602   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_390                                       |     1|
|603   |        ofm_buffer0_33_U                                                                            |FPGA_Acc_ofm_buffevR_204                                           |     1|
|604   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_389                                       |     1|
|605   |        ofm_buffer0_34_U                                                                            |FPGA_Acc_ofm_buffevR_205                                           |     1|
|606   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_388                                       |     1|
|607   |        ofm_buffer0_35_U                                                                            |FPGA_Acc_ofm_buffevR_206                                           |     1|
|608   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_387                                       |     1|
|609   |        ofm_buffer0_36_U                                                                            |FPGA_Acc_ofm_buffevR_207                                           |     1|
|610   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_386                                       |     1|
|611   |        ofm_buffer0_37_U                                                                            |FPGA_Acc_ofm_buffevR_208                                           |     1|
|612   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_385                                       |     1|
|613   |        ofm_buffer0_38_U                                                                            |FPGA_Acc_ofm_buffevR_209                                           |     1|
|614   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_384                                       |     1|
|615   |        ofm_buffer0_39_U                                                                            |FPGA_Acc_ofm_buffevR_210                                           |     1|
|616   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_383                                       |     1|
|617   |        ofm_buffer0_3_U                                                                             |FPGA_Acc_ofm_buffevR_211                                           |     1|
|618   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_382                                       |     1|
|619   |        ofm_buffer0_40_U                                                                            |FPGA_Acc_ofm_buffevR_212                                           |     1|
|620   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_381                                       |     1|
|621   |        ofm_buffer0_41_U                                                                            |FPGA_Acc_ofm_buffevR_213                                           |     1|
|622   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_380                                       |     1|
|623   |        ofm_buffer0_42_U                                                                            |FPGA_Acc_ofm_buffevR_214                                           |     1|
|624   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_379                                       |     1|
|625   |        ofm_buffer0_43_U                                                                            |FPGA_Acc_ofm_buffevR_215                                           |     1|
|626   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_378                                       |     1|
|627   |        ofm_buffer0_44_U                                                                            |FPGA_Acc_ofm_buffevR_216                                           |     1|
|628   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_377                                       |     1|
|629   |        ofm_buffer0_45_U                                                                            |FPGA_Acc_ofm_buffevR_217                                           |     1|
|630   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_376                                       |     1|
|631   |        ofm_buffer0_46_U                                                                            |FPGA_Acc_ofm_buffevR_218                                           |     1|
|632   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_375                                       |     1|
|633   |        ofm_buffer0_47_U                                                                            |FPGA_Acc_ofm_buffevR_219                                           |     1|
|634   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_374                                       |     1|
|635   |        ofm_buffer0_48_U                                                                            |FPGA_Acc_ofm_buffevR_220                                           |     1|
|636   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_373                                       |     1|
|637   |        ofm_buffer0_49_U                                                                            |FPGA_Acc_ofm_buffevR_221                                           |     1|
|638   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_372                                       |     1|
|639   |        ofm_buffer0_4_U                                                                             |FPGA_Acc_ofm_buffevR_222                                           |     1|
|640   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_371                                       |     1|
|641   |        ofm_buffer0_50_U                                                                            |FPGA_Acc_ofm_buffevR_223                                           |     1|
|642   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_370                                       |     1|
|643   |        ofm_buffer0_51_U                                                                            |FPGA_Acc_ofm_buffevR_224                                           |     1|
|644   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_369                                       |     1|
|645   |        ofm_buffer0_52_U                                                                            |FPGA_Acc_ofm_buffevR_225                                           |     1|
|646   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_368                                       |     1|
|647   |        ofm_buffer0_53_U                                                                            |FPGA_Acc_ofm_buffevR_226                                           |     1|
|648   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_367                                       |     1|
|649   |        ofm_buffer0_54_U                                                                            |FPGA_Acc_ofm_buffevR_227                                           |     1|
|650   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_366                                       |     1|
|651   |        ofm_buffer0_55_U                                                                            |FPGA_Acc_ofm_buffevR_228                                           |     1|
|652   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_365                                       |     1|
|653   |        ofm_buffer0_56_U                                                                            |FPGA_Acc_ofm_buffevR_229                                           |     1|
|654   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_364                                       |     1|
|655   |        ofm_buffer0_57_U                                                                            |FPGA_Acc_ofm_buffevR_230                                           |     1|
|656   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_363                                       |     1|
|657   |        ofm_buffer0_58_U                                                                            |FPGA_Acc_ofm_buffevR_231                                           |     1|
|658   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_362                                       |     1|
|659   |        ofm_buffer0_59_U                                                                            |FPGA_Acc_ofm_buffevR_232                                           |     1|
|660   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_361                                       |     1|
|661   |        ofm_buffer0_5_U                                                                             |FPGA_Acc_ofm_buffevR_233                                           |     1|
|662   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_360                                       |     1|
|663   |        ofm_buffer0_6_U                                                                             |FPGA_Acc_ofm_buffevR_234                                           |     1|
|664   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_359                                       |     1|
|665   |        ofm_buffer0_7_U                                                                             |FPGA_Acc_ofm_buffevR_235                                           |     1|
|666   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_358                                       |     1|
|667   |        ofm_buffer0_8_U                                                                             |FPGA_Acc_ofm_buffevR_236                                           |     1|
|668   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_357                                       |     1|
|669   |        ofm_buffer0_9_U                                                                             |FPGA_Acc_ofm_buffevR_237                                           |     1|
|670   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_356                                       |     1|
|671   |        ofm_buffer1_0_U                                                                             |FPGA_Acc_ofm_buffetR_238                                           |     1|
|672   |          FPGA_Acc_ofm_buffetR_ram_U                                                                |FPGA_Acc_ofm_buffetR_ram_355                                       |     1|
|673   |        ofm_buffer1_10_U                                                                            |FPGA_Acc_ofm_buffevR_239                                           |     1|
|674   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_354                                       |     1|
|675   |        ofm_buffer1_11_U                                                                            |FPGA_Acc_ofm_buffevR_240                                           |    33|
|676   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_353                                       |    33|
|677   |        ofm_buffer1_12_U                                                                            |FPGA_Acc_ofm_buffevR_241                                           |     1|
|678   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_352                                       |     1|
|679   |        ofm_buffer1_13_U                                                                            |FPGA_Acc_ofm_buffevR_242                                           |    33|
|680   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_351                                       |    33|
|681   |        ofm_buffer1_14_U                                                                            |FPGA_Acc_ofm_buffevR_243                                           |     1|
|682   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_350                                       |     1|
|683   |        ofm_buffer1_15_U                                                                            |FPGA_Acc_ofm_buffevR_244                                           |    33|
|684   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_349                                       |    33|
|685   |        ofm_buffer1_16_U                                                                            |FPGA_Acc_ofm_buffevR_245                                           |     1|
|686   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_348                                       |     1|
|687   |        ofm_buffer1_17_U                                                                            |FPGA_Acc_ofm_buffevR_246                                           |    33|
|688   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_347                                       |    33|
|689   |        ofm_buffer1_18_U                                                                            |FPGA_Acc_ofm_buffevR_247                                           |     1|
|690   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_346                                       |     1|
|691   |        ofm_buffer1_19_U                                                                            |FPGA_Acc_ofm_buffevR_248                                           |    33|
|692   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_345                                       |    33|
|693   |        ofm_buffer1_1_U                                                                             |FPGA_Acc_ofm_buffetR_249                                           |    33|
|694   |          FPGA_Acc_ofm_buffetR_ram_U                                                                |FPGA_Acc_ofm_buffetR_ram                                           |    33|
|695   |        ofm_buffer1_20_U                                                                            |FPGA_Acc_ofm_buffevR_250                                           |     1|
|696   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_344                                       |     1|
|697   |        ofm_buffer1_21_U                                                                            |FPGA_Acc_ofm_buffevR_251                                           |    33|
|698   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_343                                       |    33|
|699   |        ofm_buffer1_22_U                                                                            |FPGA_Acc_ofm_buffevR_252                                           |     1|
|700   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_342                                       |     1|
|701   |        ofm_buffer1_23_U                                                                            |FPGA_Acc_ofm_buffevR_253                                           |    33|
|702   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_341                                       |    33|
|703   |        ofm_buffer1_24_U                                                                            |FPGA_Acc_ofm_buffevR_254                                           |     1|
|704   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_340                                       |     1|
|705   |        ofm_buffer1_25_U                                                                            |FPGA_Acc_ofm_buffevR_255                                           |    33|
|706   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_339                                       |    33|
|707   |        ofm_buffer1_26_U                                                                            |FPGA_Acc_ofm_buffevR_256                                           |     1|
|708   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_338                                       |     1|
|709   |        ofm_buffer1_27_U                                                                            |FPGA_Acc_ofm_buffevR_257                                           |    33|
|710   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_337                                       |    33|
|711   |        ofm_buffer1_28_U                                                                            |FPGA_Acc_ofm_buffevR_258                                           |     1|
|712   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_336                                       |     1|
|713   |        ofm_buffer1_29_U                                                                            |FPGA_Acc_ofm_buffevR_259                                           |    33|
|714   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_335                                       |    33|
|715   |        ofm_buffer1_2_U                                                                             |FPGA_Acc_ofm_buffevR_260                                           |     1|
|716   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_334                                       |     1|
|717   |        ofm_buffer1_30_U                                                                            |FPGA_Acc_ofm_buffevR_261                                           |     1|
|718   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_333                                       |     1|
|719   |        ofm_buffer1_31_U                                                                            |FPGA_Acc_ofm_buffevR_262                                           |    33|
|720   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_332                                       |    33|
|721   |        ofm_buffer1_32_U                                                                            |FPGA_Acc_ofm_buffevR_263                                           |     1|
|722   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_331                                       |     1|
|723   |        ofm_buffer1_33_U                                                                            |FPGA_Acc_ofm_buffevR_264                                           |    33|
|724   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_330                                       |    33|
|725   |        ofm_buffer1_34_U                                                                            |FPGA_Acc_ofm_buffevR_265                                           |     1|
|726   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_329                                       |     1|
|727   |        ofm_buffer1_35_U                                                                            |FPGA_Acc_ofm_buffevR_266                                           |    33|
|728   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_328                                       |    33|
|729   |        ofm_buffer1_36_U                                                                            |FPGA_Acc_ofm_buffevR_267                                           |     1|
|730   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_327                                       |     1|
|731   |        ofm_buffer1_37_U                                                                            |FPGA_Acc_ofm_buffevR_268                                           |    33|
|732   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_326                                       |    33|
|733   |        ofm_buffer1_38_U                                                                            |FPGA_Acc_ofm_buffevR_269                                           |     1|
|734   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_325                                       |     1|
|735   |        ofm_buffer1_39_U                                                                            |FPGA_Acc_ofm_buffevR_270                                           |    33|
|736   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_324                                       |    33|
|737   |        ofm_buffer1_3_U                                                                             |FPGA_Acc_ofm_buffevR_271                                           |    33|
|738   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_323                                       |    33|
|739   |        ofm_buffer1_40_U                                                                            |FPGA_Acc_ofm_buffevR_272                                           |     1|
|740   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_322                                       |     1|
|741   |        ofm_buffer1_41_U                                                                            |FPGA_Acc_ofm_buffevR_273                                           |    33|
|742   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_321                                       |    33|
|743   |        ofm_buffer1_42_U                                                                            |FPGA_Acc_ofm_buffevR_274                                           |     1|
|744   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_320                                       |     1|
|745   |        ofm_buffer1_43_U                                                                            |FPGA_Acc_ofm_buffevR_275                                           |    33|
|746   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_319                                       |    33|
|747   |        ofm_buffer1_44_U                                                                            |FPGA_Acc_ofm_buffevR_276                                           |     1|
|748   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_318                                       |     1|
|749   |        ofm_buffer1_45_U                                                                            |FPGA_Acc_ofm_buffevR_277                                           |    33|
|750   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_317                                       |    33|
|751   |        ofm_buffer1_46_U                                                                            |FPGA_Acc_ofm_buffevR_278                                           |     1|
|752   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_316                                       |     1|
|753   |        ofm_buffer1_47_U                                                                            |FPGA_Acc_ofm_buffevR_279                                           |    33|
|754   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_315                                       |    33|
|755   |        ofm_buffer1_48_U                                                                            |FPGA_Acc_ofm_buffevR_280                                           |     1|
|756   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_314                                       |     1|
|757   |        ofm_buffer1_49_U                                                                            |FPGA_Acc_ofm_buffevR_281                                           |    33|
|758   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_313                                       |    33|
|759   |        ofm_buffer1_4_U                                                                             |FPGA_Acc_ofm_buffevR_282                                           |     1|
|760   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_312                                       |     1|
|761   |        ofm_buffer1_50_U                                                                            |FPGA_Acc_ofm_buffevR_283                                           |     1|
|762   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_311                                       |     1|
|763   |        ofm_buffer1_51_U                                                                            |FPGA_Acc_ofm_buffevR_284                                           |    33|
|764   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_310                                       |    33|
|765   |        ofm_buffer1_52_U                                                                            |FPGA_Acc_ofm_buffevR_285                                           |     1|
|766   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_309                                       |     1|
|767   |        ofm_buffer1_53_U                                                                            |FPGA_Acc_ofm_buffevR_286                                           |    33|
|768   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_308                                       |    33|
|769   |        ofm_buffer1_54_U                                                                            |FPGA_Acc_ofm_buffevR_287                                           |     1|
|770   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_307                                       |     1|
|771   |        ofm_buffer1_55_U                                                                            |FPGA_Acc_ofm_buffevR_288                                           |    33|
|772   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_306                                       |    33|
|773   |        ofm_buffer1_56_U                                                                            |FPGA_Acc_ofm_buffevR_289                                           |     1|
|774   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_305                                       |     1|
|775   |        ofm_buffer1_57_U                                                                            |FPGA_Acc_ofm_buffevR_290                                           |    33|
|776   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_304                                       |    33|
|777   |        ofm_buffer1_58_U                                                                            |FPGA_Acc_ofm_buffevR_291                                           |     1|
|778   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_303                                       |     1|
|779   |        ofm_buffer1_59_U                                                                            |FPGA_Acc_ofm_buffevR_292                                           |    33|
|780   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_302                                       |    33|
|781   |        ofm_buffer1_5_U                                                                             |FPGA_Acc_ofm_buffevR_293                                           |    33|
|782   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_301                                       |    33|
|783   |        ofm_buffer1_6_U                                                                             |FPGA_Acc_ofm_buffevR_294                                           |     1|
|784   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_300                                       |     1|
|785   |        ofm_buffer1_7_U                                                                             |FPGA_Acc_ofm_buffevR_295                                           |    33|
|786   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_299                                       |    33|
|787   |        ofm_buffer1_8_U                                                                             |FPGA_Acc_ofm_buffevR_296                                           |     1|
|788   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram_298                                       |     1|
|789   |        ofm_buffer1_9_U                                                                             |FPGA_Acc_ofm_buffevR_297                                           |    33|
|790   |          FPGA_Acc_ofm_buffevR_ram_U                                                                |FPGA_Acc_ofm_buffevR_ram                                           |    33|
|791   |    axi_smc                                                                                         |design_1_axi_smc_0                                                 |  4356|
|792   |      inst                                                                                          |bd_afc3                                                            |  4356|
|793   |        clk_map                                                                                     |clk_map_imp_5Y9LOC                                                 |    41|
|794   |          psr_aclk                                                                                  |bd_afc3_psr_aclk_0                                                 |    41|
|795   |            U0                                                                                      |proc_sys_reset_175                                                 |    41|
|796   |              EXT_LPF                                                                               |lpf_176                                                            |     9|
|797   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_179                                                       |     5|
|798   |              SEQ                                                                                   |sequence_psr_177                                                   |    31|
|799   |                SEQ_COUNTER                                                                         |upcnt_n_178                                                        |    13|
|800   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1TZX5BB                                      |  1860|
|801   |          m00_exit                                                                                  |bd_afc3_m00e_0                                                     |  1860|
|802   |            inst                                                                                    |sc_exit_v1_0_8_top                                                 |  1860|
|803   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_138                                   |   156|
|804   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_139                                   |   156|
|805   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_140                                   |    20|
|806   |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                                |   113|
|807   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_157               |    85|
|808   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_160                                         |     2|
|809   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_161                                         |     2|
|810   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_162                                         |     2|
|811   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_163                                         |     2|
|812   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_164                                         |     2|
|813   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_165                                         |     3|
|814   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_166                                         |     2|
|815   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_167                                         |     2|
|816   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_168                                         |     2|
|817   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_169                                         |     2|
|818   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_170                                         |     2|
|819   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_171                                         |     2|
|820   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_172                                         |     2|
|821   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_173                                         |     2|
|822   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_174                                         |     2|
|823   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_158               |    27|
|824   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_159                                         |     3|
|825   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_141                                   |   217|
|826   |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter_142                                        |   950|
|827   |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_144                                       |   949|
|828   |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_145                                   |   295|
|829   |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_146                                   |   271|
|830   |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_147                               |    27|
|831   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_156                                         |     3|
|832   |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_148                               |    32|
|833   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_155                                         |     5|
|834   |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_149               |    60|
|835   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_150                                         |     3|
|836   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_151                                         |     2|
|837   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_152                                         |     2|
|838   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_153                                         |     2|
|839   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_154                                         |     3|
|840   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_143                                   |   229|
|841   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_USCCV8                                      |  1244|
|842   |          s00_mmu                                                                                   |bd_afc3_s00mmu_0                                                   |  1109|
|843   |            inst                                                                                    |sc_mmu_v1_0_7_top                                                  |  1109|
|844   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_130                                   |   183|
|845   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_131                                   |   176|
|846   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_132                                   |   182|
|847   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_133                                   |   176|
|848   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_134                                   |    21|
|849   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_135                                     |    51|
|850   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_136                                   |   150|
|851   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_137                                   |   125|
|852   |          s00_si_converter                                                                          |bd_afc3_s00sic_0                                                   |   135|
|853   |            inst                                                                                    |sc_si_converter_v1_0_8_top                                         |   135|
|854   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter_114                                |   104|
|855   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_115               |   103|
|856   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_116                                         |     2|
|857   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_117                                         |     2|
|858   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_118                                         |     2|
|859   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_119                                         |     2|
|860   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_120                                         |     3|
|861   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_121                                         |     2|
|862   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_122                                         |     2|
|863   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_123                                         |     2|
|864   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_124                                         |     2|
|865   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_125                                         |     2|
|866   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_126                                         |    13|
|867   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_127                                         |     2|
|868   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_128                                         |     2|
|869   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_129                                         |     2|
|870   |        s00_nodes                                                                                   |s00_nodes_imp_Y7M43I                                               |  1211|
|871   |          s00_ar_node                                                                               |bd_afc3_sarn_0                                                     |   260|
|872   |            inst                                                                                    |sc_node_v1_0_10_top__xdcDup__1                                     |   260|
|873   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__xdcDup__1                              |   253|
|874   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                    |   251|
|875   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                          |   251|
|876   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__5                                               |   183|
|877   |                      xpm_memory_base_inst                                                          |xpm_memory_base__5                                                 |   183|
|878   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_111                                         |    14|
|879   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_112                                         |    13|
|880   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_113                         |    31|
|881   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_109                                     |     3|
|882   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_110                                        |     3|
|883   |          s00_aw_node                                                                               |bd_afc3_sawn_0                                                     |   260|
|884   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                                |   260|
|885   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0__xdcDup__1              |   253|
|886   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__2                                    |   251|
|887   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                          |   251|
|888   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__4                                               |   183|
|889   |                      xpm_memory_base_inst                                                          |xpm_memory_base__4                                                 |   183|
|890   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_106                                         |    14|
|891   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_107                                         |    13|
|892   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_108                         |    31|
|893   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_104                     |     3|
|894   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_105                                        |     3|
|895   |          s00_b_node                                                                                |bd_afc3_sbn_0                                                      |   106|
|896   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                                |   106|
|897   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1__xdcDup__1              |    98|
|898   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                    |    96|
|899   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1          |    96|
|900   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                               |    28|
|901   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                                 |    28|
|902   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_101                                         |    14|
|903   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_102                                         |    13|
|904   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_103                         |    31|
|905   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_99                      |     4|
|906   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_100                                        |     4|
|907   |          s00_r_node                                                                                |bd_afc3_srn_0                                                      |   240|
|908   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2__xdcDup__1                     |   240|
|909   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2__xdcDup__1              |   232|
|910   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_95                                       |     5|
|911   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1                    |   225|
|912   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1          |   225|
|913   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                               |   119|
|914   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__2                                 |   119|
|915   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_96                                          |    14|
|916   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_97                                          |    13|
|917   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_98                          |    33|
|918   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_93                      |     4|
|919   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_94                                         |     4|
|920   |          s00_w_node                                                                                |bd_afc3_swn_0                                                      |   345|
|921   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                                |   345|
|922   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3__xdcDup__1              |   339|
|923   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_87                                    |     4|
|924   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer_88                                         |   136|
|925   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6_92                         |     6|
|926   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2__xdcDup__1                    |   197|
|927   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1          |   197|
|928   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2__2                               |   125|
|929   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__2                                 |   125|
|930   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_89                                          |    14|
|931   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_90                                          |    13|
|932   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_91                          |    32|
|933   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3_85                      |     2|
|934   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_86                                         |     2|
|935   |    axi_smc_1                                                                                       |design_1_axi_smc_1_0                                               |  4356|
|936   |      inst                                                                                          |bd_a878                                                            |  4356|
|937   |        clk_map                                                                                     |clk_map_imp_G6MO4E                                                 |    41|
|938   |          psr_aclk                                                                                  |bd_a878_psr_aclk_0                                                 |    41|
|939   |            U0                                                                                      |proc_sys_reset                                                     |    41|
|940   |              EXT_LPF                                                                               |lpf                                                                |     9|
|941   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_84                                                        |     5|
|942   |              SEQ                                                                                   |sequence_psr_82                                                    |    31|
|943   |                SEQ_COUNTER                                                                         |upcnt_n_83                                                         |    13|
|944   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1I3LT8L                                      |  1860|
|945   |          m00_exit                                                                                  |bd_a878_m00e_0                                                     |  1860|
|946   |            inst                                                                                    |sc_exit_v1_0_8_top__parameterized0                                 |  1860|
|947   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_51                                    |   157|
|948   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_52                                    |   157|
|949   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_53                                    |    19|
|950   |              exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized0                                |   112|
|951   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2                   |    84|
|952   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_67                                          |     2|
|953   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_68                                          |     2|
|954   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_69                                          |     2|
|955   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_70                                          |     2|
|956   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_71                                          |     2|
|957   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_72                                          |     3|
|958   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_73                                          |     2|
|959   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_74                                          |     2|
|960   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_75                                          |     2|
|961   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_76                                          |     2|
|962   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_77                                          |     2|
|963   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_78                                          |     2|
|964   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_79                                          |     2|
|965   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_80                                          |     2|
|966   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_81                                          |     2|
|967   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3                   |    27|
|968   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_66                                          |     3|
|969   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_54                                    |   217|
|970   |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter                                            |   950|
|971   |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv                                           |   949|
|972   |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_56                                    |   295|
|973   |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_57                                    |   269|
|974   |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo                                   |    27|
|975   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_65                                          |     3|
|976   |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_58                                |    34|
|977   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_64                                          |     5|
|978   |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0                   |    60|
|979   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_59                                          |     3|
|980   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_60                                          |     2|
|981   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_61                                          |     2|
|982   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_62                                          |     2|
|983   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_63                                          |     3|
|984   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_55                                    |   229|
|985   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_I9HTTY                                      |  1244|
|986   |          s00_mmu                                                                                   |bd_a878_s00mmu_0                                                   |  1109|
|987   |            inst                                                                                    |sc_mmu_v1_0_7_top__parameterized0                                  |  1109|
|988   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall                                       |   183|
|989   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_45                                    |   176|
|990   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_46                                    |   182|
|991   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_47                                    |   176|
|992   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_48                                    |    21|
|993   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                         |    51|
|994   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_49                                    |   150|
|995   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_50                                    |   125|
|996   |          s00_si_converter                                                                          |bd_a878_s00sic_0                                                   |   135|
|997   |            inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized0                         |   135|
|998   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                                    |   104|
|999   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4                   |   103|
|1000  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                             |     2|
|1001  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_32                                          |     2|
|1002  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_33                                          |     2|
|1003  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_34                                          |     2|
|1004  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_35                                          |     3|
|1005  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_36                                          |     2|
|1006  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_37                                          |     2|
|1007  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_38                                          |     2|
|1008  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_39                                          |     2|
|1009  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_40                                          |     2|
|1010  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_41                                          |    13|
|1011  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_42                                          |     2|
|1012  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_43                                          |     2|
|1013  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_44                                          |     2|
|1014  |        s00_nodes                                                                                   |s00_nodes_imp_NF95JW                                               |  1211|
|1015  |          s00_ar_node                                                                               |bd_a878_sarn_0                                                     |   260|
|1016  |            inst                                                                                    |sc_node_v1_0_10_top                                                |   260|
|1017  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                         |   253|
|1018  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__3                                    |   251|
|1019  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                          |   251|
|1020  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                                  |   183|
|1021  |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                    |   183|
|1022  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_29                                          |    14|
|1023  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_30                                          |    13|
|1024  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_31                          |    31|
|1025  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                         |     3|
|1026  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_28                                         |     3|
|1027  |          s00_aw_node                                                                               |bd_a878_sawn_0                                                     |   260|
|1028  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4                                |   260|
|1029  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                         |   253|
|1030  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                               |   251|
|1031  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                     |   251|
|1032  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__6                                               |   183|
|1033  |                      xpm_memory_base_inst                                                          |xpm_memory_base__6                                                 |   183|
|1034  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_25                                          |    14|
|1035  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_26                                          |    13|
|1036  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_27                          |    31|
|1037  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                         |     3|
|1038  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_24                                         |     3|
|1039  |          s00_b_node                                                                                |bd_a878_sbn_0                                                      |   106|
|1040  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5                                |   106|
|1041  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                         |    98|
|1042  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                               |    96|
|1043  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                     |    96|
|1044  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                                  |    28|
|1045  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                    |    28|
|1046  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_21                                          |    14|
|1047  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_22                                          |    13|
|1048  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_23                          |    31|
|1049  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                         |     4|
|1050  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_20                                         |     4|
|1051  |          s00_r_node                                                                                |bd_a878_srn_0                                                      |   240|
|1052  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                                |   240|
|1053  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                         |   232|
|1054  |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                          |     5|
|1055  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                               |   225|
|1056  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                     |   225|
|1057  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                                  |   119|
|1058  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                    |   119|
|1059  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_17                                          |    14|
|1060  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_18                                          |    13|
|1061  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_19                          |    33|
|1062  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                         |     4|
|1063  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_16                                         |     4|
|1064  |          s00_w_node                                                                                |bd_a878_swn_0                                                      |   345|
|1065  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6                                |   345|
|1066  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                         |   339|
|1067  |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                                       |     4|
|1068  |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                            |   136|
|1069  |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6                            |     6|
|1070  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                               |   197|
|1071  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                     |   197|
|1072  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                                  |   125|
|1073  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                    |   125|
|1074  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                             |    14|
|1075  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_15                                          |    13|
|1076  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                             |    32|
|1077  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                         |     2|
|1078  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                            |     2|
|1079  |    clk_wiz_0                                                                                       |design_1_clk_wiz_0_2                                               |     4|
|1080  |      inst                                                                                          |design_1_clk_wiz_0_2_clk_wiz                                       |     4|
|1081  |    processing_system7_0                                                                            |design_1_processing_system7_0_0                                    |   244|
|1082  |      inst                                                                                          |processing_system7_v5_5_processing_system7                         |   244|
|1083  |    ps7_0_axi_periph                                                                                |design_1_ps7_0_axi_periph_0                                        |  2897|
|1084  |      s00_mmu                                                                                       |design_1_s00_mmu_0                                                 |   339|
|1085  |        inst                                                                                        |axi_mmu_v2_1_17_top                                                |   339|
|1086  |          decerr_slave_inst                                                                         |axi_mmu_v2_1_17_decerr_slave                                       |   106|
|1087  |          register_slice_inst                                                                       |axi_register_slice_v2_1_19_axi_register_slice__parameterized1      |   150|
|1088  |            \ar.ar_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized7     |    74|
|1089  |            \aw.aw_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized7_14  |    76|
|1090  |      xbar                                                                                          |design_1_xbar_0                                                    |  1389|
|1091  |        inst                                                                                        |axi_crossbar_v2_1_20_axi_crossbar                                  |  1389|
|1092  |          \gen_samd.crossbar_samd                                                                   |axi_crossbar_v2_1_20_crossbar                                      |  1376|
|1093  |            addr_arbiter_ar                                                                         |axi_crossbar_v2_1_20_addr_arbiter                                  |    75|
|1094  |            addr_arbiter_aw                                                                         |axi_crossbar_v2_1_20_addr_arbiter_5                                |    73|
|1095  |            \gen_decerr_slave.decerr_slave_inst                                                     |axi_crossbar_v2_1_20_decerr_slave                                  |    61|
|1096  |            \gen_master_slots[0].reg_slice_mi                                                       |axi_register_slice_v2_1_19_axi_register_slice__parameterized2      |   164|
|1097  |              \b.b_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized13_12 |    19|
|1098  |              \r.r_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized14_13 |   145|
|1099  |            \gen_master_slots[1].reg_slice_mi                                                       |axi_register_slice_v2_1_19_axi_register_slice__parameterized2_6    |   190|
|1100  |              \b.b_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized13_10 |    23|
|1101  |              \r.r_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized14_11 |   167|
|1102  |            \gen_master_slots[2].reg_slice_mi                                                       |axi_register_slice_v2_1_19_axi_register_slice__parameterized2_7    |   118|
|1103  |              \b.b_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized13    |    73|
|1104  |              \r.r_pipe                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized14    |    45|
|1105  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                        |axi_crossbar_v2_1_20_si_transactor                                 |   361|
|1106  |              \gen_multi_thread.arbiter_resp_inst                                                   |axi_crossbar_v2_1_20_arbiter_resp_9                                |   108|
|1107  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                       |axi_crossbar_v2_1_20_si_transactor__parameterized0                 |   289|
|1108  |              \gen_multi_thread.arbiter_resp_inst                                                   |axi_crossbar_v2_1_20_arbiter_resp                                  |    35|
|1109  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                         |axi_crossbar_v2_1_20_splitter                                      |     6|
|1110  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                         |axi_crossbar_v2_1_20_wdata_router                                  |    36|
|1111  |              wrouter_aw_fifo                                                                       |axi_data_fifo_v2_1_18_axic_reg_srl_fifo                            |    36|
|1112  |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_18_ndeep_srl__parameterized0                    |     1|
|1113  |                \gen_srls[0].gen_rep[1].srl_nx1                                                     |axi_data_fifo_v2_1_18_ndeep_srl__parameterized0_8                  |     5|
|1114  |      m00_couplers                                                                                  |m00_couplers_imp_15SPJYW                                           |  1169|
|1115  |        auto_pc                                                                                     |design_1_auto_pc_0                                                 |  1169|
|1116  |          inst                                                                                      |axi_protocol_converter_v2_1_19_axi_protocol_converter              |  1169|
|1117  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_19_b2s                                 |  1169|
|1118  |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_ar_channel                      |   187|
|1119  |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                      |    29|
|1120  |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2                |   146|
|1121  |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd_3                      |    79|
|1122  |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4                      |    62|
|1123  |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_r_channel                       |    93|
|1124  |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1     |    49|
|1125  |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2     |    30|
|1126  |              SI_REG                                                                                |axi_register_slice_v2_1_19_axi_register_slice                      |   627|
|1127  |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice                     |   215|
|1128  |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice_1                   |   219|
|1129  |                \b.b_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized1     |    47|
|1130  |                \r.r_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized2     |   146|
|1131  |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_aw_channel                      |   191|
|1132  |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                      |    19|
|1133  |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator                  |   152|
|1134  |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd                        |    76|
|1135  |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                        |    72|
|1136  |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_b_channel                       |    69|
|1137  |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_19_b2s_simple_fifo                     |    35|
|1138  |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0     |     9|
|1139  |      s00_couplers                                                                                  |s00_couplers_imp_UYSKKA                                            |     0|
|1140  |        auto_pc                                                                                     |design_1_auto_pc_1                                                 |     0|
|1141  |    rst_clk_wiz_0_100M                                                                              |design_1_rst_clk_wiz_0_100M_0                                      |    66|
|1142  |      U0                                                                                            |proc_sys_reset__parameterized2                                     |    66|
|1143  |        EXT_LPF                                                                                     |lpf__parameterized0                                                |    23|
|1144  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                           |     6|
|1145  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                         |     6|
|1146  |        SEQ                                                                                         |sequence_psr                                                       |    38|
|1147  |          SEQ_COUNTER                                                                               |upcnt_n                                                            |    13|
+------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:09:00 . Memory (MB): peak = 2269.422 ; gain = 1580.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6611 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:07:35 . Memory (MB): peak = 2269.422 ; gain = 742.727
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:09:02 . Memory (MB): peak = 2269.422 ; gain = 1580.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2269.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4233 instances were transformed.
  FDR => FDRE: 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 4032 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 182 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
946 Infos, 383 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:09:35 . Memory (MB): peak = 2269.422 ; gain = 1866.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2269.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2269.422 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 18:25:09 2023...
