# ğŸ”§ 15 Days of Verilog Fundamentals

Welcome to **15 Days of Verilog Fundamentals** â€“ a learning and sharing challenge aimed at mastering the building blocks of digital logic design using **Verilog HDL**.

Over 15 days, Iâ€™ll be implementing and simulating core digital components, ranging from simple logic gates to a complete ALU, using **Icarus Verilog**, **GTKWave**, and **VS Code**.

> âš¡ **Follow along if you're an ECE student, a VLSI enthusiast, or diving into RTL Design!**

---

## ğŸš€ Objective

To build a strong foundation in digital design by:
- Writing clean, modular Verilog code
- Simulating designs with Icarus Verilog
- Visualizing waveforms with GTKWave
- Sharing daily learnings with the community

---

## ğŸ›  Tools & Technologies

- ğŸ§  **Verilog HDL**
- ğŸ› ï¸ **Icarus Verilog (iverilog)** â€” Simulator
- ğŸ“Š **GTKWave** â€” Waveform viewer
- ğŸ–¥ï¸ **VS Code** â€” Code editor

---

## ğŸ“… 15-Day Challenge Schedule

| Day | Topic | Description |
|-----|-------|-------------|
| 1   | Hello, Verilog! | First Verilog simulation with display statements |
| 2   | Logic Gates | Implement AND, OR, NOT, NAND, NOR, XOR, XNOR |
| 3   | Half Adder | Design and simulate a half adder |
| 4   | Full Adder | Gate-level and dataflow modeling of a full adder |
| 5   | 4-Bit Ripple Carry Adder | Build a 4-bit RCA using full adders |
| 6   | Multiplexer (4:1) | Implement and simulate a 4:1 multiplexer |
| 7   | Decoder (2:4) | Create a 2-to-4 decoder using Verilog |
| 8   | Comparator | Build a 2-bit comparator circuit |
| 9   | Priority Encoder | Implement an 8-to-3 priority encoder |
| 10  | Gray to Binary Converter | Convert Gray code to binary format |
| 11  | Parity Generator & Checker | Design circuits for even and odd parity |
| 12  | D Flip-Flop | Implement D flip-flop with async reset |
| 13  | T Flip-Flop | Create and simulate a T flip-flop |
| 14  | 4-bit Counter | Implement a 4-bit up/down counter |
| 15  | 4-bit ALU | Build a 4-bit Arithmetic Logic Unit supporting multiple operations |

---

## ğŸ“š Learning Outcomes

- Strong grasp of gate, dataflow, and behavioral modeling
- Hands-on experience simulating RTL designs
- Familiarity with digital circuit testing and waveform analysis
- Confidence to pursue FPGA and SoC projects

---

## ğŸ”— Connect & Contribute

- ğŸ“Œ GitHub Repo:[15-Days-Verilog-Fundamentals](https://github.com/Shashank-3002/15-Days-of-Verilog-Fundamentals)
- ğŸ¤ Follow my progress on [LinkedIn](https://www.linkedin.com/in/shashank-naragundmath-980617288/)
- ğŸŒ± Feel free to fork, clone, or suggest improvements!

---

## ğŸ§  #VerilogChallenge | #RTLDesign | #ECE | #VLSI | #DigitalLogic

Letâ€™s code the hardware future â€” one gate at a time ğŸ’¡

