{
  "module_name": "gaudi2_coresight.h",
  "hash_id": "0cb66b09dd93e7306bf34aaea12df8ae3cfeb162db2dc43cce9ba469bb8eec93",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/gaudi2_coresight.h",
  "human_readable_source": " \n\n \n\n#ifndef GAUDI2_CORESIGHT_H\n#define GAUDI2_CORESIGHT_H\n\nenum gaudi2_debug_stm_regs_index {\n\tGAUDI2_STM_FIRST = 0,\n\tGAUDI2_STM_DCORE0_TPC0_EML = GAUDI2_STM_FIRST,\n\tGAUDI2_STM_DCORE0_TPC1_EML,\n\tGAUDI2_STM_DCORE0_TPC2_EML,\n\tGAUDI2_STM_DCORE0_TPC3_EML,\n\tGAUDI2_STM_DCORE0_TPC4_EML,\n\tGAUDI2_STM_DCORE0_TPC5_EML,\n\tGAUDI2_STM_DCORE0_TPC6_EML,\n\tGAUDI2_STM_DCORE1_TPC0_EML,\n\tGAUDI2_STM_DCORE1_TPC1_EML,\n\tGAUDI2_STM_DCORE1_TPC2_EML,\n\tGAUDI2_STM_DCORE1_TPC3_EML,\n\tGAUDI2_STM_DCORE1_TPC4_EML,\n\tGAUDI2_STM_DCORE1_TPC5_EML,\n\tGAUDI2_STM_DCORE2_TPC0_EML,\n\tGAUDI2_STM_DCORE2_TPC1_EML,\n\tGAUDI2_STM_DCORE2_TPC2_EML,\n\tGAUDI2_STM_DCORE2_TPC3_EML,\n\tGAUDI2_STM_DCORE2_TPC4_EML,\n\tGAUDI2_STM_DCORE2_TPC5_EML,\n\tGAUDI2_STM_DCORE3_TPC0_EML,\n\tGAUDI2_STM_DCORE3_TPC1_EML,\n\tGAUDI2_STM_DCORE3_TPC2_EML,\n\tGAUDI2_STM_DCORE3_TPC3_EML,\n\tGAUDI2_STM_DCORE3_TPC4_EML,\n\tGAUDI2_STM_DCORE3_TPC5_EML,\n\tGAUDI2_STM_DCORE0_HMMU0_CS,\n\tGAUDI2_STM_DCORE0_HMMU1_CS,\n\tGAUDI2_STM_DCORE0_HMMU2_CS,\n\tGAUDI2_STM_DCORE0_HMMU3_CS,\n\tGAUDI2_STM_DCORE0_MME_CTRL,\n\tGAUDI2_STM_DCORE0_MME_SBTE0,\n\tGAUDI2_STM_DCORE0_MME_SBTE1,\n\tGAUDI2_STM_DCORE0_MME_SBTE2,\n\tGAUDI2_STM_DCORE0_MME_SBTE3,\n\tGAUDI2_STM_DCORE0_MME_SBTE4,\n\tGAUDI2_STM_DCORE0_MME_ACC,\n\tGAUDI2_STM_DCORE0_SM,\n\tGAUDI2_STM_DCORE0_EDMA0_CS,\n\tGAUDI2_STM_DCORE0_EDMA1_CS,\n\tGAUDI2_STM_DCORE0_VDEC0_CS,\n\tGAUDI2_STM_DCORE0_VDEC1_CS,\n\tGAUDI2_STM_DCORE1_HMMU0_CS,\n\tGAUDI2_STM_DCORE1_HMMU1_CS,\n\tGAUDI2_STM_DCORE1_HMMU2_CS,\n\tGAUDI2_STM_DCORE1_HMMU3_CS,\n\tGAUDI2_STM_DCORE1_MME_CTRL,\n\tGAUDI2_STM_DCORE1_MME_SBTE0,\n\tGAUDI2_STM_DCORE1_MME_SBTE1,\n\tGAUDI2_STM_DCORE1_MME_SBTE2,\n\tGAUDI2_STM_DCORE1_MME_SBTE3,\n\tGAUDI2_STM_DCORE1_MME_SBTE4,\n\tGAUDI2_STM_DCORE1_MME_ACC,\n\tGAUDI2_STM_DCORE1_SM,\n\tGAUDI2_STM_DCORE1_EDMA0_CS,\n\tGAUDI2_STM_DCORE1_EDMA1_CS,\n\tGAUDI2_STM_DCORE1_VDEC0_CS,\n\tGAUDI2_STM_DCORE1_VDEC1_CS,\n\tGAUDI2_STM_DCORE2_HMMU0_CS,\n\tGAUDI2_STM_DCORE2_HMMU1_CS,\n\tGAUDI2_STM_DCORE2_HMMU2_CS,\n\tGAUDI2_STM_DCORE2_HMMU3_CS,\n\tGAUDI2_STM_DCORE2_MME_CTRL,\n\tGAUDI2_STM_DCORE2_MME_SBTE0,\n\tGAUDI2_STM_DCORE2_MME_SBTE1,\n\tGAUDI2_STM_DCORE2_MME_SBTE2,\n\tGAUDI2_STM_DCORE2_MME_SBTE3,\n\tGAUDI2_STM_DCORE2_MME_SBTE4,\n\tGAUDI2_STM_DCORE2_MME_ACC,\n\tGAUDI2_STM_DCORE2_SM,\n\tGAUDI2_STM_DCORE2_EDMA0_CS,\n\tGAUDI2_STM_DCORE2_EDMA1_CS,\n\tGAUDI2_STM_DCORE2_VDEC0_CS,\n\tGAUDI2_STM_DCORE2_VDEC1_CS,\n\tGAUDI2_STM_DCORE3_HMMU0_CS,\n\tGAUDI2_STM_DCORE3_HMMU1_CS,\n\tGAUDI2_STM_DCORE3_HMMU2_CS,\n\tGAUDI2_STM_DCORE3_HMMU3_CS,\n\tGAUDI2_STM_DCORE3_MME_CTRL,\n\tGAUDI2_STM_DCORE3_MME_SBTE0,\n\tGAUDI2_STM_DCORE3_MME_SBTE1,\n\tGAUDI2_STM_DCORE3_MME_SBTE2,\n\tGAUDI2_STM_DCORE3_MME_SBTE3,\n\tGAUDI2_STM_DCORE3_MME_SBTE4,\n\tGAUDI2_STM_DCORE3_MME_ACC,\n\tGAUDI2_STM_DCORE3_SM,\n\tGAUDI2_STM_DCORE3_EDMA0_CS,\n\tGAUDI2_STM_DCORE3_EDMA1_CS,\n\tGAUDI2_STM_DCORE3_VDEC0_CS,\n\tGAUDI2_STM_DCORE3_VDEC1_CS,\n\tGAUDI2_STM_PCIE,\n\tGAUDI2_STM_PSOC,\n\tGAUDI2_STM_PSOC_ARC0_CS,\n\tGAUDI2_STM_PSOC_ARC1_CS,\n\tGAUDI2_STM_PDMA0_CS,\n\tGAUDI2_STM_PDMA1_CS,\n\tGAUDI2_STM_CPU,\n\tGAUDI2_STM_PMMU_CS,\n\tGAUDI2_STM_ROT0_CS,\n\tGAUDI2_STM_ROT1_CS,\n\tGAUDI2_STM_ARC_FARM_CS,\n\tGAUDI2_STM_KDMA_CS,\n\tGAUDI2_STM_PCIE_VDEC0_CS,\n\tGAUDI2_STM_PCIE_VDEC1_CS,\n\tGAUDI2_STM_HBM0_MC0_CS,\n\tGAUDI2_STM_HBM0_MC1_CS,\n\tGAUDI2_STM_HBM1_MC0_CS,\n\tGAUDI2_STM_HBM1_MC1_CS,\n\tGAUDI2_STM_HBM2_MC0_CS,\n\tGAUDI2_STM_HBM2_MC1_CS,\n\tGAUDI2_STM_HBM3_MC0_CS,\n\tGAUDI2_STM_HBM3_MC1_CS,\n\tGAUDI2_STM_HBM4_MC0_CS,\n\tGAUDI2_STM_HBM4_MC1_CS,\n\tGAUDI2_STM_HBM5_MC0_CS,\n\tGAUDI2_STM_HBM5_MC1_CS,\n\tGAUDI2_STM_NIC0_DBG_0,\n\tGAUDI2_STM_NIC0_DBG_1,\n\tGAUDI2_STM_NIC1_DBG_0,\n\tGAUDI2_STM_NIC1_DBG_1,\n\tGAUDI2_STM_NIC2_DBG_0,\n\tGAUDI2_STM_NIC2_DBG_1,\n\tGAUDI2_STM_NIC3_DBG_0,\n\tGAUDI2_STM_NIC3_DBG_1,\n\tGAUDI2_STM_NIC4_DBG_0,\n\tGAUDI2_STM_NIC4_DBG_1,\n\tGAUDI2_STM_NIC5_DBG_0,\n\tGAUDI2_STM_NIC5_DBG_1,\n\tGAUDI2_STM_NIC6_DBG_0,\n\tGAUDI2_STM_NIC6_DBG_1,\n\tGAUDI2_STM_NIC7_DBG_0,\n\tGAUDI2_STM_NIC7_DBG_1,\n\tGAUDI2_STM_NIC8_DBG_0,\n\tGAUDI2_STM_NIC8_DBG_1,\n\tGAUDI2_STM_NIC9_DBG_0,\n\tGAUDI2_STM_NIC9_DBG_1,\n\tGAUDI2_STM_NIC10_DBG_0,\n\tGAUDI2_STM_NIC10_DBG_1,\n\tGAUDI2_STM_NIC11_DBG_0,\n\tGAUDI2_STM_NIC11_DBG_1,\n\tGAUDI2_STM_LAST = GAUDI2_STM_NIC11_DBG_1\n};\n\nenum gaudi2_debug_etf_regs_index {\n\tGAUDI2_ETF_FIRST = 0,\n\tGAUDI2_ETF_DCORE0_TPC0_EML = GAUDI2_ETF_FIRST,\n\tGAUDI2_ETF_DCORE0_TPC1_EML,\n\tGAUDI2_ETF_DCORE0_TPC2_EML,\n\tGAUDI2_ETF_DCORE0_TPC3_EML,\n\tGAUDI2_ETF_DCORE0_TPC4_EML,\n\tGAUDI2_ETF_DCORE0_TPC5_EML,\n\tGAUDI2_ETF_DCORE0_TPC6_EML,\n\tGAUDI2_ETF_DCORE1_TPC0_EML,\n\tGAUDI2_ETF_DCORE1_TPC1_EML,\n\tGAUDI2_ETF_DCORE1_TPC2_EML,\n\tGAUDI2_ETF_DCORE1_TPC3_EML,\n\tGAUDI2_ETF_DCORE1_TPC4_EML,\n\tGAUDI2_ETF_DCORE1_TPC5_EML,\n\tGAUDI2_ETF_DCORE2_TPC0_EML,\n\tGAUDI2_ETF_DCORE2_TPC1_EML,\n\tGAUDI2_ETF_DCORE2_TPC2_EML,\n\tGAUDI2_ETF_DCORE2_TPC3_EML,\n\tGAUDI2_ETF_DCORE2_TPC4_EML,\n\tGAUDI2_ETF_DCORE2_TPC5_EML,\n\tGAUDI2_ETF_DCORE3_TPC0_EML,\n\tGAUDI2_ETF_DCORE3_TPC1_EML,\n\tGAUDI2_ETF_DCORE3_TPC2_EML,\n\tGAUDI2_ETF_DCORE3_TPC3_EML,\n\tGAUDI2_ETF_DCORE3_TPC4_EML,\n\tGAUDI2_ETF_DCORE3_TPC5_EML,\n\tGAUDI2_ETF_DCORE0_HMMU0_CS,\n\tGAUDI2_ETF_DCORE0_HMMU1_CS,\n\tGAUDI2_ETF_DCORE0_HMMU2_CS,\n\tGAUDI2_ETF_DCORE0_HMMU3_CS,\n\tGAUDI2_ETF_DCORE0_MME_CTRL,\n\tGAUDI2_ETF_DCORE0_MME_SBTE0,\n\tGAUDI2_ETF_DCORE0_MME_SBTE1,\n\tGAUDI2_ETF_DCORE0_MME_SBTE2,\n\tGAUDI2_ETF_DCORE0_MME_SBTE3,\n\tGAUDI2_ETF_DCORE0_MME_SBTE4,\n\tGAUDI2_ETF_DCORE0_MME_ACC,\n\tGAUDI2_ETF_DCORE0_SM,\n\tGAUDI2_ETF_DCORE0_EDMA0_CS,\n\tGAUDI2_ETF_DCORE0_EDMA1_CS,\n\tGAUDI2_ETF_DCORE0_VDEC0_CS,\n\tGAUDI2_ETF_DCORE0_VDEC1_CS,\n\tGAUDI2_ETF_DCORE1_HMMU0_CS,\n\tGAUDI2_ETF_DCORE1_HMMU1_CS,\n\tGAUDI2_ETF_DCORE1_HMMU2_CS,\n\tGAUDI2_ETF_DCORE1_HMMU3_CS,\n\tGAUDI2_ETF_DCORE1_MME_CTRL,\n\tGAUDI2_ETF_DCORE1_MME_SBTE0,\n\tGAUDI2_ETF_DCORE1_MME_SBTE1,\n\tGAUDI2_ETF_DCORE1_MME_SBTE2,\n\tGAUDI2_ETF_DCORE1_MME_SBTE3,\n\tGAUDI2_ETF_DCORE1_MME_SBTE4,\n\tGAUDI2_ETF_DCORE1_MME_ACC,\n\tGAUDI2_ETF_DCORE1_SM,\n\tGAUDI2_ETF_DCORE1_EDMA0_CS,\n\tGAUDI2_ETF_DCORE1_EDMA1_CS,\n\tGAUDI2_ETF_DCORE1_VDEC0_CS,\n\tGAUDI2_ETF_DCORE1_VDEC1_CS,\n\tGAUDI2_ETF_DCORE2_HMMU0_CS,\n\tGAUDI2_ETF_DCORE2_HMMU1_CS,\n\tGAUDI2_ETF_DCORE2_HMMU2_CS,\n\tGAUDI2_ETF_DCORE2_HMMU3_CS,\n\tGAUDI2_ETF_DCORE2_MME_CTRL,\n\tGAUDI2_ETF_DCORE2_MME_SBTE0,\n\tGAUDI2_ETF_DCORE2_MME_SBTE1,\n\tGAUDI2_ETF_DCORE2_MME_SBTE2,\n\tGAUDI2_ETF_DCORE2_MME_SBTE3,\n\tGAUDI2_ETF_DCORE2_MME_SBTE4,\n\tGAUDI2_ETF_DCORE2_MME_ACC,\n\tGAUDI2_ETF_DCORE2_SM,\n\tGAUDI2_ETF_DCORE2_EDMA0_CS,\n\tGAUDI2_ETF_DCORE2_EDMA1_CS,\n\tGAUDI2_ETF_DCORE2_VDEC0_CS,\n\tGAUDI2_ETF_DCORE2_VDEC1_CS,\n\tGAUDI2_ETF_DCORE3_HMMU0_CS,\n\tGAUDI2_ETF_DCORE3_HMMU1_CS,\n\tGAUDI2_ETF_DCORE3_HMMU2_CS,\n\tGAUDI2_ETF_DCORE3_HMMU3_CS,\n\tGAUDI2_ETF_DCORE3_MME_CTRL,\n\tGAUDI2_ETF_DCORE3_MME_SBTE0,\n\tGAUDI2_ETF_DCORE3_MME_SBTE1,\n\tGAUDI2_ETF_DCORE3_MME_SBTE2,\n\tGAUDI2_ETF_DCORE3_MME_SBTE3,\n\tGAUDI2_ETF_DCORE3_MME_SBTE4,\n\tGAUDI2_ETF_DCORE3_MME_ACC,\n\tGAUDI2_ETF_DCORE3_SM,\n\tGAUDI2_ETF_DCORE3_EDMA0_CS,\n\tGAUDI2_ETF_DCORE3_EDMA1_CS,\n\tGAUDI2_ETF_DCORE3_VDEC0_CS,\n\tGAUDI2_ETF_DCORE3_VDEC1_CS,\n\tGAUDI2_ETF_PCIE,\n\tGAUDI2_ETF_PSOC,\n\tGAUDI2_ETF_PSOC_ARC0_CS,\n\tGAUDI2_ETF_PSOC_ARC1_CS,\n\tGAUDI2_ETF_PDMA0_CS,\n\tGAUDI2_ETF_PDMA1_CS,\n\tGAUDI2_ETF_CPU_0,\n\tGAUDI2_ETF_CPU_1,\n\tGAUDI2_ETF_CPU_TRACE,\n\tGAUDI2_ETF_PMMU_CS,\n\tGAUDI2_ETF_ROT0_CS,\n\tGAUDI2_ETF_ROT1_CS,\n\tGAUDI2_ETF_ARC_FARM_CS,\n\tGAUDI2_ETF_KDMA_CS,\n\tGAUDI2_ETF_PCIE_VDEC0_CS,\n\tGAUDI2_ETF_PCIE_VDEC1_CS,\n\tGAUDI2_ETF_HBM0_MC0_CS,\n\tGAUDI2_ETF_HBM0_MC1_CS,\n\tGAUDI2_ETF_HBM1_MC0_CS,\n\tGAUDI2_ETF_HBM1_MC1_CS,\n\tGAUDI2_ETF_HBM2_MC0_CS,\n\tGAUDI2_ETF_HBM2_MC1_CS,\n\tGAUDI2_ETF_HBM3_MC0_CS,\n\tGAUDI2_ETF_HBM3_MC1_CS,\n\tGAUDI2_ETF_HBM4_MC0_CS,\n\tGAUDI2_ETF_HBM4_MC1_CS,\n\tGAUDI2_ETF_HBM5_MC0_CS,\n\tGAUDI2_ETF_HBM5_MC1_CS,\n\tGAUDI2_ETF_NIC0_DBG_0,\n\tGAUDI2_ETF_NIC0_DBG_1,\n\tGAUDI2_ETF_NIC1_DBG_0,\n\tGAUDI2_ETF_NIC1_DBG_1,\n\tGAUDI2_ETF_NIC2_DBG_0,\n\tGAUDI2_ETF_NIC2_DBG_1,\n\tGAUDI2_ETF_NIC3_DBG_0,\n\tGAUDI2_ETF_NIC3_DBG_1,\n\tGAUDI2_ETF_NIC4_DBG_0,\n\tGAUDI2_ETF_NIC4_DBG_1,\n\tGAUDI2_ETF_NIC5_DBG_0,\n\tGAUDI2_ETF_NIC5_DBG_1,\n\tGAUDI2_ETF_NIC6_DBG_0,\n\tGAUDI2_ETF_NIC6_DBG_1,\n\tGAUDI2_ETF_NIC7_DBG_0,\n\tGAUDI2_ETF_NIC7_DBG_1,\n\tGAUDI2_ETF_NIC8_DBG_0,\n\tGAUDI2_ETF_NIC8_DBG_1,\n\tGAUDI2_ETF_NIC9_DBG_0,\n\tGAUDI2_ETF_NIC9_DBG_1,\n\tGAUDI2_ETF_NIC10_DBG_0,\n\tGAUDI2_ETF_NIC10_DBG_1,\n\tGAUDI2_ETF_NIC11_DBG_0,\n\tGAUDI2_ETF_NIC11_DBG_1,\n\tGAUDI2_ETF_LAST = GAUDI2_ETF_NIC11_DBG_1\n};\n\nenum gaudi2_debug_funnel_regs_index {\n\tGAUDI2_FUNNEL_FIRST = 0,\n\tGAUDI2_FUNNEL_DCORE0_TPC0_EML = GAUDI2_FUNNEL_FIRST,\n\tGAUDI2_FUNNEL_DCORE0_TPC1_EML,\n\tGAUDI2_FUNNEL_DCORE0_TPC2_EML,\n\tGAUDI2_FUNNEL_DCORE0_TPC3_EML,\n\tGAUDI2_FUNNEL_DCORE0_TPC4_EML,\n\tGAUDI2_FUNNEL_DCORE0_TPC5_EML,\n\tGAUDI2_FUNNEL_DCORE0_TPC6_EML,\n\tGAUDI2_FUNNEL_DCORE1_TPC0_EML,\n\tGAUDI2_FUNNEL_DCORE1_TPC1_EML,\n\tGAUDI2_FUNNEL_DCORE1_TPC2_EML,\n\tGAUDI2_FUNNEL_DCORE1_TPC3_EML,\n\tGAUDI2_FUNNEL_DCORE1_TPC4_EML,\n\tGAUDI2_FUNNEL_DCORE1_TPC5_EML,\n\tGAUDI2_FUNNEL_DCORE2_TPC0_EML,\n\tGAUDI2_FUNNEL_DCORE2_TPC1_EML,\n\tGAUDI2_FUNNEL_DCORE2_TPC2_EML,\n\tGAUDI2_FUNNEL_DCORE2_TPC3_EML,\n\tGAUDI2_FUNNEL_DCORE2_TPC4_EML,\n\tGAUDI2_FUNNEL_DCORE2_TPC5_EML,\n\tGAUDI2_FUNNEL_DCORE3_TPC0_EML,\n\tGAUDI2_FUNNEL_DCORE3_TPC1_EML,\n\tGAUDI2_FUNNEL_DCORE3_TPC2_EML,\n\tGAUDI2_FUNNEL_DCORE3_TPC3_EML,\n\tGAUDI2_FUNNEL_DCORE3_TPC4_EML,\n\tGAUDI2_FUNNEL_DCORE3_TPC5_EML,\n\tGAUDI2_FUNNEL_DCORE0_XFT,\n\tGAUDI2_FUNNEL_DCORE0_TFT0,\n\tGAUDI2_FUNNEL_DCORE0_TFT1,\n\tGAUDI2_FUNNEL_DCORE0_TFT2,\n\tGAUDI2_FUNNEL_DCORE0_RTR0,\n\tGAUDI2_FUNNEL_DCORE0_RTR1,\n\tGAUDI2_FUNNEL_DCORE0_RTR2,\n\tGAUDI2_FUNNEL_DCORE0_RTR3,\n\tGAUDI2_FUNNEL_DCORE0_RTR4,\n\tGAUDI2_FUNNEL_DCORE0_MIF0,\n\tGAUDI2_FUNNEL_DCORE0_RTR5,\n\tGAUDI2_FUNNEL_DCORE0_MIF1,\n\tGAUDI2_FUNNEL_DCORE0_RTR6,\n\tGAUDI2_FUNNEL_DCORE0_MIF2,\n\tGAUDI2_FUNNEL_DCORE0_RTR7,\n\tGAUDI2_FUNNEL_DCORE0_MIF3,\n\tGAUDI2_FUNNEL_DCORE1_XFT,\n\tGAUDI2_FUNNEL_DCORE1_TFT0,\n\tGAUDI2_FUNNEL_DCORE1_TFT1,\n\tGAUDI2_FUNNEL_DCORE1_TFT2,\n\tGAUDI2_FUNNEL_DCORE1_RTR0,\n\tGAUDI2_FUNNEL_DCORE1_MIF0,\n\tGAUDI2_FUNNEL_DCORE1_RTR1,\n\tGAUDI2_FUNNEL_DCORE1_MIF1,\n\tGAUDI2_FUNNEL_DCORE1_RTR2,\n\tGAUDI2_FUNNEL_DCORE1_MIF2,\n\tGAUDI2_FUNNEL_DCORE1_RTR3,\n\tGAUDI2_FUNNEL_DCORE1_MIF3,\n\tGAUDI2_FUNNEL_DCORE1_RTR4,\n\tGAUDI2_FUNNEL_DCORE1_RTR5,\n\tGAUDI2_FUNNEL_DCORE1_RTR6,\n\tGAUDI2_FUNNEL_DCORE1_RTR7,\n\tGAUDI2_FUNNEL_DCORE2_XFT,\n\tGAUDI2_FUNNEL_DCORE2_TFT0,\n\tGAUDI2_FUNNEL_DCORE2_TFT1,\n\tGAUDI2_FUNNEL_DCORE2_TFT2,\n\tGAUDI2_FUNNEL_DCORE2_RTR0,\n\tGAUDI2_FUNNEL_DCORE2_RTR1,\n\tGAUDI2_FUNNEL_DCORE2_RTR2,\n\tGAUDI2_FUNNEL_DCORE2_RTR3,\n\tGAUDI2_FUNNEL_DCORE2_RTR4,\n\tGAUDI2_FUNNEL_DCORE2_MIF0,\n\tGAUDI2_FUNNEL_DCORE2_RTR5,\n\tGAUDI2_FUNNEL_DCORE2_MIF1,\n\tGAUDI2_FUNNEL_DCORE2_RTR6,\n\tGAUDI2_FUNNEL_DCORE2_MIF2,\n\tGAUDI2_FUNNEL_DCORE2_RTR7,\n\tGAUDI2_FUNNEL_DCORE2_MIF3,\n\tGAUDI2_FUNNEL_DCORE3_XFT,\n\tGAUDI2_FUNNEL_DCORE3_TFT0,\n\tGAUDI2_FUNNEL_DCORE3_TFT1,\n\tGAUDI2_FUNNEL_DCORE3_TFT2,\n\tGAUDI2_FUNNEL_DCORE3_RTR0,\n\tGAUDI2_FUNNEL_DCORE3_MIF0,\n\tGAUDI2_FUNNEL_DCORE3_RTR1,\n\tGAUDI2_FUNNEL_DCORE3_MIF1,\n\tGAUDI2_FUNNEL_DCORE3_RTR2,\n\tGAUDI2_FUNNEL_DCORE3_MIF2,\n\tGAUDI2_FUNNEL_DCORE3_RTR3,\n\tGAUDI2_FUNNEL_DCORE3_MIF3,\n\tGAUDI2_FUNNEL_DCORE3_RTR4,\n\tGAUDI2_FUNNEL_DCORE3_RTR5,\n\tGAUDI2_FUNNEL_DCORE3_RTR6,\n\tGAUDI2_FUNNEL_DCORE3_RTR7,\n\tGAUDI2_FUNNEL_PSOC,\n\tGAUDI2_FUNNEL_PSOC_ARC0,\n\tGAUDI2_FUNNEL_PSOC_ARC1,\n\tGAUDI2_FUNNEL_XDMA,\n\tGAUDI2_FUNNEL_CPU,\n\tGAUDI2_FUNNEL_PMMU,\n\tGAUDI2_FUNNEL_PMMU_DEC,\n\tGAUDI2_FUNNEL_DCORE0_XBAR_MID,\n\tGAUDI2_FUNNEL_DCORE0_XBAR_EDGE,\n\tGAUDI2_FUNNEL_DCORE1_XBAR_MID,\n\tGAUDI2_FUNNEL_DCORE1_XBAR_EDGE,\n\tGAUDI2_FUNNEL_DCORE2_XBAR_MID,\n\tGAUDI2_FUNNEL_DCORE2_XBAR_EDGE,\n\tGAUDI2_FUNNEL_DCORE3_XBAR_MID,\n\tGAUDI2_FUNNEL_DCORE3_XBAR_EDGE,\n\tGAUDI2_FUNNEL_ARC_FARM,\n\tGAUDI2_FUNNEL_HBM0_MC0,\n\tGAUDI2_FUNNEL_HBM0_MC1,\n\tGAUDI2_FUNNEL_HBM1_MC0,\n\tGAUDI2_FUNNEL_HBM1_MC1,\n\tGAUDI2_FUNNEL_HBM2_MC0,\n\tGAUDI2_FUNNEL_HBM2_MC1,\n\tGAUDI2_FUNNEL_HBM3_MC0,\n\tGAUDI2_FUNNEL_HBM3_MC1,\n\tGAUDI2_FUNNEL_HBM4_MC0,\n\tGAUDI2_FUNNEL_HBM4_MC1,\n\tGAUDI2_FUNNEL_HBM5_MC0,\n\tGAUDI2_FUNNEL_HBM5_MC1,\n\tGAUDI2_FUNNEL_NIC0_DBG_TX,\n\tGAUDI2_FUNNEL_NIC0_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC1_DBG_TX,\n\tGAUDI2_FUNNEL_NIC1_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC2_DBG_TX,\n\tGAUDI2_FUNNEL_NIC2_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC3_DBG_TX,\n\tGAUDI2_FUNNEL_NIC3_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC4_DBG_TX,\n\tGAUDI2_FUNNEL_NIC4_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC5_DBG_TX,\n\tGAUDI2_FUNNEL_NIC5_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC6_DBG_TX,\n\tGAUDI2_FUNNEL_NIC6_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC7_DBG_TX,\n\tGAUDI2_FUNNEL_NIC7_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC8_DBG_TX,\n\tGAUDI2_FUNNEL_NIC8_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC9_DBG_TX,\n\tGAUDI2_FUNNEL_NIC9_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC10_DBG_TX,\n\tGAUDI2_FUNNEL_NIC10_DBG_NCH,\n\tGAUDI2_FUNNEL_NIC11_DBG_TX,\n\tGAUDI2_FUNNEL_NIC11_DBG_NCH,\n\tGAUDI2_FUNNEL_LAST = GAUDI2_FUNNEL_NIC11_DBG_NCH\n};\n\nenum gaudi2_debug_bmon_regs_index {\n\tGAUDI2_BMON_FIRST = 0,\n\tGAUDI2_BMON_DCORE0_TPC0_EML_0 = GAUDI2_BMON_FIRST,\n\tGAUDI2_BMON_DCORE0_TPC0_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC0_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC0_EML_3,\n\tGAUDI2_BMON_DCORE0_TPC1_EML_0,\n\tGAUDI2_BMON_DCORE0_TPC1_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC1_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC1_EML_3,\n\tGAUDI2_BMON_DCORE0_TPC2_EML_0,\n\tGAUDI2_BMON_DCORE0_TPC2_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC2_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC2_EML_3,\n\tGAUDI2_BMON_DCORE0_TPC3_EML_0,\n\tGAUDI2_BMON_DCORE0_TPC3_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC3_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC3_EML_3,\n\tGAUDI2_BMON_DCORE0_TPC4_EML_0,\n\tGAUDI2_BMON_DCORE0_TPC4_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC4_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC4_EML_3,\n\tGAUDI2_BMON_DCORE0_TPC5_EML_0,\n\tGAUDI2_BMON_DCORE0_TPC5_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC5_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC5_EML_3,\n\tGAUDI2_BMON_DCORE0_TPC6_EML_0,\n\tGAUDI2_BMON_DCORE0_TPC6_EML_1,\n\tGAUDI2_BMON_DCORE0_TPC6_EML_2,\n\tGAUDI2_BMON_DCORE0_TPC6_EML_3,\n\tGAUDI2_BMON_DCORE1_TPC0_EML_0,\n\tGAUDI2_BMON_DCORE1_TPC0_EML_1,\n\tGAUDI2_BMON_DCORE1_TPC0_EML_2,\n\tGAUDI2_BMON_DCORE1_TPC0_EML_3,\n\tGAUDI2_BMON_DCORE1_TPC1_EML_0,\n\tGAUDI2_BMON_DCORE1_TPC1_EML_1,\n\tGAUDI2_BMON_DCORE1_TPC1_EML_2,\n\tGAUDI2_BMON_DCORE1_TPC1_EML_3,\n\tGAUDI2_BMON_DCORE1_TPC2_EML_0,\n\tGAUDI2_BMON_DCORE1_TPC2_EML_1,\n\tGAUDI2_BMON_DCORE1_TPC2_EML_2,\n\tGAUDI2_BMON_DCORE1_TPC2_EML_3,\n\tGAUDI2_BMON_DCORE1_TPC3_EML_0,\n\tGAUDI2_BMON_DCORE1_TPC3_EML_1,\n\tGAUDI2_BMON_DCORE1_TPC3_EML_2,\n\tGAUDI2_BMON_DCORE1_TPC3_EML_3,\n\tGAUDI2_BMON_DCORE1_TPC4_EML_0,\n\tGAUDI2_BMON_DCORE1_TPC4_EML_1,\n\tGAUDI2_BMON_DCORE1_TPC4_EML_2,\n\tGAUDI2_BMON_DCORE1_TPC4_EML_3,\n\tGAUDI2_BMON_DCORE1_TPC5_EML_0,\n\tGAUDI2_BMON_DCORE1_TPC5_EML_1,\n\tGAUDI2_BMON_DCORE1_TPC5_EML_2,\n\tGAUDI2_BMON_DCORE1_TPC5_EML_3,\n\tGAUDI2_BMON_DCORE2_TPC0_EML_0,\n\tGAUDI2_BMON_DCORE2_TPC0_EML_1,\n\tGAUDI2_BMON_DCORE2_TPC0_EML_2,\n\tGAUDI2_BMON_DCORE2_TPC0_EML_3,\n\tGAUDI2_BMON_DCORE2_TPC1_EML_0,\n\tGAUDI2_BMON_DCORE2_TPC1_EML_1,\n\tGAUDI2_BMON_DCORE2_TPC1_EML_2,\n\tGAUDI2_BMON_DCORE2_TPC1_EML_3,\n\tGAUDI2_BMON_DCORE2_TPC2_EML_0,\n\tGAUDI2_BMON_DCORE2_TPC2_EML_1,\n\tGAUDI2_BMON_DCORE2_TPC2_EML_2,\n\tGAUDI2_BMON_DCORE2_TPC2_EML_3,\n\tGAUDI2_BMON_DCORE2_TPC3_EML_0,\n\tGAUDI2_BMON_DCORE2_TPC3_EML_1,\n\tGAUDI2_BMON_DCORE2_TPC3_EML_2,\n\tGAUDI2_BMON_DCORE2_TPC3_EML_3,\n\tGAUDI2_BMON_DCORE2_TPC4_EML_0,\n\tGAUDI2_BMON_DCORE2_TPC4_EML_1,\n\tGAUDI2_BMON_DCORE2_TPC4_EML_2,\n\tGAUDI2_BMON_DCORE2_TPC4_EML_3,\n\tGAUDI2_BMON_DCORE2_TPC5_EML_0,\n\tGAUDI2_BMON_DCORE2_TPC5_EML_1,\n\tGAUDI2_BMON_DCORE2_TPC5_EML_2,\n\tGAUDI2_BMON_DCORE2_TPC5_EML_3,\n\tGAUDI2_BMON_DCORE3_TPC0_EML_0,\n\tGAUDI2_BMON_DCORE3_TPC0_EML_1,\n\tGAUDI2_BMON_DCORE3_TPC0_EML_2,\n\tGAUDI2_BMON_DCORE3_TPC0_EML_3,\n\tGAUDI2_BMON_DCORE3_TPC1_EML_0,\n\tGAUDI2_BMON_DCORE3_TPC1_EML_1,\n\tGAUDI2_BMON_DCORE3_TPC1_EML_2,\n\tGAUDI2_BMON_DCORE3_TPC1_EML_3,\n\tGAUDI2_BMON_DCORE3_TPC2_EML_0,\n\tGAUDI2_BMON_DCORE3_TPC2_EML_1,\n\tGAUDI2_BMON_DCORE3_TPC2_EML_2,\n\tGAUDI2_BMON_DCORE3_TPC2_EML_3,\n\tGAUDI2_BMON_DCORE3_TPC3_EML_0,\n\tGAUDI2_BMON_DCORE3_TPC3_EML_1,\n\tGAUDI2_BMON_DCORE3_TPC3_EML_2,\n\tGAUDI2_BMON_DCORE3_TPC3_EML_3,\n\tGAUDI2_BMON_DCORE3_TPC4_EML_0,\n\tGAUDI2_BMON_DCORE3_TPC4_EML_1,\n\tGAUDI2_BMON_DCORE3_TPC4_EML_2,\n\tGAUDI2_BMON_DCORE3_TPC4_EML_3,\n\tGAUDI2_BMON_DCORE3_TPC5_EML_0,\n\tGAUDI2_BMON_DCORE3_TPC5_EML_1,\n\tGAUDI2_BMON_DCORE3_TPC5_EML_2,\n\tGAUDI2_BMON_DCORE3_TPC5_EML_3,\n\tGAUDI2_BMON_DCORE0_HMMU0_0,\n\tGAUDI2_BMON_DCORE0_HMMU0_1,\n\tGAUDI2_BMON_DCORE0_HMMU0_3,\n\tGAUDI2_BMON_DCORE0_HMMU0_2,\n\tGAUDI2_BMON_DCORE0_HMMU0_4,\n\tGAUDI2_BMON_DCORE0_HMMU1_0,\n\tGAUDI2_BMON_DCORE0_HMMU1_1,\n\tGAUDI2_BMON_DCORE0_HMMU1_3,\n\tGAUDI2_BMON_DCORE0_HMMU1_2,\n\tGAUDI2_BMON_DCORE0_HMMU1_4,\n\tGAUDI2_BMON_DCORE0_HMMU2_0,\n\tGAUDI2_BMON_DCORE0_HMMU2_1,\n\tGAUDI2_BMON_DCORE0_HMMU2_3,\n\tGAUDI2_BMON_DCORE0_HMMU2_2,\n\tGAUDI2_BMON_DCORE0_HMMU2_4,\n\tGAUDI2_BMON_DCORE0_HMMU3_0,\n\tGAUDI2_BMON_DCORE0_HMMU3_1,\n\tGAUDI2_BMON_DCORE0_HMMU3_3,\n\tGAUDI2_BMON_DCORE0_HMMU3_2,\n\tGAUDI2_BMON_DCORE0_HMMU3_4,\n\tGAUDI2_BMON_DCORE0_MME_CTRL_0,\n\tGAUDI2_BMON_DCORE0_MME_CTRL_1,\n\tGAUDI2_BMON_DCORE0_MME_CTRL_2,\n\tGAUDI2_BMON_DCORE0_MME_CTRL_3,\n\tGAUDI2_BMON_DCORE0_MME_SBTE0_0,\n\tGAUDI2_BMON_DCORE0_MME_SBTE1_0,\n\tGAUDI2_BMON_DCORE0_MME_SBTE2_0,\n\tGAUDI2_BMON_DCORE0_MME_SBTE3_0,\n\tGAUDI2_BMON_DCORE0_MME_SBTE4_0,\n\tGAUDI2_BMON_DCORE0_MME_ACC_0,\n\tGAUDI2_BMON_DCORE0_MME_ACC_1,\n\tGAUDI2_BMON_DCORE0_SM,\n\tGAUDI2_BMON_DCORE0_SM_1,\n\tGAUDI2_BMON_DCORE0_EDMA0_0,\n\tGAUDI2_BMON_DCORE0_EDMA0_1,\n\tGAUDI2_BMON_DCORE0_EDMA1_0,\n\tGAUDI2_BMON_DCORE0_EDMA1_1,\n\tGAUDI2_BMON_DCORE0_VDEC0_0,\n\tGAUDI2_BMON_DCORE0_VDEC0_1,\n\tGAUDI2_BMON_DCORE0_VDEC0_2,\n\tGAUDI2_BMON_DCORE0_VDEC1_0,\n\tGAUDI2_BMON_DCORE0_VDEC1_1,\n\tGAUDI2_BMON_DCORE0_VDEC1_2,\n\tGAUDI2_BMON_DCORE1_HMMU0_0,\n\tGAUDI2_BMON_DCORE1_HMMU0_1,\n\tGAUDI2_BMON_DCORE1_HMMU0_3,\n\tGAUDI2_BMON_DCORE1_HMMU0_2,\n\tGAUDI2_BMON_DCORE1_HMMU0_4,\n\tGAUDI2_BMON_DCORE1_HMMU1_0,\n\tGAUDI2_BMON_DCORE1_HMMU1_1,\n\tGAUDI2_BMON_DCORE1_HMMU1_3,\n\tGAUDI2_BMON_DCORE1_HMMU1_2,\n\tGAUDI2_BMON_DCORE1_HMMU1_4,\n\tGAUDI2_BMON_DCORE1_HMMU2_0,\n\tGAUDI2_BMON_DCORE1_HMMU2_1,\n\tGAUDI2_BMON_DCORE1_HMMU2_3,\n\tGAUDI2_BMON_DCORE1_HMMU2_2,\n\tGAUDI2_BMON_DCORE1_HMMU2_4,\n\tGAUDI2_BMON_DCORE1_HMMU3_0,\n\tGAUDI2_BMON_DCORE1_HMMU3_1,\n\tGAUDI2_BMON_DCORE1_HMMU3_3,\n\tGAUDI2_BMON_DCORE1_HMMU3_2,\n\tGAUDI2_BMON_DCORE1_HMMU3_4,\n\tGAUDI2_BMON_DCORE1_MME_CTRL_0,\n\tGAUDI2_BMON_DCORE1_MME_CTRL_1,\n\tGAUDI2_BMON_DCORE1_MME_CTRL_2,\n\tGAUDI2_BMON_DCORE1_MME_CTRL_3,\n\tGAUDI2_BMON_DCORE1_MME_SBTE0_0,\n\tGAUDI2_BMON_DCORE1_MME_SBTE1_0,\n\tGAUDI2_BMON_DCORE1_MME_SBTE2_0,\n\tGAUDI2_BMON_DCORE1_MME_SBTE3_0,\n\tGAUDI2_BMON_DCORE1_MME_SBTE4_0,\n\tGAUDI2_BMON_DCORE1_MME_ACC_0,\n\tGAUDI2_BMON_DCORE1_MME_ACC_1,\n\tGAUDI2_BMON_DCORE1_SM,\n\tGAUDI2_BMON_DCORE1_SM_1,\n\tGAUDI2_BMON_DCORE1_EDMA0_0,\n\tGAUDI2_BMON_DCORE1_EDMA0_1,\n\tGAUDI2_BMON_DCORE1_EDMA1_0,\n\tGAUDI2_BMON_DCORE1_EDMA1_1,\n\tGAUDI2_BMON_DCORE1_VDEC0_0,\n\tGAUDI2_BMON_DCORE1_VDEC0_1,\n\tGAUDI2_BMON_DCORE1_VDEC0_2,\n\tGAUDI2_BMON_DCORE1_VDEC1_0,\n\tGAUDI2_BMON_DCORE1_VDEC1_1,\n\tGAUDI2_BMON_DCORE1_VDEC1_2,\n\tGAUDI2_BMON_DCORE2_HMMU0_0,\n\tGAUDI2_BMON_DCORE2_HMMU0_1,\n\tGAUDI2_BMON_DCORE2_HMMU0_3,\n\tGAUDI2_BMON_DCORE2_HMMU0_2,\n\tGAUDI2_BMON_DCORE2_HMMU0_4,\n\tGAUDI2_BMON_DCORE2_HMMU1_0,\n\tGAUDI2_BMON_DCORE2_HMMU1_1,\n\tGAUDI2_BMON_DCORE2_HMMU1_3,\n\tGAUDI2_BMON_DCORE2_HMMU1_2,\n\tGAUDI2_BMON_DCORE2_HMMU1_4,\n\tGAUDI2_BMON_DCORE2_HMMU2_0,\n\tGAUDI2_BMON_DCORE2_HMMU2_1,\n\tGAUDI2_BMON_DCORE2_HMMU2_3,\n\tGAUDI2_BMON_DCORE2_HMMU2_2,\n\tGAUDI2_BMON_DCORE2_HMMU2_4,\n\tGAUDI2_BMON_DCORE2_HMMU3_0,\n\tGAUDI2_BMON_DCORE2_HMMU3_1,\n\tGAUDI2_BMON_DCORE2_HMMU3_3,\n\tGAUDI2_BMON_DCORE2_HMMU3_2,\n\tGAUDI2_BMON_DCORE2_HMMU3_4,\n\tGAUDI2_BMON_DCORE2_MME_CTRL_0,\n\tGAUDI2_BMON_DCORE2_MME_CTRL_1,\n\tGAUDI2_BMON_DCORE2_MME_CTRL_2,\n\tGAUDI2_BMON_DCORE2_MME_CTRL_3,\n\tGAUDI2_BMON_DCORE2_MME_SBTE0_0,\n\tGAUDI2_BMON_DCORE2_MME_SBTE1_0,\n\tGAUDI2_BMON_DCORE2_MME_SBTE2_0,\n\tGAUDI2_BMON_DCORE2_MME_SBTE3_0,\n\tGAUDI2_BMON_DCORE2_MME_SBTE4_0,\n\tGAUDI2_BMON_DCORE2_MME_ACC_0,\n\tGAUDI2_BMON_DCORE2_MME_ACC_1,\n\tGAUDI2_BMON_DCORE2_SM,\n\tGAUDI2_BMON_DCORE2_SM_1,\n\tGAUDI2_BMON_DCORE2_EDMA0_0,\n\tGAUDI2_BMON_DCORE2_EDMA0_1,\n\tGAUDI2_BMON_DCORE2_EDMA1_0,\n\tGAUDI2_BMON_DCORE2_EDMA1_1,\n\tGAUDI2_BMON_DCORE2_VDEC0_0,\n\tGAUDI2_BMON_DCORE2_VDEC0_1,\n\tGAUDI2_BMON_DCORE2_VDEC0_2,\n\tGAUDI2_BMON_DCORE2_VDEC1_0,\n\tGAUDI2_BMON_DCORE2_VDEC1_1,\n\tGAUDI2_BMON_DCORE2_VDEC1_2,\n\tGAUDI2_BMON_DCORE3_HMMU0_0,\n\tGAUDI2_BMON_DCORE3_HMMU0_1,\n\tGAUDI2_BMON_DCORE3_HMMU0_3,\n\tGAUDI2_BMON_DCORE3_HMMU0_2,\n\tGAUDI2_BMON_DCORE3_HMMU0_4,\n\tGAUDI2_BMON_DCORE3_HMMU1_0,\n\tGAUDI2_BMON_DCORE3_HMMU1_1,\n\tGAUDI2_BMON_DCORE3_HMMU1_3,\n\tGAUDI2_BMON_DCORE3_HMMU1_2,\n\tGAUDI2_BMON_DCORE3_HMMU1_4,\n\tGAUDI2_BMON_DCORE3_HMMU2_0,\n\tGAUDI2_BMON_DCORE3_HMMU2_1,\n\tGAUDI2_BMON_DCORE3_HMMU2_3,\n\tGAUDI2_BMON_DCORE3_HMMU2_2,\n\tGAUDI2_BMON_DCORE3_HMMU2_4,\n\tGAUDI2_BMON_DCORE3_HMMU3_0,\n\tGAUDI2_BMON_DCORE3_HMMU3_1,\n\tGAUDI2_BMON_DCORE3_HMMU3_3,\n\tGAUDI2_BMON_DCORE3_HMMU3_2,\n\tGAUDI2_BMON_DCORE3_HMMU3_4,\n\tGAUDI2_BMON_DCORE3_MME_CTRL_0,\n\tGAUDI2_BMON_DCORE3_MME_CTRL_1,\n\tGAUDI2_BMON_DCORE3_MME_CTRL_2,\n\tGAUDI2_BMON_DCORE3_MME_CTRL_3,\n\tGAUDI2_BMON_DCORE3_MME_SBTE0_0,\n\tGAUDI2_BMON_DCORE3_MME_SBTE1_0,\n\tGAUDI2_BMON_DCORE3_MME_SBTE2_0,\n\tGAUDI2_BMON_DCORE3_MME_SBTE3_0,\n\tGAUDI2_BMON_DCORE3_MME_SBTE4_0,\n\tGAUDI2_BMON_DCORE3_MME_ACC_0,\n\tGAUDI2_BMON_DCORE3_MME_ACC_1,\n\tGAUDI2_BMON_DCORE3_SM,\n\tGAUDI2_BMON_DCORE3_SM_1,\n\tGAUDI2_BMON_DCORE3_EDMA0_0,\n\tGAUDI2_BMON_DCORE3_EDMA0_1,\n\tGAUDI2_BMON_DCORE3_EDMA1_0,\n\tGAUDI2_BMON_DCORE3_EDMA1_1,\n\tGAUDI2_BMON_DCORE3_VDEC0_0,\n\tGAUDI2_BMON_DCORE3_VDEC0_1,\n\tGAUDI2_BMON_DCORE3_VDEC0_2,\n\tGAUDI2_BMON_DCORE3_VDEC1_0,\n\tGAUDI2_BMON_DCORE3_VDEC1_1,\n\tGAUDI2_BMON_DCORE3_VDEC1_2,\n\tGAUDI2_BMON_PCIE_MSTR_WR,\n\tGAUDI2_BMON_PCIE_MSTR_RD,\n\tGAUDI2_BMON_PCIE_SLV_WR,\n\tGAUDI2_BMON_PCIE_SLV_RD,\n\tGAUDI2_BMON_PSOC_ARC0_0,\n\tGAUDI2_BMON_PSOC_ARC0_1,\n\tGAUDI2_BMON_PSOC_ARC1_0,\n\tGAUDI2_BMON_PSOC_ARC1_1,\n\tGAUDI2_BMON_PDMA0_0,\n\tGAUDI2_BMON_PDMA0_1,\n\tGAUDI2_BMON_PDMA1_0,\n\tGAUDI2_BMON_PDMA1_1,\n\tGAUDI2_BMON_CPU_WR,\n\tGAUDI2_BMON_CPU_RD,\n\tGAUDI2_BMON_PMMU_0,\n\tGAUDI2_BMON_PMMU_1,\n\tGAUDI2_BMON_PMMU_2,\n\tGAUDI2_BMON_PMMU_3,\n\tGAUDI2_BMON_PMMU_4,\n\tGAUDI2_BMON_ROT0_0,\n\tGAUDI2_BMON_ROT0_1,\n\tGAUDI2_BMON_ROT0_2,\n\tGAUDI2_BMON_ROT0_3,\n\tGAUDI2_BMON_ROT1_0,\n\tGAUDI2_BMON_ROT1_1,\n\tGAUDI2_BMON_ROT1_2,\n\tGAUDI2_BMON_ROT1_3,\n\tGAUDI2_BMON_ARC_FARM_0,\n\tGAUDI2_BMON_ARC_FARM_1,\n\tGAUDI2_BMON_ARC_FARM_2,\n\tGAUDI2_BMON_ARC_FARM_3,\n\tGAUDI2_BMON_KDMA_0,\n\tGAUDI2_BMON_KDMA_1,\n\tGAUDI2_BMON_KDMA_2,\n\tGAUDI2_BMON_KDMA_3,\n\tGAUDI2_BMON_PCIE_VDEC0_0,\n\tGAUDI2_BMON_PCIE_VDEC0_1,\n\tGAUDI2_BMON_PCIE_VDEC0_2,\n\tGAUDI2_BMON_PCIE_VDEC1_0,\n\tGAUDI2_BMON_PCIE_VDEC1_1,\n\tGAUDI2_BMON_PCIE_VDEC1_2,\n\tGAUDI2_BMON_NIC0_DBG_0_0,\n\tGAUDI2_BMON_NIC0_DBG_1_0,\n\tGAUDI2_BMON_NIC0_DBG_2_0,\n\tGAUDI2_BMON_NIC0_DBG_0_1,\n\tGAUDI2_BMON_NIC0_DBG_1_1,\n\tGAUDI2_BMON_NIC0_DBG_2_1,\n\tGAUDI2_BMON_NIC1_DBG_0_0,\n\tGAUDI2_BMON_NIC1_DBG_1_0,\n\tGAUDI2_BMON_NIC1_DBG_2_0,\n\tGAUDI2_BMON_NIC1_DBG_0_1,\n\tGAUDI2_BMON_NIC1_DBG_1_1,\n\tGAUDI2_BMON_NIC1_DBG_2_1,\n\tGAUDI2_BMON_NIC2_DBG_0_0,\n\tGAUDI2_BMON_NIC2_DBG_1_0,\n\tGAUDI2_BMON_NIC2_DBG_2_0,\n\tGAUDI2_BMON_NIC2_DBG_0_1,\n\tGAUDI2_BMON_NIC2_DBG_1_1,\n\tGAUDI2_BMON_NIC2_DBG_2_1,\n\tGAUDI2_BMON_NIC3_DBG_0_0,\n\tGAUDI2_BMON_NIC3_DBG_1_0,\n\tGAUDI2_BMON_NIC3_DBG_2_0,\n\tGAUDI2_BMON_NIC3_DBG_0_1,\n\tGAUDI2_BMON_NIC3_DBG_1_1,\n\tGAUDI2_BMON_NIC3_DBG_2_1,\n\tGAUDI2_BMON_NIC4_DBG_0_0,\n\tGAUDI2_BMON_NIC4_DBG_1_0,\n\tGAUDI2_BMON_NIC4_DBG_2_0,\n\tGAUDI2_BMON_NIC4_DBG_0_1,\n\tGAUDI2_BMON_NIC4_DBG_1_1,\n\tGAUDI2_BMON_NIC4_DBG_2_1,\n\tGAUDI2_BMON_NIC5_DBG_0_0,\n\tGAUDI2_BMON_NIC5_DBG_1_0,\n\tGAUDI2_BMON_NIC5_DBG_2_0,\n\tGAUDI2_BMON_NIC5_DBG_0_1,\n\tGAUDI2_BMON_NIC5_DBG_1_1,\n\tGAUDI2_BMON_NIC5_DBG_2_1,\n\tGAUDI2_BMON_NIC6_DBG_0_0,\n\tGAUDI2_BMON_NIC6_DBG_1_0,\n\tGAUDI2_BMON_NIC6_DBG_2_0,\n\tGAUDI2_BMON_NIC6_DBG_0_1,\n\tGAUDI2_BMON_NIC6_DBG_1_1,\n\tGAUDI2_BMON_NIC6_DBG_2_1,\n\tGAUDI2_BMON_NIC7_DBG_0_0,\n\tGAUDI2_BMON_NIC7_DBG_1_0,\n\tGAUDI2_BMON_NIC7_DBG_2_0,\n\tGAUDI2_BMON_NIC7_DBG_0_1,\n\tGAUDI2_BMON_NIC7_DBG_1_1,\n\tGAUDI2_BMON_NIC7_DBG_2_1,\n\tGAUDI2_BMON_NIC8_DBG_0_0,\n\tGAUDI2_BMON_NIC8_DBG_1_0,\n\tGAUDI2_BMON_NIC8_DBG_2_0,\n\tGAUDI2_BMON_NIC8_DBG_0_1,\n\tGAUDI2_BMON_NIC8_DBG_1_1,\n\tGAUDI2_BMON_NIC8_DBG_2_1,\n\tGAUDI2_BMON_NIC9_DBG_0_0,\n\tGAUDI2_BMON_NIC9_DBG_1_0,\n\tGAUDI2_BMON_NIC9_DBG_2_0,\n\tGAUDI2_BMON_NIC9_DBG_0_1,\n\tGAUDI2_BMON_NIC9_DBG_1_1,\n\tGAUDI2_BMON_NIC9_DBG_2_1,\n\tGAUDI2_BMON_NIC10_DBG_0_0,\n\tGAUDI2_BMON_NIC10_DBG_1_0,\n\tGAUDI2_BMON_NIC10_DBG_2_0,\n\tGAUDI2_BMON_NIC10_DBG_0_1,\n\tGAUDI2_BMON_NIC10_DBG_1_1,\n\tGAUDI2_BMON_NIC10_DBG_2_1,\n\tGAUDI2_BMON_NIC11_DBG_0_0,\n\tGAUDI2_BMON_NIC11_DBG_1_0,\n\tGAUDI2_BMON_NIC11_DBG_2_0,\n\tGAUDI2_BMON_NIC11_DBG_0_1,\n\tGAUDI2_BMON_NIC11_DBG_1_1,\n\tGAUDI2_BMON_NIC11_DBG_2_1,\n\tGAUDI2_BMON_LAST = GAUDI2_BMON_NIC11_DBG_2_1\n};\n\nenum gaudi2_debug_spmu_regs_index {\n\tGAUDI2_SPMU_FIRST = 0,\n\tGAUDI2_SPMU_DCORE0_TPC0_EML = GAUDI2_SPMU_FIRST,\n\tGAUDI2_SPMU_DCORE0_TPC1_EML,\n\tGAUDI2_SPMU_DCORE0_TPC2_EML,\n\tGAUDI2_SPMU_DCORE0_TPC3_EML,\n\tGAUDI2_SPMU_DCORE0_TPC4_EML,\n\tGAUDI2_SPMU_DCORE0_TPC5_EML,\n\tGAUDI2_SPMU_DCORE0_TPC6_EML,\n\tGAUDI2_SPMU_DCORE1_TPC0_EML,\n\tGAUDI2_SPMU_DCORE1_TPC1_EML,\n\tGAUDI2_SPMU_DCORE1_TPC2_EML,\n\tGAUDI2_SPMU_DCORE1_TPC3_EML,\n\tGAUDI2_SPMU_DCORE1_TPC4_EML,\n\tGAUDI2_SPMU_DCORE1_TPC5_EML,\n\tGAUDI2_SPMU_DCORE2_TPC0_EML,\n\tGAUDI2_SPMU_DCORE2_TPC1_EML,\n\tGAUDI2_SPMU_DCORE2_TPC2_EML,\n\tGAUDI2_SPMU_DCORE2_TPC3_EML,\n\tGAUDI2_SPMU_DCORE2_TPC4_EML,\n\tGAUDI2_SPMU_DCORE2_TPC5_EML,\n\tGAUDI2_SPMU_DCORE3_TPC0_EML,\n\tGAUDI2_SPMU_DCORE3_TPC1_EML,\n\tGAUDI2_SPMU_DCORE3_TPC2_EML,\n\tGAUDI2_SPMU_DCORE3_TPC3_EML,\n\tGAUDI2_SPMU_DCORE3_TPC4_EML,\n\tGAUDI2_SPMU_DCORE3_TPC5_EML,\n\tGAUDI2_SPMU_DCORE0_HMMU0_CS,\n\tGAUDI2_SPMU_DCORE0_HMMU1_CS,\n\tGAUDI2_SPMU_DCORE0_HMMU2_CS,\n\tGAUDI2_SPMU_DCORE0_HMMU3_CS,\n\tGAUDI2_SPMU_DCORE0_MME_CTRL,\n\tGAUDI2_SPMU_DCORE0_MME_SBTE0,\n\tGAUDI2_SPMU_DCORE0_MME_SBTE1,\n\tGAUDI2_SPMU_DCORE0_MME_SBTE2,\n\tGAUDI2_SPMU_DCORE0_MME_SBTE3,\n\tGAUDI2_SPMU_DCORE0_MME_SBTE4,\n\tGAUDI2_SPMU_DCORE0_MME_ACC,\n\tGAUDI2_SPMU_DCORE0_SM,\n\tGAUDI2_SPMU_DCORE0_EDMA0_CS,\n\tGAUDI2_SPMU_DCORE0_EDMA1_CS,\n\tGAUDI2_SPMU_DCORE0_VDEC0_CS,\n\tGAUDI2_SPMU_DCORE0_VDEC1_CS,\n\tGAUDI2_SPMU_DCORE1_HMMU0_CS,\n\tGAUDI2_SPMU_DCORE1_HMMU1_CS,\n\tGAUDI2_SPMU_DCORE1_HMMU2_CS,\n\tGAUDI2_SPMU_DCORE1_HMMU3_CS,\n\tGAUDI2_SPMU_DCORE1_MME_CTRL,\n\tGAUDI2_SPMU_DCORE1_MME_SBTE0,\n\tGAUDI2_SPMU_DCORE1_MME_SBTE1,\n\tGAUDI2_SPMU_DCORE1_MME_SBTE2,\n\tGAUDI2_SPMU_DCORE1_MME_SBTE3,\n\tGAUDI2_SPMU_DCORE1_MME_SBTE4,\n\tGAUDI2_SPMU_DCORE1_MME_ACC,\n\tGAUDI2_SPMU_DCORE1_SM,\n\tGAUDI2_SPMU_DCORE1_EDMA0_CS,\n\tGAUDI2_SPMU_DCORE1_EDMA1_CS,\n\tGAUDI2_SPMU_DCORE1_VDEC0_CS,\n\tGAUDI2_SPMU_DCORE1_VDEC1_CS,\n\tGAUDI2_SPMU_DCORE2_HMMU0_CS,\n\tGAUDI2_SPMU_DCORE2_HMMU1_CS,\n\tGAUDI2_SPMU_DCORE2_HMMU2_CS,\n\tGAUDI2_SPMU_DCORE2_HMMU3_CS,\n\tGAUDI2_SPMU_DCORE2_MME_CTRL,\n\tGAUDI2_SPMU_DCORE2_MME_SBTE0,\n\tGAUDI2_SPMU_DCORE2_MME_SBTE1,\n\tGAUDI2_SPMU_DCORE2_MME_SBTE2,\n\tGAUDI2_SPMU_DCORE2_MME_SBTE3,\n\tGAUDI2_SPMU_DCORE2_MME_SBTE4,\n\tGAUDI2_SPMU_DCORE2_MME_ACC,\n\tGAUDI2_SPMU_DCORE2_SM,\n\tGAUDI2_SPMU_DCORE2_EDMA0_CS,\n\tGAUDI2_SPMU_DCORE2_EDMA1_CS,\n\tGAUDI2_SPMU_DCORE2_VDEC0_CS,\n\tGAUDI2_SPMU_DCORE2_VDEC1_CS,\n\tGAUDI2_SPMU_DCORE3_HMMU0_CS,\n\tGAUDI2_SPMU_DCORE3_HMMU1_CS,\n\tGAUDI2_SPMU_DCORE3_HMMU2_CS,\n\tGAUDI2_SPMU_DCORE3_HMMU3_CS,\n\tGAUDI2_SPMU_DCORE3_MME_CTRL,\n\tGAUDI2_SPMU_DCORE3_MME_SBTE0,\n\tGAUDI2_SPMU_DCORE3_MME_SBTE1,\n\tGAUDI2_SPMU_DCORE3_MME_SBTE2,\n\tGAUDI2_SPMU_DCORE3_MME_SBTE3,\n\tGAUDI2_SPMU_DCORE3_MME_SBTE4,\n\tGAUDI2_SPMU_DCORE3_MME_ACC,\n\tGAUDI2_SPMU_DCORE3_SM,\n\tGAUDI2_SPMU_DCORE3_EDMA0_CS,\n\tGAUDI2_SPMU_DCORE3_EDMA1_CS,\n\tGAUDI2_SPMU_DCORE3_VDEC0_CS,\n\tGAUDI2_SPMU_DCORE3_VDEC1_CS,\n\tGAUDI2_SPMU_PCIE,\n\tGAUDI2_SPMU_PSOC_ARC0_CS,\n\tGAUDI2_SPMU_PSOC_ARC1_CS,\n\tGAUDI2_SPMU_PDMA0_CS,\n\tGAUDI2_SPMU_PDMA1_CS,\n\tGAUDI2_SPMU_PMMU_CS,\n\tGAUDI2_SPMU_ROT0_CS,\n\tGAUDI2_SPMU_ROT1_CS,\n\tGAUDI2_SPMU_ARC_FARM_CS,\n\tGAUDI2_SPMU_KDMA_CS,\n\tGAUDI2_SPMU_PCIE_VDEC0_CS,\n\tGAUDI2_SPMU_PCIE_VDEC1_CS,\n\tGAUDI2_SPMU_HBM0_MC0_CS,\n\tGAUDI2_SPMU_HBM0_MC1_CS,\n\tGAUDI2_SPMU_HBM1_MC0_CS,\n\tGAUDI2_SPMU_HBM1_MC1_CS,\n\tGAUDI2_SPMU_HBM2_MC0_CS,\n\tGAUDI2_SPMU_HBM2_MC1_CS,\n\tGAUDI2_SPMU_HBM3_MC0_CS,\n\tGAUDI2_SPMU_HBM3_MC1_CS,\n\tGAUDI2_SPMU_HBM4_MC0_CS,\n\tGAUDI2_SPMU_HBM4_MC1_CS,\n\tGAUDI2_SPMU_HBM5_MC0_CS,\n\tGAUDI2_SPMU_HBM5_MC1_CS,\n\tGAUDI2_SPMU_NIC0_DBG_0,\n\tGAUDI2_SPMU_NIC0_DBG_1,\n\tGAUDI2_SPMU_NIC1_DBG_0,\n\tGAUDI2_SPMU_NIC1_DBG_1,\n\tGAUDI2_SPMU_NIC2_DBG_0,\n\tGAUDI2_SPMU_NIC2_DBG_1,\n\tGAUDI2_SPMU_NIC3_DBG_0,\n\tGAUDI2_SPMU_NIC3_DBG_1,\n\tGAUDI2_SPMU_NIC4_DBG_0,\n\tGAUDI2_SPMU_NIC4_DBG_1,\n\tGAUDI2_SPMU_NIC5_DBG_0,\n\tGAUDI2_SPMU_NIC5_DBG_1,\n\tGAUDI2_SPMU_NIC6_DBG_0,\n\tGAUDI2_SPMU_NIC6_DBG_1,\n\tGAUDI2_SPMU_NIC7_DBG_0,\n\tGAUDI2_SPMU_NIC7_DBG_1,\n\tGAUDI2_SPMU_NIC8_DBG_0,\n\tGAUDI2_SPMU_NIC8_DBG_1,\n\tGAUDI2_SPMU_NIC9_DBG_0,\n\tGAUDI2_SPMU_NIC9_DBG_1,\n\tGAUDI2_SPMU_NIC10_DBG_0,\n\tGAUDI2_SPMU_NIC10_DBG_1,\n\tGAUDI2_SPMU_NIC11_DBG_0,\n\tGAUDI2_SPMU_NIC11_DBG_1,\n\tGAUDI2_SPMU_LAST = GAUDI2_SPMU_NIC11_DBG_1\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}