<<<
[#insns-c_pop,reftext="c.pop: pop 1 to 4 registers from stack memory, 16-bit encoding"]
=== c.pop

Synopsis::
Pop 1 to 4 registers from stack memory, 16-bit encoding

Mnemonic::
c.pop _{reg_list_1_4}, stack_adj_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x2,      attr: ['OP=C2'] },
    { bits:  2, name: 'rlist2', attr: ['reg_list_1_4'] },
    { bits:  3, name: 0x1,      attr: []},
    { bits:  2, name: 'spimm\[5:4\]',  attr: [] },
    { bits:  1, name: 0x0,      attr: []},
    { bits:  6, name: 0x2b,     attr: ['FUNCT6'] },
],config:{bits:16}}
....

Syntax::

[source,sail]
--
c.pop {<reg_list_1_4> | <xreg_list_1_4>}, <stack_adj>
--

include::pushpop_vars.adoc[]

Description::
This instruction pop (loads) the registers in _reg_list_1_4_ from stack memory, 
and then adjusts the stack pointer by _stack_adj_. 

include::pushpop_rlist2_decode_table.adoc[]
include::c_pop_pseudo_code.adoc[]

<<<

RV32 Assembly examples::

[source,sail]
--
c.pop   {ra, s0-s2}, 48
--

Encoding: _rlist2_=3, _spimm_=2

Equivalent sequence:

[source,sail]
--
lw   s2, 44(sp);
lw   s1, 40(sp);  
lw   s0, 36(sp);  
lw   ra, 32(sp);  
addi sp, sp, 48;
--

[source,sail]
--
c.pop   {ra}, 16
--

Encoding: _rlist2_=0, _spimm_=0

Equivalent sequence:

[source,sail]
--
lw   ra, 12(sp);
addi sp, sp, 16;
--

include::Zces_footer.adoc[]

