#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x652fffa4ee80 .scope module, "t_TrafficLightController" "t_TrafficLightController" 2 1;
 .timescale 0 0;
v0x652fffa6b620_0 .net "Ga", 0 0, v0x652fffa3c5a0_0;  1 drivers
v0x652fffa6b6e0_0 .net "Gb", 0 0, v0x652fffa6aba0_0;  1 drivers
v0x652fffa6b7b0_0 .net "Ra", 0 0, v0x652fffa6ac60_0;  1 drivers
v0x652fffa6b8b0_0 .net "Rb", 0 0, v0x652fffa6ad30_0;  1 drivers
v0x652fffa6b980_0 .var "Sa", 0 0;
v0x652fffa6ba20_0 .var "Sb", 0 0;
v0x652fffa6baf0_0 .net "Ya", 0 0, v0x652fffa6afc0_0;  1 drivers
v0x652fffa6bbc0_0 .net "Yb", 0 0, v0x652fffa6b080_0;  1 drivers
v0x652fffa6bc90_0 .var "clk", 0 0;
v0x652fffa6bd60_0 .var "rst_n", 0 0;
S_0x652fffa4f010 .scope module, "uut" "TrafficLightController" 2 6, 3 1 0, S_0x652fffa4ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sa_i";
    .port_info 1 /INPUT 1 "Sb_i";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /OUTPUT 1 "Ga_o";
    .port_info 5 /OUTPUT 1 "Ya_o";
    .port_info 6 /OUTPUT 1 "Ra_o";
    .port_info 7 /OUTPUT 1 "Gb_o";
    .port_info 8 /OUTPUT 1 "Yb_o";
    .port_info 9 /OUTPUT 1 "Rb_o";
P_0x652fffa0d490 .param/l "S0" 1 3 6, +C4<00000000000000000000000000000000>;
P_0x652fffa0d4d0 .param/l "S1" 1 3 7, +C4<00000000000000000000000000000001>;
P_0x652fffa0d510 .param/l "S10" 1 3 16, +C4<00000000000000000000000000001010>;
P_0x652fffa0d550 .param/l "S11" 1 3 17, +C4<00000000000000000000000000001011>;
P_0x652fffa0d590 .param/l "S12" 1 3 18, +C4<00000000000000000000000000001100>;
P_0x652fffa0d5d0 .param/l "S13" 1 3 19, +C4<00000000000000000000000000001101>;
P_0x652fffa0d610 .param/l "S14" 1 3 20, +C4<00000000000000000000000000001110>;
P_0x652fffa0d650 .param/l "S15" 1 3 21, +C4<00000000000000000000000000001111>;
P_0x652fffa0d690 .param/l "S2" 1 3 8, +C4<00000000000000000000000000000010>;
P_0x652fffa0d6d0 .param/l "S3" 1 3 9, +C4<00000000000000000000000000000011>;
P_0x652fffa0d710 .param/l "S4" 1 3 10, +C4<00000000000000000000000000000100>;
P_0x652fffa0d750 .param/l "S5" 1 3 11, +C4<00000000000000000000000000000101>;
P_0x652fffa0d790 .param/l "S6" 1 3 12, +C4<00000000000000000000000000000110>;
P_0x652fffa0d7d0 .param/l "S7" 1 3 13, +C4<00000000000000000000000000000111>;
P_0x652fffa0d810 .param/l "S8" 1 3 14, +C4<00000000000000000000000000001000>;
P_0x652fffa0d850 .param/l "S9" 1 3 15, +C4<00000000000000000000000000001001>;
v0x652fffa3c5a0_0 .var "Ga_o", 0 0;
v0x652fffa6aba0_0 .var "Gb_o", 0 0;
v0x652fffa6ac60_0 .var "Ra_o", 0 0;
v0x652fffa6ad30_0 .var "Rb_o", 0 0;
v0x652fffa6adf0_0 .net "Sa_i", 0 0, v0x652fffa6b980_0;  1 drivers
v0x652fffa6af00_0 .net "Sb_i", 0 0, v0x652fffa6ba20_0;  1 drivers
v0x652fffa6afc0_0 .var "Ya_o", 0 0;
v0x652fffa6b080_0 .var "Yb_o", 0 0;
v0x652fffa6b140_0 .net "clk", 0 0, v0x652fffa6bc90_0;  1 drivers
v0x652fffa6b200_0 .var "next_state", 3 0;
v0x652fffa6b2e0_0 .net "rst_n", 0 0, v0x652fffa6bd60_0;  1 drivers
v0x652fffa6b3a0_0 .var "state", 3 0;
E_0x652fffa48a80 .event anyedge, v0x652fffa6b3a0_0, v0x652fffa6af00_0, v0x652fffa6adf0_0;
E_0x652fffa0dff0 .event posedge, v0x652fffa6b140_0;
    .scope S_0x652fffa4f010;
T_0 ;
    %wait E_0x652fffa0dff0;
    %load/vec4 v0x652fffa6b2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x652fffa6b3a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x652fffa6b200_0;
    %assign/vec4 v0x652fffa6b3a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x652fffa4f010;
T_1 ;
    %wait E_0x652fffa48a80;
    %load/vec4 v0x652fffa6b3a0_0;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x652fffa6b080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x652fffa6aba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x652fffa6afc0_0, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %load/vec4 v0x652fffa6b3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.3 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.4 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v0x652fffa6af00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %pad/s 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa3c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ad30_0, 0, 1;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6aba0_0, 0, 1;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6aba0_0, 0, 1;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6aba0_0, 0, 1;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x652fffa6b3a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6aba0_0, 0, 1;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x652fffa6adf0_0;
    %inv;
    %load/vec4 v0x652fffa6af00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 11, 0, 32;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 12, 0, 32;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %pad/s 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6b080_0, 0, 1;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6b080_0, 0, 1;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x652fffa6b200_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x652fffa4ee80;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "TrafficLightController.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x652fffa4ee80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x652fffa6bc90_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x652fffa6bc90_0;
    %inv;
    %store/vec4 v0x652fffa6bc90_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x652fffa4ee80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6bd60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x652fffa6bd60_0, 0, 1;
    %wait E_0x652fffa0dff0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x652fffa6b980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x652fffa6ba20_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6ba20_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x652fffa6b980_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TrafficLightController_test.v";
    "../src/TrafficLightController.v";
