<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/home/ztao/Documents/firmware/TrackletProject/VC707/project_link/project_link.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="74489eed26f24f128514dcfc0a6156d1"/>
    <Option Name="Part" Val="xc7vx485tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:vc707:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PSRCDIR/sources_1/links/eyescan/custom_ip"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/links/aurora_8b10b_cdc_sync_exdes.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/reg_ce2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/aurora_8b10b_standard_cc_module.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/Link_Interface.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/aurora_8b10b_support_reset_logic.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/aurora_io_block.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/aurora_8b10b_clock_module.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/eyescan_subsystem.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="hw_handoff/eyescan_subsystem_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="hw_handoff/eyescan_subsystem.hwh"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="eyescan_subsystem_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_auto_pc_4/eyescan_subsystem_auto_pc_4.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_auto_pc_3/eyescan_subsystem_auto_pc_3.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_auto_pc_2/eyescan_subsystem_auto_pc_2.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_auto_pc_1/eyescan_subsystem_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_auto_pc_0/eyescan_subsystem_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_xbar_0/eyescan_subsystem_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="eyescan_subsystem.bmm"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_microblaze_1_axi_periph_0/eyescan_subsystem_microblaze_1_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_xlconstant_1_0/eyescan_subsystem_xlconstant_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_proc_sys_reset_1_0/eyescan_subsystem_proc_sys_reset_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_lmb_bram_0/eyescan_subsystem_lmb_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_ilmb_v10_0/eyescan_subsystem_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_ilmb_bram_if_cntlr_0/eyescan_subsystem_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_dlmb_v10_0/eyescan_subsystem_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_dlmb_bram_if_cntlr_0/eyescan_subsystem_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_microblaze_1_0/eyescan_subsystem_microblaze_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_mdm_1_0/eyescan_subsystem_mdm_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_blk_mem_gen_1_0/eyescan_subsystem_blk_mem_gen_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_axi_bram_ctrl_1_0/eyescan_subsystem_axi_bram_ctrl_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_jtag_axi_0_0/eyescan_subsystem_jtag_axi_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_drp_bridge_3_0/eyescan_subsystem_drp_bridge_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_drp_bridge_2_0/eyescan_subsystem_drp_bridge_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_drp_bridge_1_0/eyescan_subsystem_drp_bridge_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="hdl/eyescan_subsystem.v"/>
        <CompFileExtendedInfo CompFileName="eyescan_subsystem.bd" FileRelPathName="ip/eyescan_subsystem_drp_bridge_0_0/eyescan_subsystem_drp_bridge_0_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/links/CLK_Counter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/Aurora_Channel_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/Aurora_Channel_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/Reset_Synchronizer.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/links/Aurora_test_vc707.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/ipbus_package.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/Tracklet_Baseline.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/IPB_IO_interface.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_packet_parser.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_byte_sum.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/transactor_if.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_tx_mux.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_build_ping.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_build_resend.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/transactor_sm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_dualportram.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_status_buffer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_rarp_block.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_build_status.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/transactor_cfg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_build_payload.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_build_arp.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/hdl/clock_div.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/hdl/ipbus_addr_decode.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ethernet/hdl/EthernetCRC.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/verilog_trigger_top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/transactor.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/trans_arb.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/ipbus_fabric.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/udp_if_flat.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/stretcher.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ethernet/hdl/soft_emac_AXI4.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ethernet/hdl/emac_hostbus_decl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/slaves/hdl/ipbus_ram.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/slaves/hdl/ipbus_trigger_top.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/slaves/hdl/ipbus_ctrlreg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/slaves/hdl/ipbus_reg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/slaves/hdl/ipbus_peephole_ram.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/hdl/slaves.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/hdl/clocks_7s_serdes.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/top_vc707_basex.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ipbus/ethernet/hdl/mac_arbiter_decl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/TP_track_fit_fifo/TP_track_fit_fifo.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/ip/trigger_clock_synth/trigger_clock_synth.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_axi_bram_ctrl_1_0/eyescan_subsystem_axi_bram_ctrl_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_blk_mem_gen_1_0/eyescan_subsystem_blk_mem_gen_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_dlmb_bram_if_cntlr_0/eyescan_subsystem_dlmb_bram_if_cntlr_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_dlmb_v10_0/eyescan_subsystem_dlmb_v10_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_ilmb_bram_if_cntlr_0/eyescan_subsystem_ilmb_bram_if_cntlr_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_ilmb_v10_0/eyescan_subsystem_ilmb_v10_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_jtag_axi_0_0/eyescan_subsystem_jtag_axi_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_lmb_bram_0/eyescan_subsystem_lmb_bram_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_mdm_1_0/eyescan_subsystem_mdm_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_microblaze_1_0/eyescan_subsystem_microblaze_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_microblaze_1_axi_periph_0/eyescan_subsystem_microblaze_1_axi_periph_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_proc_sys_reset_1_0/eyescan_subsystem_proc_sys_reset_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_xlconstant_1_0/eyescan_subsystem_xlconstant_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_0_0/eyescan_subsystem_drp_bridge_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_1_0/eyescan_subsystem_drp_bridge_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_2_0/eyescan_subsystem_drp_bridge_2_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_3_0/eyescan_subsystem_drp_bridge_3_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_4_0/eyescan_subsystem_drp_bridge_4_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_5_0/eyescan_subsystem_drp_bridge_5_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_6_0/eyescan_subsystem_drp_bridge_6_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/links/eyescan/bd/eyescan_subsystem/ip/eyescan_subsystem_drp_bridge_7_0/eyescan_subsystem_drp_bridge_7_0.upgrade_log"/>
      <File Path="$PSDKDIR/eyescan_software/Debug/eyescan_software.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="eyescan_subsystem"/>
          <Attr Name="ScopedToCell" Val="mb_ps/microblaze_1"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/debug.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/pins.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/timing.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/debug.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSDKDIR/eyescan_software/Debug/eyescan_software.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="ScopedToRef" Val="eyescan_subsystem"/>
          <Attr Name="ScopedToCell" Val="mb_ps/microblaze_1"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="gig_ethernet_pcs_pma_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/gig_ethernet_pcs_pma_0">
      <File Path="$PSRCDIR/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="gig_ethernet_pcs_pma_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="trigger_clock_synth" Type="BlockSrcs" RelSrcDir="$PSRCDIR/trigger_clock_synth">
      <File Path="$PSRCDIR/sources_1/ip/trigger_clock_synth/trigger_clock_synth.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="trigger_clock_synth"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="aurora_8b10b_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/aurora_8b10b_1">
      <File Path="$PSRCDIR/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="aurora_8b10b_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="aurora_8b10b_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/aurora_8b10b_0">
      <File Path="$PSRCDIR/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="aurora_8b10b_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="link_axis_data_fifo" Type="BlockSrcs" RelSrcDir="$PSRCDIR/link_axis_data_fifo">
      <File Path="$PSRCDIR/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="link_axis_data_fifo"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="gig_ethernet_pcs_pma_0_synth_1" Type="Ft3:Synth" SrcSet="gig_ethernet_pcs_pma_0" Part="xc7vx485tffg1761-2" ConstrsSet="gig_ethernet_pcs_pma_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/gig_ethernet_pcs_pma_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="trigger_clock_synth_synth_1" Type="Ft3:Synth" SrcSet="trigger_clock_synth" Part="xc7vx485tffg1761-2" ConstrsSet="trigger_clock_synth" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/trigger_clock_synth_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="aurora_8b10b_1_synth_1" Type="Ft3:Synth" SrcSet="aurora_8b10b_1" Part="xc7vx485tffg1761-2" ConstrsSet="aurora_8b10b_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/aurora_8b10b_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="aurora_8b10b_0_synth_1" Type="Ft3:Synth" SrcSet="aurora_8b10b_0" Part="xc7vx485tffg1761-2" ConstrsSet="aurora_8b10b_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/aurora_8b10b_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="link_axis_data_fifo_synth_1" Type="Ft3:Synth" SrcSet="link_axis_data_fifo" Part="xc7vx485tffg1761-2" ConstrsSet="link_axis_data_fifo" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/link_axis_data_fifo_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="gig_ethernet_pcs_pma_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="gig_ethernet_pcs_pma_0" Description="Vivado Implementation Defaults" SynthRun="gig_ethernet_pcs_pma_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="trigger_clock_synth_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="trigger_clock_synth" Description="Vivado Implementation Defaults" SynthRun="trigger_clock_synth_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="aurora_8b10b_1_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="aurora_8b10b_1" Description="Vivado Implementation Defaults" SynthRun="aurora_8b10b_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="aurora_8b10b_0_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="aurora_8b10b_0" Description="Vivado Implementation Defaults" SynthRun="aurora_8b10b_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="link_axis_data_fifo_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="link_axis_data_fifo" Description="Vivado Implementation Defaults" SynthRun="link_axis_data_fifo_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
