// Seed: 3681705714
module module_0 (
    input wire id_0
);
  logic [7:0] id_2;
  tri0 id_3;
  assign id_3 = id_2[1];
  wire id_4;
  wire id_5, id_6;
  assign module_1.id_7 = 0;
  assign id_4 = !1 <= id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7,
    output uwire id_8,
    output tri id_9,
    input tri id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri0 id_14
);
  nand primCall (id_8, id_6, id_3, id_14, id_7, id_2, id_10, id_11, id_1);
  module_0 modCall_1 (id_6);
endmodule
