<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>BFMMLA (widening) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BFMMLA (widening)</h2><p>BFloat16 matrix multiply-accumulate to single-precision</p>
      <p class="aml">If FEAT_EBF16 is not implemented or FPCR.EBF is 0,
this instruction:</p>
      <ul>
        <li>
          Performs two unfused sums-of-products within each two pairs of
  adjacent BFloat16 elements while multiplying the 2x4
  matrix of BFloat16 values in the first source vector with the
  4x2 matrix of BFloat16 values in the second source vector. The
  intermediate single-precision products are rounded before they
  are summed and the intermediate sum is rounded before accumulation
  into the 2x2 single-precision matrix in the destination vector.
  This is equivalent to accumulating two 2-way unfused dot products
  per destination element.
        </li>
        <li>
          Uses the non-IEEE 754 Round-to-Odd rounding mode, which forces bit 0
  of an inexact result to 1, and rounds an overflow to an
  appropriately signed Infinity.
        </li>
        <li>
          Flushes denormalized inputs and results to zero, as if
  FPCR.{FZ, FIZ} is {1, 1}.
        </li>
        <li>
          Honors FPCR.AH when generating a default NaN result,
  otherwise disables alternative floating point behaviors, as if
  FPCR.AH is 0.
        </li>
      </ul>
      <p class="aml">If FEAT_EBF16 is implemented and FPCR.EBF is 1,
then this instruction:</p>
      <ul>
        <li>
          Performs two fused sums-of-products within each two pairs of
  adjacent BFloat16 elements while multiplying the 2x4
  matrix of BFloat16 values in the first source vector with the
  4x2 matrix of BFloat16 values in the second source vector. The
  intermediate single-precision products are not rounded before they
  are summed, but the intermediate sum is rounded before accumulation
  into the 2x2 single-precision matrix in the destination vector.
  This is equivalent to accumulating two 2-way fused dot products
  per destination element.
        </li>
        <li>
          Follows all other floating-point behaviors that apply to
  single-precision arithmetic, as governed by FPCR.RMode,
  FPCR.FZ, FPCR.AH, and
  FPCR.FIZ.
        </li>
      </ul>
      <p class="aml">Irrespective of FEAT_EBF16 and FPCR.EBF, this instruction:</p>
      <ul>
        <li>
          Does not modify the cumulative FPSR
  exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).
        </li>
        <li>
          Disables trapped floating-point exceptions, as if the
  FPCR trap enable bits
  (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.
        </li>
        <li>
          Generates only the default NaN, as if FPCR.DN
  is 1.
        </li>
      </ul>
      <p class="aml">ID_AA64ISAR1_EL1.BF16 indicates whether this instruction is supported.</p>
    
    <h3 class="classheading"><a id="iclass_advanced_simd"/>Advanced SIMD<span style="font-size:smaller;"><br/>(FEAT_BF16)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname">Q</td><td class="droppedname">U</td><td/><td colspan="3"/><td/><td colspan="2" class="droppedname">size</td><td/><td colspan="5"/><td/><td colspan="4" class="droppedname">opcode</td><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="BFMMLA_asimdsame2_E"/><p class="asm-code">BFMMLA  <a href="#Vd__3" title="Is the name of the SIMD&amp;FP third source and destination register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.4S, <a href="#Vn__2" title="Is the name of the first SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.8H, <a href="#Vm" title="Is the name of the second SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Vm&gt;</a>.8H</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_BF16) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd&gt;</td><td><a id="Vd__3"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP third source and destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn&gt;</td><td><a id="Vn__2"/>
        
          <p class="aml">Is the name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vm&gt;</td><td><a id="Vm"/>
        
          <p class="aml">Is the name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
constant bits(128) op1 = <a href="shared_pseudocode.html#impl-shared.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[n, 128];
constant bits(128) op2 = <a href="shared_pseudocode.html#impl-shared.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[m, 128];
constant bits(128) acc = <a href="shared_pseudocode.html#impl-shared.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[d, 128];

<a href="shared_pseudocode.html#impl-shared.V.write.2" title="accessor: V[integer n, ESize width] = bits(width) value">V</a>[d, 128] = <a href="shared_pseudocode.html#impl-shared.BFMatMulAddH.4" title="function: bits(128) BFMatMulAddH(bits(128) addend, bits(128) op1, bits(128) op2, FPCR_Type fpcr)">BFMatMulAddH</a>(acc, op1, op2, FPCR);</p></div>
  <h3>Operational information</h3>
    
      
        <p class="aml">Arm expects that the BFMMLA instruction will deliver a peak BFloat16 multiply throughput that is at least as high as can be achieved using two BFDOT (vector) instructions, with a goal that it should have significantly higher throughput.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
