static inline u32 pmc_reg_read(struct pmc_dev *pmc, int reg_offset)\r\n{\r\nreturn readl(pmc->regmap + reg_offset);\r\n}\r\nstatic inline void pmc_reg_write(struct pmc_dev *pmc, int reg_offset, u32 val)\r\n{\r\nwritel(val, pmc->regmap + reg_offset);\r\n}\r\nstatic void pmc_power_off(void)\r\n{\r\nu16 pm1_cnt_port;\r\nu32 pm1_cnt_value;\r\npr_info("Preparing to enter system sleep state S5\n");\r\npm1_cnt_port = acpi_base_addr + PM1_CNT;\r\npm1_cnt_value = inl(pm1_cnt_port);\r\npm1_cnt_value &= SLEEP_TYPE_MASK;\r\npm1_cnt_value |= SLEEP_TYPE_S5;\r\npm1_cnt_value |= SLEEP_ENABLE;\r\noutl(pm1_cnt_value, pm1_cnt_port);\r\n}\r\nstatic void pmc_hw_reg_setup(struct pmc_dev *pmc)\r\n{\r\npmc_reg_write(pmc, PMC_S0IX_WAKE_EN, (u32)PMC_WAKE_EN_SETTING);\r\n}\r\nstatic int pmc_dev_state_show(struct seq_file *s, void *unused)\r\n{\r\nstruct pmc_dev *pmc = s->private;\r\nu32 func_dis, func_dis_2, func_dis_index;\r\nu32 d3_sts_0, d3_sts_1, d3_sts_index;\r\nint dev_num, dev_index, reg_index;\r\nfunc_dis = pmc_reg_read(pmc, PMC_FUNC_DIS);\r\nfunc_dis_2 = pmc_reg_read(pmc, PMC_FUNC_DIS_2);\r\nd3_sts_0 = pmc_reg_read(pmc, PMC_D3_STS_0);\r\nd3_sts_1 = pmc_reg_read(pmc, PMC_D3_STS_1);\r\ndev_num = ARRAY_SIZE(dev_map);\r\nfor (dev_index = 0; dev_index < dev_num; dev_index++) {\r\nreg_index = dev_index / PMC_REG_BIT_WIDTH;\r\nif (reg_index) {\r\nfunc_dis_index = func_dis_2;\r\nd3_sts_index = d3_sts_1;\r\n} else {\r\nfunc_dis_index = func_dis;\r\nd3_sts_index = d3_sts_0;\r\n}\r\nseq_printf(s, "Dev: %-32s\tState: %s [%s]\n",\r\ndev_map[dev_index].name,\r\ndev_map[dev_index].bit_mask & func_dis_index ?\r\n"Disabled" : "Enabled ",\r\ndev_map[dev_index].bit_mask & d3_sts_index ?\r\n"D3" : "D0");\r\n}\r\nreturn 0;\r\n}\r\nstatic int pmc_dev_state_open(struct inode *inode, struct file *file)\r\n{\r\nreturn single_open(file, pmc_dev_state_show, inode->i_private);\r\n}\r\nstatic int pmc_pss_state_show(struct seq_file *s, void *unused)\r\n{\r\nstruct pmc_dev *pmc = s->private;\r\nu32 pss = pmc_reg_read(pmc, PMC_PSS);\r\nint pss_index;\r\nfor (pss_index = 0; pss_index < ARRAY_SIZE(pss_map); pss_index++) {\r\nseq_printf(s, "Island: %-32s\tState: %s\n",\r\npss_map[pss_index].name,\r\npss_map[pss_index].bit_mask & pss ? "Off" : "On");\r\n}\r\nreturn 0;\r\n}\r\nstatic int pmc_pss_state_open(struct inode *inode, struct file *file)\r\n{\r\nreturn single_open(file, pmc_pss_state_show, inode->i_private);\r\n}\r\nstatic int pmc_sleep_tmr_show(struct seq_file *s, void *unused)\r\n{\r\nstruct pmc_dev *pmc = s->private;\r\nu64 s0ir_tmr, s0i1_tmr, s0i2_tmr, s0i3_tmr, s0_tmr;\r\ns0ir_tmr = (u64)pmc_reg_read(pmc, PMC_S0IR_TMR) << PMC_TMR_SHIFT;\r\ns0i1_tmr = (u64)pmc_reg_read(pmc, PMC_S0I1_TMR) << PMC_TMR_SHIFT;\r\ns0i2_tmr = (u64)pmc_reg_read(pmc, PMC_S0I2_TMR) << PMC_TMR_SHIFT;\r\ns0i3_tmr = (u64)pmc_reg_read(pmc, PMC_S0I3_TMR) << PMC_TMR_SHIFT;\r\ns0_tmr = (u64)pmc_reg_read(pmc, PMC_S0_TMR) << PMC_TMR_SHIFT;\r\nseq_printf(s, "S0IR Residency:\t%lldus\n", s0ir_tmr);\r\nseq_printf(s, "S0I1 Residency:\t%lldus\n", s0i1_tmr);\r\nseq_printf(s, "S0I2 Residency:\t%lldus\n", s0i2_tmr);\r\nseq_printf(s, "S0I3 Residency:\t%lldus\n", s0i3_tmr);\r\nseq_printf(s, "S0 Residency:\t%lldus\n", s0_tmr);\r\nreturn 0;\r\n}\r\nstatic int pmc_sleep_tmr_open(struct inode *inode, struct file *file)\r\n{\r\nreturn single_open(file, pmc_sleep_tmr_show, inode->i_private);\r\n}\r\nstatic void pmc_dbgfs_unregister(struct pmc_dev *pmc)\r\n{\r\ndebugfs_remove_recursive(pmc->dbgfs_dir);\r\n}\r\nstatic int pmc_dbgfs_register(struct pmc_dev *pmc, struct pci_dev *pdev)\r\n{\r\nstruct dentry *dir, *f;\r\ndir = debugfs_create_dir("pmc_atom", NULL);\r\nif (!dir)\r\nreturn -ENOMEM;\r\npmc->dbgfs_dir = dir;\r\nf = debugfs_create_file("dev_state", S_IFREG | S_IRUGO,\r\ndir, pmc, &pmc_dev_state_ops);\r\nif (!f) {\r\ndev_err(&pdev->dev, "dev_state register failed\n");\r\ngoto err;\r\n}\r\nf = debugfs_create_file("pss_state", S_IFREG | S_IRUGO,\r\ndir, pmc, &pmc_pss_state_ops);\r\nif (!f) {\r\ndev_err(&pdev->dev, "pss_state register failed\n");\r\ngoto err;\r\n}\r\nf = debugfs_create_file("sleep_state", S_IFREG | S_IRUGO,\r\ndir, pmc, &pmc_sleep_tmr_ops);\r\nif (!f) {\r\ndev_err(&pdev->dev, "sleep_state register failed\n");\r\ngoto err;\r\n}\r\nreturn 0;\r\nerr:\r\npmc_dbgfs_unregister(pmc);\r\nreturn -ENODEV;\r\n}\r\nstatic int pmc_dbgfs_register(struct pmc_dev *pmc, struct pci_dev *pdev)\r\n{\r\nreturn 0;\r\n}\r\nstatic int pmc_setup_dev(struct pci_dev *pdev)\r\n{\r\nstruct pmc_dev *pmc = &pmc_device;\r\nint ret;\r\npci_read_config_dword(pdev, ACPI_BASE_ADDR_OFFSET, &acpi_base_addr);\r\nacpi_base_addr &= ACPI_BASE_ADDR_MASK;\r\nif (acpi_base_addr != 0 && pm_power_off == NULL)\r\npm_power_off = pmc_power_off;\r\npci_read_config_dword(pdev, PMC_BASE_ADDR_OFFSET, &pmc->base_addr);\r\npmc->base_addr &= PMC_BASE_ADDR_MASK;\r\npmc->regmap = ioremap_nocache(pmc->base_addr, PMC_MMIO_REG_LEN);\r\nif (!pmc->regmap) {\r\ndev_err(&pdev->dev, "error: ioremap failed\n");\r\nreturn -ENOMEM;\r\n}\r\npmc_hw_reg_setup(pmc);\r\nret = pmc_dbgfs_register(pmc, pdev);\r\nif (ret) {\r\niounmap(pmc->regmap);\r\n}\r\nreturn ret;\r\n}\r\nstatic int __init pmc_atom_init(void)\r\n{\r\nstruct pci_dev *pdev = NULL;\r\nconst struct pci_device_id *ent;\r\nfor_each_pci_dev(pdev) {\r\nent = pci_match_id(pmc_pci_ids, pdev);\r\nif (ent)\r\nreturn pmc_setup_dev(pdev);\r\n}\r\nreturn -ENODEV;\r\n}
