<stg><name>conv3</name>


<trans_list>

<trans id="423" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="2" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="5" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="17" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="18" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="21" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="26" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="42" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="43" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="47" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="52" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="53" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="53" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="76" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val

]]></Node>
<StgValue><ssdm name="conv3_biases_0_0_val_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights

]]></Node>
<StgValue><ssdm name="conv3_weights_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %store_ln31 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln31 = br void %VITIS_LOOP_32_2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_2:0 %tj_1 = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_32_2:1 %icmp_ln31 = icmp_eq  i4 %tj_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_32_2:2 %add_ln31 = add i4 %tj_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_2:3 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_80_11.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_32_2.split:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_32_2.split:3 %zext_ln32 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_2.split:4 %br_ln32 = br void %VITIS_LOOP_45_3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_80_11.preheader:0 %yr = alloca i32 1

]]></Node>
<StgValue><ssdm name="yr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_11.preheader:1 %store_ln79 = store i8 0, i8 %yr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_80_11.preheader:2 %br_ln79 = br void %VITIS_LOOP_80_11

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_45_3:0 %ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fii.exit, i4 0, void %VITIS_LOOP_32_2.split

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_45_3:1 %icmp_ln32 = icmp_eq  i4 %ti, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_45_3:2 %add_ln32 = add i4 %ti, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_45_3:3 %br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_45_3.split, void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_45_3.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_45_3.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_45_3.split:2 %br_ln104 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70:0 %store_ln31 = store i4 %add_ln31, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
for.inc70:1 %br_ln31 = br void %VITIS_LOOP_32_2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty = phi i14 0, void %VITIS_LOOP_45_3.split, i14 %empty_72, void %memset.loop.i.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.i:1 %exitcond383 = icmp_eq  i14 %empty, i14 14112

]]></Node>
<StgValue><ssdm name="exitcond383"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.i:2 %empty_72 = add i14 %empty, i14 1

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:3 %br_ln0 = br i1 %exitcond383, void %memset.loop.i.split, void %VITIS_LOOP_107_2.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14112, i64 14112, i64 14112

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="14">
<![CDATA[
memset.loop.i.split:1 %p_cast55 = zext i14 %empty

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:2 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
memset.loop.i.split:3 %store_ln0 = store i32 0, i14 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split:4 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i.preheader:0 %br_ln106 = br void %VITIS_LOOP_107_2.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i:0 %nin = phi i6 %add_ln106, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_2.i.preheader

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i:1 %phi_mul = phi i10 %add_ln106_2, void %for.inc25.i, i10 0, void %VITIS_LOOP_107_2.i.preheader

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="23" op_1_bw="0" op_2_bw="23" op_3_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i:2 %phi_mul49 = phi i23 %add_ln106_1, void %for.inc25.i, i23 0, void %VITIS_LOOP_107_2.i.preheader

]]></Node>
<StgValue><ssdm name="phi_mul49"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_107_2.i:3 %add_ln106_1 = add i23 %phi_mul49, i23 260100

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_107_2.i:4 %add_ln106_2 = add i10 %phi_mul, i10 21

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_107_2.i:5 %icmp_ln106 = icmp_eq  i6 %nin, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_107_2.i:6 %add_ln106 = add i6 %nin, i6 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i:7 %br_ln106 = br i1 %icmp_ln106, void %VITIS_LOOP_107_2.i.split, void %VITIS_LOOP_49_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_107_2.i.split:0 %speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln106"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i.split:1 %specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="23">
<![CDATA[
VITIS_LOOP_107_2.i.split:2 %zext_ln107 = zext i23 %phi_mul49

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_107_2.i.split:3 %add_ln115 = add i64 %zext_ln107, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_107_2.i.split:4 %br_ln107 = br void %VITIS_LOOP_108_3.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_49_5.preheader:0 %br_ln0 = br void %VITIS_LOOP_49_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_108_3.i:0 %by = phi i5 %add_ln107, void %for.inc22.i, i5 0, void %VITIS_LOOP_107_2.i.split

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_3.i:1 %zext_ln115 = zext i5 %by

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i:2 %add_ln115_3 = add i10 %phi_mul, i10 %zext_ln115

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i:3 %zext_ln107_1 = zext i10 %add_ln115_3

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_108_3.i:4 %mul_ln107 = mul i14 %zext_ln107_1, i14 21

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_108_3.i:5 %zext_ln107_2 = zext i5 %by

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_3.i:6 %icmp_ln107 = icmp_eq  i5 %by, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_108_3.i:7 %add_ln107 = add i5 %by, i5 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_108_3.i:8 %br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_3.i.split, void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_108_3.i.split:0 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_108_3.i.split:1 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_108_3.i.split:2 %tmp1 = add i6 %zext_ln107_2, i6 62

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_108_3.i.split:3 %tmp1_cast = sext i6 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i.split:4 %empty_73 = add i10 %tmp1_cast, i10 %zext_ln32

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_108_3.i.split:5 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i.split:6 %icmp_ln52 = icmp_sgt  i10 %empty_73, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_108_3.i.split:7 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i.split:8 %select_ln51 = select i1 %tmp_6, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_108_3.i.split:9 %or_ln51 = or i1 %tmp_5, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i.split:10 %yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_73

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_108_3.i.split:11 %shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_108_3.i.split:12 %shl_ln115_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln115_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="20" op_0_bw="12">
<![CDATA[
VITIS_LOOP_108_3.i.split:13 %sext_ln115 = sext i12 %shl_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_108_3.i.split:14 %sub_ln115 = sub i20 %shl_ln1, i20 %sext_ln115

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_108_3.i.split:15 %br_ln108 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.i:0 %br_ln106 = br void %VITIS_LOOP_107_2.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i5 %add_ln108, void %for.inc.i.split, i5 0, void %VITIS_LOOP_108_3.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="5">
<![CDATA[
for.inc.i:1 %zext_ln115_1 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:2 %add_ln115_4 = add i14 %mul_ln107, i14 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115_4"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="14">
<![CDATA[
for.inc.i:3 %zext_ln115_2 = zext i14 %add_ln115_4

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="5">
<![CDATA[
for.inc.i:5 %zext_ln108 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:6 %icmp_ln108 = icmp_eq  i5 %bx, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:7 %add_ln108 = add i5 %bx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln108 = br i1 %icmp_ln108, void %for.inc.i.split, void %for.inc22.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.i.split:2 %tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8">
<![CDATA[
for.inc.i.split:3 %zext_ln111 = zext i8 %tmp4

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:4 %add_ln111_1 = add i6 %zext_ln108, i6 62

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="6">
<![CDATA[
for.inc.i.split:5 %sext_ln111 = sext i6 %add_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:6 %add_ln111 = add i10 %sext_ln111, i10 %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:7 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:8 %icmp_ln52_1 = icmp_sgt  i10 %add_ln111, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:9 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:10 %or_ln51_1 = or i1 %tmp_7, i1 %icmp_ln52_1

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:11 %select_ln51_2 = select i1 %tmp_8, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:12 %select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln111

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.i.split:13 %shl_ln115_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln115_2"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="12">
<![CDATA[
for.inc.i.split:14 %sext_ln115_2 = sext i12 %shl_ln115_2

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc.i.split:15 %add_ln115_1 = add i20 %sub_ln115, i20 %sext_ln115_2

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="20">
<![CDATA[
for.inc.i.split:16 %sext_ln115_3 = sext i20 %add_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115_3"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:17 %add_ln115_2 = add i64 %sext_ln115_3, i64 %add_ln115

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:18 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln115_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i.split:19 %sext_ln115_1 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:20 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.i:0 %br_ln107 = br void %VITIS_LOOP_108_3.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="185" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="187" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="189" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="191" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="192" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="193" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i.split:22 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:23 %bitcast_ln115 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln115"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc.i.split:24 %store_ln115 = store i32 %bitcast_ln115, i14 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:25 %br_ln108 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_49_5:0 %ty = phi i5 %add_ln48, void %for.inc61, i5 0, void %VITIS_LOOP_49_5.preheader

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_49_5:1 %ty_cast = zext i5 %ty

]]></Node>
<StgValue><ssdm name="ty_cast"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_49_5:2 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_49_5:3 %empty_74 = add i9 %tmp_3, i9 %ty_cast

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_49_5:4 %icmp_ln48 = icmp_eq  i5 %ty, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_49_5:5 %add_ln48 = add i5 %ty, i5 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_49_5:6 %br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_129_3.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_49_5.split:0 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_49_5.split:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_49_5.split:2 %br_ln49 = br void %VITIS_LOOP_52_6

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_129_3.i.preheader:0 %br_ln131 = br void %VITIS_LOOP_129_3.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_52_6:0 %tx = phi i5 %add_ln49, void %for.inc58, i5 0, void %VITIS_LOOP_49_5.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_52_6:1 %tx_cast = zext i5 %tx

]]></Node>
<StgValue><ssdm name="tx_cast"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_52_6:2 %empty_75 = add i9 %empty_74, i9 %tx_cast

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_52_6:3 %p_cast59 = zext i9 %empty_75

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_52_6:4 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_52_6:5 %icmp_ln49 = icmp_eq  i5 %tx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_52_6:6 %add_ln49 = add i5 %tx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_52_6:7 %br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_52_6.split:2 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln48 = br void %VITIS_LOOP_49_5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_52_6.split:0 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_52_6.split:1 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_52_6.split:2 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_52_6.split:3 %br_ln52 = br void %VITIS_LOOP_53_7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_7:0 %ky = phi i3 %add_ln52, void %for.inc55, i3 0, void %VITIS_LOOP_52_6.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_53_7:1 %add51_lcssa_lcssa27 = phi i32 %add51_lcssa26, void %for.inc55, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split

]]></Node>
<StgValue><ssdm name="add51_lcssa_lcssa27"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_53_7:2 %zext_ln52 = zext i3 %ky

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_53_7:3 %icmp_ln52_2 = icmp_eq  i3 %ky, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln52_2"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_53_7:4 %add_ln52 = add i3 %ky, i3 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_53_7:5 %br_ln52 = br i1 %icmp_ln52_2, void %VITIS_LOOP_53_7.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_53_7.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_53_7.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_53_7.split:2 %empty_76 = add i5 %zext_ln52, i5 %ty

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="5">
<![CDATA[
VITIS_LOOP_53_7.split:3 %zext_ln62 = zext i5 %empty_76

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
VITIS_LOOP_53_7.split:4 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
VITIS_LOOP_53_7.split:5 %shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="5">
<![CDATA[
VITIS_LOOP_53_7.split:6 %zext_ln53 = zext i5 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_53_7.split:7 %add_ln62 = add i7 %shl_ln2, i7 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_53_7.split:8 %zext_ln62_1 = zext i7 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_53_7.split:9 %br_ln53 = br void %VITIS_LOOP_61_8

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc58:0 %store_ln62 = store i32 %add51_lcssa_lcssa27, i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln49 = br void %VITIS_LOOP_52_6

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_61_8:0 %kx = phi i3 %add_ln53, void %for.inc52, i3 0, void %VITIS_LOOP_53_7.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_61_8:1 %add51_lcssa26 = phi i32 %empty_77, void %for.inc52, i32 %add51_lcssa_lcssa27, void %VITIS_LOOP_53_7.split

]]></Node>
<StgValue><ssdm name="add51_lcssa26"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_61_8:2 %zext_ln53_1 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_61_8:3 %icmp_ln53 = icmp_eq  i3 %kx, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_61_8:4 %add_ln53 = add i3 %kx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_61_8:5 %br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_61_8.split:0 %speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_61_8.split:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_61_8.split:2 %add_ln57 = add i5 %zext_ln53_1, i5 %tx

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="5">
<![CDATA[
VITIS_LOOP_61_8.split:3 %zext_ln62_2 = zext i5 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
VITIS_LOOP_61_8.split:4 %shl_ln62_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %kx, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln62_2"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="5">
<![CDATA[
VITIS_LOOP_61_8.split:5 %zext_ln61 = zext i5 %shl_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_61_8.split:6 %br_ln61 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln52 = br void %VITIS_LOOP_53_7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc:2 %phi_mul51 = phi i10 %add_ln62_6, void %for.inc.split, i10 0, void %VITIS_LOOP_61_8.split

]]></Node>
<StgValue><ssdm name="phi_mul51"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:4 %add_ln62_6 = add i10 %phi_mul51, i10 21

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:5 %add_ln62_4 = add i10 %phi_mul51, i10 %zext_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="10">
<![CDATA[
for.inc:6 %zext_ln62_3 = zext i10 %add_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:7 %mul_ln62 = mul i14 %zext_ln62_3, i14 21

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="261" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:7 %mul_ln62 = mul i14 %zext_ln62_3, i14 21

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="262" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:7 %mul_ln62 = mul i14 %zext_ln62_3, i14 21

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:8 %add_ln62_5 = add i14 %mul_ln62, i14 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc:0 %nin_1 = phi i6 %add_ln61, void %for.inc.split, i6 0, void %VITIS_LOOP_61_8.split

]]></Node>
<StgValue><ssdm name="nin_1"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %empty_77 = phi i32 %add1, void %for.inc.split, i32 %add51_lcssa26, void %VITIS_LOOP_61_8.split

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
for.inc:3 %phi_mul53 = phi i12 %add_ln62_7, void %for.inc.split, i12 0, void %VITIS_LOOP_61_8.split

]]></Node>
<StgValue><ssdm name="phi_mul53"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:8 %add_ln62_5 = add i14 %mul_ln62, i14 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="14">
<![CDATA[
for.inc:9 %zext_ln62_5 = zext i14 %add_ln62_5

]]></Node>
<StgValue><ssdm name="zext_ln62_5"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:10 %input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln62_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:11 %icmp_ln61 = icmp_eq  i6 %nin_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:12 %add_ln61 = add i6 %nin_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:13 %br_ln61 = br i1 %icmp_ln61, void %for.inc.split, void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:2 %add_ln62_7 = add i12 %phi_mul53, i12 100

]]></Node>
<StgValue><ssdm name="add_ln62_7"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:3 %add_ln62_1 = add i12 %zext_ln61, i12 %phi_mul53

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:4 %zext_ln62_4 = zext i12 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %add_ln62_3 = add i64 %zext_ln62_4, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %add_ln62_2 = add i64 %add_ln62_3, i64 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:8 %sext_ln62 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
for.inc52:0 %br_ln53 = br void %VITIS_LOOP_61_8

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="282" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="283" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="284" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="285" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="286" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="287" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="288" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="289" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:13 %input_fm_buffer_load = load i14 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="291" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="14">
<![CDATA[
for.inc.split:13 %input_fm_buffer_load = load i14 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:12 %bitcast_ln62 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="295" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="296" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="297" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %add1 = fadd i32 %empty_77, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="298" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %add1 = fadd i32 %empty_77, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="299" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %add1 = fadd i32 %empty_77, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="300" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="301" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="302" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:15 %add1 = fadd i32 %empty_77, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="303" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln61 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="304" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_129_3.i:0 %ty_1 = phi i5 %add_ln128, void %for.inc20.i, i5 0, void %VITIS_LOOP_129_3.i.preheader

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_129_3.i:1 %zext_ln131 = zext i5 %ty_1

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_129_3.i:2 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_129_3.i:3 %add_ln131 = add i9 %tmp_4, i9 %zext_ln131

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_129_3.i:4 %zext_ln128 = zext i5 %ty_1

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_129_3.i:5 %icmp_ln128 = icmp_eq  i5 %ty_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_129_3.i:6 %add_ln128 = add i5 %ty_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_129_3.i:7 %br_ln128 = br i1 %icmp_ln128, void %VITIS_LOOP_129_3.i.split, void %memset.loop.i34.preheader

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_129_3.i.split:2 %empty_78 = add i8 %zext_ln128, i8 %tmp

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
VITIS_LOOP_129_3.i.split:3 %p_shl8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_78, i10 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_129_3.i.split:4 %p_shl8_cast = zext i18 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_129_3.i.split:5 %p_shl9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_78, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_129_3.i.split:6 %p_shl9_cast = zext i10 %p_shl9

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_129_3.i.split:7 %empty_79 = sub i19 %p_shl8_cast, i19 %p_shl9_cast

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_129_3.i.split:8 %p_cast33 = sext i19 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
VITIS_LOOP_129_3.i.split:9 %tmp3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_129_3.i.split:10 %tmp13_cast = zext i10 %tmp3

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_129_3.i.split:11 %tmp14 = add i64 %p_cast33, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_129_3.i.split:12 %empty_80 = add i64 %tmp14, i64 %tmp13_cast

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_129_3.i.split:13 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_80, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="324" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_129_3.i.split:14 %sext_ln129 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="325" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_129_3.i.split:15 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln129

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="326" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i34.preheader:0 %br_ln0 = br void %memset.loop.i34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="327" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_129_3.i.split:0 %speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln128"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_129_3.i.split:1 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="329" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_129_3.i.split:16 %empty_81 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_4, i32 17

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_129_3.i.split:17 %br_ln129 = br void %for.inc.i32

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="331" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i32:0 %tx_1 = phi i5 %add_ln129, void %for.inc.i32.split, i5 0, void %VITIS_LOOP_129_3.i.split

]]></Node>
<StgValue><ssdm name="tx_1"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="5">
<![CDATA[
for.inc.i32:1 %zext_ln131_1 = zext i5 %tx_1

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i32:2 %add_ln131_1 = add i9 %add_ln131, i9 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="334" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i32:3 %zext_ln131_2 = zext i9 %add_ln131_1

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="335" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i32:4 %output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i32:5 %icmp_ln129 = icmp_eq  i5 %tx_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="337" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i32:6 %add_ln129 = add i5 %tx_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="338" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i32:7 %br_ln129 = br i1 %icmp_ln129, void %for.inc.i32.split, void %for.inc20.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="339" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i32.split:2 %output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="340" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i32.split:2 %output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i32.split:0 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i32.split:1 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i32.split:3 %bitcast_ln131 = bitcast i32 %output_fm_buffer_0_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln131"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i32.split:4 %write_ln131 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_4, i32 %bitcast_ln131, i4 15

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i32.split:5 %br_ln129 = br void %for.inc.i32

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="346" st_id="48" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc20.i:0 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="347" st_id="49" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc20.i:0 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="348" st_id="50" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc20.i:0 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="349" st_id="51" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc20.i:0 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="350" st_id="52" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc20.i:0 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i:1 %br_ln128 = br void %VITIS_LOOP_129_3.i

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="352" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
memset.loop.i34:0 %empty_83 = phi i9 %empty_84, void %memset.loop.i34.split, i9 0, void %memset.loop.i34.preheader

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="353" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.i34:1 %exitcond7514 = icmp_eq  i9 %empty_83, i9 289

]]></Node>
<StgValue><ssdm name="exitcond7514"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.i34:2 %empty_84 = add i9 %empty_83, i9 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i34:3 %br_ln0 = br i1 %exitcond7514, void %memset.loop.i34.split, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fii.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i34.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="9">
<![CDATA[
memset.loop.i34.split:1 %p_cast64 = zext i9 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i34.split:2 %output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memset.loop.i34.split:3 %store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i34.split:4 %br_ln0 = br void %memset.loop.i34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fii.exit:0 %br_ln32 = br void %VITIS_LOOP_45_3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="362" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_80_11:0 %yr_1 = load i8 %yr

]]></Node>
<StgValue><ssdm name="yr_1"/></StgValue>
</operation>

<operation id="363" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_11:1 %icmp_ln79 = icmp_eq  i8 %yr_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="364" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_80_11:2 %add_ln79 = add i8 %yr_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="365" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_80_11:3 %br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_80_11.split, void %for.end115

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_80_11.split:0 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="367" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_80_11.split:1 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="368" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
VITIS_LOOP_80_11.split:2 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yr_1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="369" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_80_11.split:3 %zext_ln82 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="370" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_80_11.split:4 %shl_ln82_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yr_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln82_1"/></StgValue>
</operation>

<operation id="371" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_80_11.split:5 %zext_ln82_1 = zext i10 %shl_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="372" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_80_11.split:6 %sub_ln82 = sub i19 %zext_ln82, i19 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="373" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_80_11.split:7 %sext_ln80 = sext i19 %sub_ln82

]]></Node>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</operation>

<operation id="374" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_80_11.split:8 %br_ln80 = br void %for.body84

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="375" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
for.end115:0 %ret_ln88 = ret

]]></Node>
<StgValue><ssdm name="ret_ln88"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="376" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body84:0 %xr = phi i8 0, void %VITIS_LOOP_80_11.split, i8 %add_ln80, void %for.body84.split

]]></Node>
<StgValue><ssdm name="xr"/></StgValue>
</operation>

<operation id="377" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body84:1 %icmp_ln80 = icmp_eq  i8 %xr, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="378" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body84:2 %add_ln80 = add i8 %xr, i8 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="379" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body84:3 %br_ln80 = br i1 %icmp_ln80, void %for.body84.split, void %for.inc110

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="380" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.body84.split:2 %shl_ln82_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xr, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln82_2"/></StgValue>
</operation>

<operation id="381" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="10">
<![CDATA[
for.body84.split:3 %zext_ln82_2 = zext i10 %shl_ln82_2

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="382" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body84.split:4 %add_ln82 = add i64 %zext_ln82_2, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="383" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body84.split:5 %add_ln82_1 = add i64 %add_ln82, i64 %sext_ln80

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="384" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body84.split:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="385" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="62">
<![CDATA[
for.body84.split:7 %sext_ln82 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="386" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body84.split:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln82

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="387" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110:0 %store_ln79 = store i8 %add_ln79, i8 %yr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="388" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
for.inc110:1 %br_ln79 = br void %VITIS_LOOP_80_11

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="389" st_id="56" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="390" st_id="57" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="391" st_id="58" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="392" st_id="59" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="393" st_id="60" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="394" st_id="61" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="395" st_id="62" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="396" st_id="63" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="397" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body84.split:10 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="398" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
for.body84.split:11 %bitcast_ln82 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln82"/></StgValue>
</operation>

<operation id="399" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:12 %add = fadd i32 %bitcast_ln82, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="400" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body84.split:22 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="401" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:12 %add = fadd i32 %bitcast_ln82, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="402" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:12 %add = fadd i32 %bitcast_ln82, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="403" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:12 %add = fadd i32 %bitcast_ln82, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="404" st_id="69" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:19 %tmp_2 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="405" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
for.body84.split:13 %bitcast_ln82_1 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln82_1"/></StgValue>
</operation>

<operation id="406" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body84.split:14 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln82_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="407" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="23" op_0_bw="32">
<![CDATA[
for.body84.split:15 %trunc_ln83 = trunc i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="408" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body84.split:16 %icmp_ln83 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="409" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body84.split:17 %icmp_ln83_1 = icmp_eq  i23 %trunc_ln83, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="410" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body84.split:18 %or_ln83 = or i1 %icmp_ln83_1, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="411" st_id="70" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body84.split:19 %tmp_2 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="412" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body84.split:20 %and_ln83 = and i1 %or_ln83, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="413" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body84.split:21 %select_ln83 = select i1 %and_ln83, i32 0, i32 %bitcast_ln82_1

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="414" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.body84.split:23 %write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %select_ln83, i4 15

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="415" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body84.split:24 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="416" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body84.split:24 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="417" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body84.split:24 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="418" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body84.split:24 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="419" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body84.split:0 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="420" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body84.split:1 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="421" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body84.split:24 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="422" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
for.body84.split:25 %br_ln80 = br void %for.body84

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="520" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="521" name="input_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_ftmap"/></StgValue>
</port>
<port id="522" name="conv3_weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_weights"/></StgValue>
</port>
<port id="523" name="conv3_biases_0_0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</port>
<port id="524" name="output_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_ftmap"/></StgValue>
</port>
<port id="525" name="input_fm_buffer" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="526" name="output_fm_buffer_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="528" from="StgValue_527" to="tj" fromId="527" toId="77">
</dataflow>
<dataflow id="530" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="529" toId="78">
</dataflow>
<dataflow id="531" from="gmem" to="specinterface_ln0" fromId="520" toId="78">
</dataflow>
<dataflow id="533" from="empty_7" to="specinterface_ln0" fromId="532" toId="78">
</dataflow>
<dataflow id="535" from="StgValue_534" to="specinterface_ln0" fromId="534" toId="78">
</dataflow>
<dataflow id="536" from="StgValue_534" to="specinterface_ln0" fromId="534" toId="78">
</dataflow>
<dataflow id="538" from="empty" to="specinterface_ln0" fromId="537" toId="78">
</dataflow>
<dataflow id="539" from="StgValue_534" to="specinterface_ln0" fromId="534" toId="78">
</dataflow>
<dataflow id="540" from="StgValue_534" to="specinterface_ln0" fromId="534" toId="78">
</dataflow>
<dataflow id="542" from="empty_45" to="specinterface_ln0" fromId="541" toId="78">
</dataflow>
<dataflow id="544" from="empty_32" to="specinterface_ln0" fromId="543" toId="78">
</dataflow>
<dataflow id="545" from="empty" to="specinterface_ln0" fromId="537" toId="78">
</dataflow>
<dataflow id="547" from="StgValue_546" to="specinterface_ln0" fromId="546" toId="78">
</dataflow>
<dataflow id="548" from="StgValue_546" to="specinterface_ln0" fromId="546" toId="78">
</dataflow>
<dataflow id="549" from="StgValue_546" to="specinterface_ln0" fromId="546" toId="78">
</dataflow>
<dataflow id="550" from="StgValue_546" to="specinterface_ln0" fromId="546" toId="78">
</dataflow>
<dataflow id="551" from="empty" to="specinterface_ln0" fromId="537" toId="78">
</dataflow>
<dataflow id="552" from="empty" to="specinterface_ln0" fromId="537" toId="78">
</dataflow>
<dataflow id="554" from="StgValue_553" to="specinterface_ln0" fromId="553" toId="78">
</dataflow>
<dataflow id="555" from="StgValue_534" to="specinterface_ln0" fromId="534" toId="78">
</dataflow>
<dataflow id="557" from="_ssdm_op_Read.ap_auto.i64" to="output_ftmap_read" fromId="556" toId="79">
</dataflow>
<dataflow id="558" from="output_ftmap" to="output_ftmap_read" fromId="524" toId="79">
</dataflow>
<dataflow id="560" from="_ssdm_op_Read.ap_auto.float" to="conv3_biases_0_0_val_read" fromId="559" toId="80">
</dataflow>
<dataflow id="561" from="conv3_biases_0_0_val" to="conv3_biases_0_0_val_read" fromId="523" toId="80">
</dataflow>
<dataflow id="562" from="_ssdm_op_Read.ap_auto.i64" to="conv3_weights_read" fromId="556" toId="81">
</dataflow>
<dataflow id="563" from="conv3_weights" to="conv3_weights_read" fromId="522" toId="81">
</dataflow>
<dataflow id="564" from="_ssdm_op_Read.ap_auto.i64" to="input_ftmap_read" fromId="556" toId="82">
</dataflow>
<dataflow id="565" from="input_ftmap" to="input_ftmap_read" fromId="521" toId="82">
</dataflow>
<dataflow id="567" from="StgValue_566" to="store_ln31" fromId="566" toId="83">
</dataflow>
<dataflow id="568" from="tj" to="store_ln31" fromId="77" toId="83">
</dataflow>
<dataflow id="569" from="tj" to="tj_1" fromId="77" toId="85">
</dataflow>
<dataflow id="570" from="tj_1" to="icmp_ln31" fromId="85" toId="86">
</dataflow>
<dataflow id="572" from="StgValue_571" to="icmp_ln31" fromId="571" toId="86">
</dataflow>
<dataflow id="573" from="tj_1" to="add_ln31" fromId="85" toId="87">
</dataflow>
<dataflow id="575" from="StgValue_574" to="add_ln31" fromId="574" toId="87">
</dataflow>
<dataflow id="576" from="icmp_ln31" to="br_ln31" fromId="86" toId="88">
</dataflow>
<dataflow id="578" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="577" toId="89">
</dataflow>
<dataflow id="580" from="StgValue_579" to="speclooptripcount_ln31" fromId="579" toId="89">
</dataflow>
<dataflow id="581" from="StgValue_579" to="speclooptripcount_ln31" fromId="579" toId="89">
</dataflow>
<dataflow id="582" from="StgValue_579" to="speclooptripcount_ln31" fromId="579" toId="89">
</dataflow>
<dataflow id="584" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="583" toId="90">
</dataflow>
<dataflow id="586" from="empty_30" to="specloopname_ln31" fromId="585" toId="90">
</dataflow>
<dataflow id="588" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp" fromId="587" toId="91">
</dataflow>
<dataflow id="589" from="tj_1" to="tmp" fromId="85" toId="91">
</dataflow>
<dataflow id="590" from="tj_1" to="tmp" fromId="85" toId="91">
</dataflow>
<dataflow id="591" from="tmp" to="zext_ln32" fromId="91" toId="92">
</dataflow>
<dataflow id="592" from="StgValue_527" to="yr" fromId="527" toId="94">
</dataflow>
<dataflow id="594" from="StgValue_593" to="store_ln79" fromId="593" toId="95">
</dataflow>
<dataflow id="595" from="yr" to="store_ln79" fromId="94" toId="95">
</dataflow>
<dataflow id="596" from="add_ln32" to="ti" fromId="99" toId="97">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="597" from="br_ln32" to="ti" fromId="361" toId="97">
<BackEdge/>
</dataflow>
<dataflow id="598" from="StgValue_566" to="ti" fromId="566" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="599" from="br_ln32" to="ti" fromId="93" toId="97">
</dataflow>
<dataflow id="600" from="ti" to="icmp_ln32" fromId="97" toId="98">
</dataflow>
<dataflow id="601" from="StgValue_571" to="icmp_ln32" fromId="571" toId="98">
</dataflow>
<dataflow id="602" from="ti" to="add_ln32" fromId="97" toId="99">
</dataflow>
<dataflow id="603" from="StgValue_574" to="add_ln32" fromId="574" toId="99">
</dataflow>
<dataflow id="604" from="icmp_ln32" to="br_ln32" fromId="98" toId="100">
</dataflow>
<dataflow id="605" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="577" toId="101">
</dataflow>
<dataflow id="606" from="StgValue_579" to="speclooptripcount_ln32" fromId="579" toId="101">
</dataflow>
<dataflow id="607" from="StgValue_579" to="speclooptripcount_ln32" fromId="579" toId="101">
</dataflow>
<dataflow id="608" from="StgValue_579" to="speclooptripcount_ln32" fromId="579" toId="101">
</dataflow>
<dataflow id="609" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="583" toId="102">
</dataflow>
<dataflow id="611" from="empty_44" to="specloopname_ln32" fromId="610" toId="102">
</dataflow>
<dataflow id="612" from="add_ln31" to="store_ln31" fromId="87" toId="104">
</dataflow>
<dataflow id="613" from="tj" to="store_ln31" fromId="77" toId="104">
</dataflow>
<dataflow id="615" from="StgValue_614" to="empty" fromId="614" toId="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="616" from="br_ln104" to="empty" fromId="103" toId="106">
</dataflow>
<dataflow id="617" from="empty_72" to="empty" fromId="108" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="618" from="br_ln0" to="empty" fromId="114" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="619" from="empty" to="exitcond383" fromId="106" toId="107">
</dataflow>
<dataflow id="621" from="StgValue_620" to="exitcond383" fromId="620" toId="107">
</dataflow>
<dataflow id="622" from="empty" to="empty_72" fromId="106" toId="108">
</dataflow>
<dataflow id="624" from="StgValue_623" to="empty_72" fromId="623" toId="108">
</dataflow>
<dataflow id="625" from="exitcond383" to="br_ln0" fromId="107" toId="109">
</dataflow>
<dataflow id="626" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="577" toId="110">
</dataflow>
<dataflow id="628" from="StgValue_627" to="speclooptripcount_ln0" fromId="627" toId="110">
</dataflow>
<dataflow id="629" from="StgValue_627" to="speclooptripcount_ln0" fromId="627" toId="110">
</dataflow>
<dataflow id="630" from="StgValue_627" to="speclooptripcount_ln0" fromId="627" toId="110">
</dataflow>
<dataflow id="631" from="empty" to="p_cast55" fromId="106" toId="111">
</dataflow>
<dataflow id="632" from="input_fm_buffer" to="input_fm_buffer_addr" fromId="525" toId="112">
</dataflow>
<dataflow id="634" from="StgValue_633" to="input_fm_buffer_addr" fromId="633" toId="112">
</dataflow>
<dataflow id="635" from="p_cast55" to="input_fm_buffer_addr" fromId="111" toId="112">
</dataflow>
<dataflow id="637" from="StgValue_636" to="store_ln0" fromId="636" toId="113">
</dataflow>
<dataflow id="638" from="input_fm_buffer_addr" to="store_ln0" fromId="112" toId="113">
</dataflow>
<dataflow id="639" from="add_ln106" to="nin" fromId="122" toId="116">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="640" from="br_ln106" to="nin" fromId="155" toId="116">
<BackEdge/>
</dataflow>
<dataflow id="642" from="StgValue_641" to="nin" fromId="641" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="643" from="br_ln106" to="nin" fromId="115" toId="116">
</dataflow>
<dataflow id="644" from="add_ln106_2" to="phi_mul" fromId="120" toId="117">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="645" from="br_ln106" to="phi_mul" fromId="155" toId="117">
<BackEdge/>
</dataflow>
<dataflow id="647" from="StgValue_646" to="phi_mul" fromId="646" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="648" from="br_ln106" to="phi_mul" fromId="115" toId="117">
</dataflow>
<dataflow id="649" from="add_ln106_1" to="phi_mul49" fromId="119" toId="118">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="650" from="br_ln106" to="phi_mul49" fromId="155" toId="118">
<BackEdge/>
</dataflow>
<dataflow id="652" from="StgValue_651" to="phi_mul49" fromId="651" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond383" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="653" from="br_ln106" to="phi_mul49" fromId="115" toId="118">
</dataflow>
<dataflow id="654" from="phi_mul49" to="add_ln106_1" fromId="118" toId="119">
</dataflow>
<dataflow id="656" from="StgValue_655" to="add_ln106_1" fromId="655" toId="119">
</dataflow>
<dataflow id="657" from="phi_mul" to="add_ln106_2" fromId="117" toId="120">
</dataflow>
<dataflow id="659" from="StgValue_658" to="add_ln106_2" fromId="658" toId="120">
</dataflow>
<dataflow id="660" from="nin" to="icmp_ln106" fromId="116" toId="121">
</dataflow>
<dataflow id="662" from="StgValue_661" to="icmp_ln106" fromId="661" toId="121">
</dataflow>
<dataflow id="663" from="nin" to="add_ln106" fromId="116" toId="122">
</dataflow>
<dataflow id="665" from="StgValue_664" to="add_ln106" fromId="664" toId="122">
</dataflow>
<dataflow id="666" from="icmp_ln106" to="br_ln106" fromId="121" toId="123">
</dataflow>
<dataflow id="667" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln106" fromId="577" toId="124">
</dataflow>
<dataflow id="669" from="StgValue_668" to="speclooptripcount_ln106" fromId="668" toId="124">
</dataflow>
<dataflow id="670" from="StgValue_668" to="speclooptripcount_ln106" fromId="668" toId="124">
</dataflow>
<dataflow id="671" from="StgValue_668" to="speclooptripcount_ln106" fromId="668" toId="124">
</dataflow>
<dataflow id="672" from="_ssdm_op_SpecLoopName" to="specloopname_ln106" fromId="583" toId="125">
</dataflow>
<dataflow id="674" from="empty_35" to="specloopname_ln106" fromId="673" toId="125">
</dataflow>
<dataflow id="675" from="phi_mul49" to="zext_ln107" fromId="118" toId="126">
</dataflow>
<dataflow id="676" from="zext_ln107" to="add_ln115" fromId="126" toId="127">
</dataflow>
<dataflow id="677" from="input_ftmap_read" to="add_ln115" fromId="82" toId="127">
</dataflow>
<dataflow id="678" from="add_ln107" to="by" fromId="137" toId="130">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="679" from="br_ln107" to="by" fromId="184" toId="130">
<BackEdge/>
</dataflow>
<dataflow id="681" from="StgValue_680" to="by" fromId="680" toId="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="682" from="br_ln107" to="by" fromId="128" toId="130">
</dataflow>
<dataflow id="683" from="by" to="zext_ln115" fromId="130" toId="131">
</dataflow>
<dataflow id="684" from="phi_mul" to="add_ln115_3" fromId="117" toId="132">
</dataflow>
<dataflow id="685" from="zext_ln115" to="add_ln115_3" fromId="131" toId="132">
</dataflow>
<dataflow id="686" from="add_ln115_3" to="zext_ln107_1" fromId="132" toId="133">
</dataflow>
<dataflow id="687" from="zext_ln107_1" to="mul_ln107" fromId="133" toId="134">
</dataflow>
<dataflow id="689" from="StgValue_688" to="mul_ln107" fromId="688" toId="134">
</dataflow>
<dataflow id="690" from="by" to="zext_ln107_2" fromId="130" toId="135">
</dataflow>
<dataflow id="691" from="by" to="icmp_ln107" fromId="130" toId="136">
</dataflow>
<dataflow id="693" from="StgValue_692" to="icmp_ln107" fromId="692" toId="136">
</dataflow>
<dataflow id="694" from="by" to="add_ln107" fromId="130" toId="137">
</dataflow>
<dataflow id="696" from="StgValue_695" to="add_ln107" fromId="695" toId="137">
</dataflow>
<dataflow id="697" from="icmp_ln107" to="br_ln107" fromId="136" toId="138">
</dataflow>
<dataflow id="698" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln107" fromId="577" toId="139">
</dataflow>
<dataflow id="700" from="StgValue_699" to="speclooptripcount_ln107" fromId="699" toId="139">
</dataflow>
<dataflow id="701" from="StgValue_699" to="speclooptripcount_ln107" fromId="699" toId="139">
</dataflow>
<dataflow id="702" from="StgValue_699" to="speclooptripcount_ln107" fromId="699" toId="139">
</dataflow>
<dataflow id="703" from="_ssdm_op_SpecLoopName" to="specloopname_ln107" fromId="583" toId="140">
</dataflow>
<dataflow id="705" from="empty_34" to="specloopname_ln107" fromId="704" toId="140">
</dataflow>
<dataflow id="706" from="zext_ln107_2" to="tmp1" fromId="135" toId="141">
</dataflow>
<dataflow id="708" from="StgValue_707" to="tmp1" fromId="707" toId="141">
</dataflow>
<dataflow id="709" from="tmp1" to="tmp1_cast" fromId="141" toId="142">
</dataflow>
<dataflow id="710" from="tmp1_cast" to="empty_73" fromId="142" toId="143">
</dataflow>
<dataflow id="711" from="zext_ln32" to="empty_73" fromId="92" toId="143">
</dataflow>
<dataflow id="713" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_5" fromId="712" toId="144">
</dataflow>
<dataflow id="714" from="empty_73" to="tmp_5" fromId="143" toId="144">
</dataflow>
<dataflow id="716" from="StgValue_715" to="tmp_5" fromId="715" toId="144">
</dataflow>
<dataflow id="717" from="empty_73" to="icmp_ln52" fromId="143" toId="145">
</dataflow>
<dataflow id="719" from="StgValue_718" to="icmp_ln52" fromId="718" toId="145">
</dataflow>
<dataflow id="720" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_6" fromId="712" toId="146">
</dataflow>
<dataflow id="721" from="empty_73" to="tmp_6" fromId="143" toId="146">
</dataflow>
<dataflow id="722" from="StgValue_715" to="tmp_6" fromId="715" toId="146">
</dataflow>
<dataflow id="723" from="tmp_6" to="select_ln51" fromId="146" toId="147">
</dataflow>
<dataflow id="724" from="StgValue_646" to="select_ln51" fromId="646" toId="147">
</dataflow>
<dataflow id="725" from="StgValue_718" to="select_ln51" fromId="718" toId="147">
</dataflow>
<dataflow id="726" from="tmp_5" to="or_ln51" fromId="144" toId="148">
</dataflow>
<dataflow id="727" from="icmp_ln52" to="or_ln51" fromId="145" toId="148">
</dataflow>
<dataflow id="728" from="or_ln51" to="yClamped" fromId="148" toId="149">
</dataflow>
<dataflow id="729" from="select_ln51" to="yClamped" fromId="147" toId="149">
</dataflow>
<dataflow id="730" from="empty_73" to="yClamped" fromId="143" toId="149">
</dataflow>
<dataflow id="732" from="_ssdm_op_BitConcatenate.i20.i10.i10" to="shl_ln1" fromId="731" toId="150">
</dataflow>
<dataflow id="733" from="yClamped" to="shl_ln1" fromId="149" toId="150">
</dataflow>
<dataflow id="734" from="StgValue_646" to="shl_ln1" fromId="646" toId="150">
</dataflow>
<dataflow id="736" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln115_1" fromId="735" toId="151">
</dataflow>
<dataflow id="737" from="yClamped" to="shl_ln115_1" fromId="149" toId="151">
</dataflow>
<dataflow id="739" from="StgValue_738" to="shl_ln115_1" fromId="738" toId="151">
</dataflow>
<dataflow id="740" from="shl_ln115_1" to="sext_ln115" fromId="151" toId="152">
</dataflow>
<dataflow id="741" from="shl_ln1" to="sub_ln115" fromId="150" toId="153">
</dataflow>
<dataflow id="742" from="sext_ln115" to="sub_ln115" fromId="152" toId="153">
</dataflow>
<dataflow id="743" from="add_ln108" to="bx" fromId="163" toId="156">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="744" from="br_ln108" to="bx" fromId="198" toId="156">
<BackEdge/>
</dataflow>
<dataflow id="745" from="StgValue_680" to="bx" fromId="680" toId="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="746" from="br_ln108" to="bx" fromId="154" toId="156">
</dataflow>
<dataflow id="747" from="bx" to="zext_ln115_1" fromId="156" toId="157">
</dataflow>
<dataflow id="748" from="mul_ln107" to="add_ln115_4" fromId="134" toId="158">
</dataflow>
<dataflow id="749" from="zext_ln115_1" to="add_ln115_4" fromId="157" toId="158">
</dataflow>
<dataflow id="750" from="add_ln115_4" to="zext_ln115_2" fromId="158" toId="159">
</dataflow>
<dataflow id="751" from="input_fm_buffer" to="input_fm_buffer_addr_1" fromId="525" toId="160">
</dataflow>
<dataflow id="752" from="StgValue_633" to="input_fm_buffer_addr_1" fromId="633" toId="160">
</dataflow>
<dataflow id="753" from="zext_ln115_2" to="input_fm_buffer_addr_1" fromId="159" toId="160">
</dataflow>
<dataflow id="754" from="bx" to="zext_ln108" fromId="156" toId="161">
</dataflow>
<dataflow id="755" from="bx" to="icmp_ln108" fromId="156" toId="162">
</dataflow>
<dataflow id="756" from="StgValue_692" to="icmp_ln108" fromId="692" toId="162">
</dataflow>
<dataflow id="757" from="bx" to="add_ln108" fromId="156" toId="163">
</dataflow>
<dataflow id="758" from="StgValue_695" to="add_ln108" fromId="695" toId="163">
</dataflow>
<dataflow id="759" from="icmp_ln108" to="br_ln108" fromId="162" toId="164">
</dataflow>
<dataflow id="760" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp4" fromId="587" toId="165">
</dataflow>
<dataflow id="761" from="ti" to="tmp4" fromId="97" toId="165">
</dataflow>
<dataflow id="762" from="ti" to="tmp4" fromId="97" toId="165">
</dataflow>
<dataflow id="763" from="tmp4" to="zext_ln111" fromId="165" toId="166">
</dataflow>
<dataflow id="764" from="zext_ln108" to="add_ln111_1" fromId="161" toId="167">
</dataflow>
<dataflow id="765" from="StgValue_707" to="add_ln111_1" fromId="707" toId="167">
</dataflow>
<dataflow id="766" from="add_ln111_1" to="sext_ln111" fromId="167" toId="168">
</dataflow>
<dataflow id="767" from="sext_ln111" to="add_ln111" fromId="168" toId="169">
</dataflow>
<dataflow id="768" from="zext_ln111" to="add_ln111" fromId="166" toId="169">
</dataflow>
<dataflow id="769" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_7" fromId="712" toId="170">
</dataflow>
<dataflow id="770" from="add_ln111" to="tmp_7" fromId="169" toId="170">
</dataflow>
<dataflow id="771" from="StgValue_715" to="tmp_7" fromId="715" toId="170">
</dataflow>
<dataflow id="772" from="add_ln111" to="icmp_ln52_1" fromId="169" toId="171">
</dataflow>
<dataflow id="773" from="StgValue_718" to="icmp_ln52_1" fromId="718" toId="171">
</dataflow>
<dataflow id="774" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_8" fromId="712" toId="172">
</dataflow>
<dataflow id="775" from="add_ln111" to="tmp_8" fromId="169" toId="172">
</dataflow>
<dataflow id="776" from="StgValue_715" to="tmp_8" fromId="715" toId="172">
</dataflow>
<dataflow id="777" from="tmp_7" to="or_ln51_1" fromId="170" toId="173">
</dataflow>
<dataflow id="778" from="icmp_ln52_1" to="or_ln51_1" fromId="171" toId="173">
</dataflow>
<dataflow id="779" from="tmp_8" to="select_ln51_2" fromId="172" toId="174">
</dataflow>
<dataflow id="780" from="StgValue_646" to="select_ln51_2" fromId="646" toId="174">
</dataflow>
<dataflow id="781" from="StgValue_718" to="select_ln51_2" fromId="718" toId="174">
</dataflow>
<dataflow id="782" from="or_ln51_1" to="select_ln51_3" fromId="173" toId="175">
</dataflow>
<dataflow id="783" from="select_ln51_2" to="select_ln51_3" fromId="174" toId="175">
</dataflow>
<dataflow id="784" from="add_ln111" to="select_ln51_3" fromId="169" toId="175">
</dataflow>
<dataflow id="785" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="shl_ln115_2" fromId="735" toId="176">
</dataflow>
<dataflow id="786" from="select_ln51_3" to="shl_ln115_2" fromId="175" toId="176">
</dataflow>
<dataflow id="787" from="StgValue_738" to="shl_ln115_2" fromId="738" toId="176">
</dataflow>
<dataflow id="788" from="shl_ln115_2" to="sext_ln115_2" fromId="176" toId="177">
</dataflow>
<dataflow id="789" from="sub_ln115" to="add_ln115_1" fromId="153" toId="178">
</dataflow>
<dataflow id="790" from="sext_ln115_2" to="add_ln115_1" fromId="177" toId="178">
</dataflow>
<dataflow id="791" from="add_ln115_1" to="sext_ln115_3" fromId="178" toId="179">
</dataflow>
<dataflow id="792" from="sext_ln115_3" to="add_ln115_2" fromId="179" toId="180">
</dataflow>
<dataflow id="793" from="add_ln115" to="add_ln115_2" fromId="127" toId="180">
</dataflow>
<dataflow id="795" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln6" fromId="794" toId="181">
</dataflow>
<dataflow id="796" from="add_ln115_2" to="trunc_ln6" fromId="180" toId="181">
</dataflow>
<dataflow id="798" from="StgValue_797" to="trunc_ln6" fromId="797" toId="181">
</dataflow>
<dataflow id="800" from="StgValue_799" to="trunc_ln6" fromId="799" toId="181">
</dataflow>
<dataflow id="801" from="trunc_ln6" to="sext_ln115_1" fromId="181" toId="182">
</dataflow>
<dataflow id="802" from="gmem" to="gmem_addr_5" fromId="520" toId="183">
</dataflow>
<dataflow id="803" from="sext_ln115_1" to="gmem_addr_5" fromId="182" toId="183">
</dataflow>
<dataflow id="805" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="185">
</dataflow>
<dataflow id="806" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="185">
</dataflow>
<dataflow id="807" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="185">
</dataflow>
<dataflow id="808" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="186">
</dataflow>
<dataflow id="809" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="186">
</dataflow>
<dataflow id="810" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="186">
</dataflow>
<dataflow id="811" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="187">
</dataflow>
<dataflow id="812" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="187">
</dataflow>
<dataflow id="813" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="187">
</dataflow>
<dataflow id="814" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="188">
</dataflow>
<dataflow id="815" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="188">
</dataflow>
<dataflow id="816" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="188">
</dataflow>
<dataflow id="817" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="189">
</dataflow>
<dataflow id="818" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="189">
</dataflow>
<dataflow id="819" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="189">
</dataflow>
<dataflow id="820" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="190">
</dataflow>
<dataflow id="821" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="190">
</dataflow>
<dataflow id="822" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="190">
</dataflow>
<dataflow id="823" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="191">
</dataflow>
<dataflow id="824" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="191">
</dataflow>
<dataflow id="825" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="191">
</dataflow>
<dataflow id="826" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="804" toId="192">
</dataflow>
<dataflow id="827" from="gmem_addr_5" to="gmem_load_1_req" fromId="183" toId="192">
</dataflow>
<dataflow id="828" from="StgValue_527" to="gmem_load_1_req" fromId="527" toId="192">
</dataflow>
<dataflow id="830" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_5_read" fromId="829" toId="193">
</dataflow>
<dataflow id="831" from="gmem_addr_5" to="gmem_addr_5_read" fromId="183" toId="193">
</dataflow>
<dataflow id="832" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln108" fromId="577" toId="194">
</dataflow>
<dataflow id="833" from="StgValue_699" to="speclooptripcount_ln108" fromId="699" toId="194">
</dataflow>
<dataflow id="834" from="StgValue_699" to="speclooptripcount_ln108" fromId="699" toId="194">
</dataflow>
<dataflow id="835" from="StgValue_699" to="speclooptripcount_ln108" fromId="699" toId="194">
</dataflow>
<dataflow id="836" from="_ssdm_op_SpecLoopName" to="specloopname_ln108" fromId="583" toId="195">
</dataflow>
<dataflow id="838" from="empty_33" to="specloopname_ln108" fromId="837" toId="195">
</dataflow>
<dataflow id="839" from="gmem_addr_5_read" to="bitcast_ln115" fromId="193" toId="196">
</dataflow>
<dataflow id="840" from="bitcast_ln115" to="store_ln115" fromId="196" toId="197">
</dataflow>
<dataflow id="841" from="input_fm_buffer_addr_1" to="store_ln115" fromId="160" toId="197">
</dataflow>
<dataflow id="842" from="add_ln48" to="ty" fromId="204" toId="199">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="843" from="br_ln48" to="ty" fromId="219" toId="199">
<BackEdge/>
</dataflow>
<dataflow id="844" from="StgValue_680" to="ty" fromId="680" toId="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="845" from="br_ln0" to="ty" fromId="129" toId="199">
</dataflow>
<dataflow id="846" from="ty" to="ty_cast" fromId="199" toId="200">
</dataflow>
<dataflow id="848" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_3" fromId="847" toId="201">
</dataflow>
<dataflow id="849" from="ty" to="tmp_3" fromId="199" toId="201">
</dataflow>
<dataflow id="850" from="StgValue_566" to="tmp_3" fromId="566" toId="201">
</dataflow>
<dataflow id="851" from="tmp_3" to="empty_74" fromId="201" toId="202">
</dataflow>
<dataflow id="852" from="ty_cast" to="empty_74" fromId="200" toId="202">
</dataflow>
<dataflow id="853" from="ty" to="icmp_ln48" fromId="199" toId="203">
</dataflow>
<dataflow id="855" from="StgValue_854" to="icmp_ln48" fromId="854" toId="203">
</dataflow>
<dataflow id="856" from="ty" to="add_ln48" fromId="199" toId="204">
</dataflow>
<dataflow id="857" from="StgValue_695" to="add_ln48" fromId="695" toId="204">
</dataflow>
<dataflow id="858" from="icmp_ln48" to="br_ln48" fromId="203" toId="205">
</dataflow>
<dataflow id="859" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln48" fromId="577" toId="206">
</dataflow>
<dataflow id="861" from="StgValue_860" to="speclooptripcount_ln48" fromId="860" toId="206">
</dataflow>
<dataflow id="862" from="StgValue_860" to="speclooptripcount_ln48" fromId="860" toId="206">
</dataflow>
<dataflow id="863" from="StgValue_860" to="speclooptripcount_ln48" fromId="860" toId="206">
</dataflow>
<dataflow id="864" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="583" toId="207">
</dataflow>
<dataflow id="866" from="empty_41" to="specloopname_ln48" fromId="865" toId="207">
</dataflow>
<dataflow id="867" from="add_ln49" to="tx" fromId="216" toId="210">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="868" from="br_ln49" to="tx" fromId="241" toId="210">
<BackEdge/>
</dataflow>
<dataflow id="869" from="StgValue_680" to="tx" fromId="680" toId="210">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="870" from="br_ln49" to="tx" fromId="208" toId="210">
</dataflow>
<dataflow id="871" from="tx" to="tx_cast" fromId="210" toId="211">
</dataflow>
<dataflow id="872" from="empty_74" to="empty_75" fromId="202" toId="212">
</dataflow>
<dataflow id="873" from="tx_cast" to="empty_75" fromId="211" toId="212">
</dataflow>
<dataflow id="874" from="empty_75" to="p_cast59" fromId="212" toId="213">
</dataflow>
<dataflow id="875" from="output_fm_buffer_0" to="output_fm_buffer_0_addr" fromId="526" toId="214">
</dataflow>
<dataflow id="876" from="StgValue_633" to="output_fm_buffer_0_addr" fromId="633" toId="214">
</dataflow>
<dataflow id="877" from="p_cast59" to="output_fm_buffer_0_addr" fromId="213" toId="214">
</dataflow>
<dataflow id="878" from="tx" to="icmp_ln49" fromId="210" toId="215">
</dataflow>
<dataflow id="879" from="StgValue_854" to="icmp_ln49" fromId="854" toId="215">
</dataflow>
<dataflow id="880" from="tx" to="add_ln49" fromId="210" toId="216">
</dataflow>
<dataflow id="881" from="StgValue_695" to="add_ln49" fromId="695" toId="216">
</dataflow>
<dataflow id="882" from="icmp_ln49" to="br_ln49" fromId="215" toId="217">
</dataflow>
<dataflow id="883" from="output_fm_buffer_0_addr" to="output_fm_buffer_0_load" fromId="214" toId="218">
</dataflow>
<dataflow id="884" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="577" toId="220">
</dataflow>
<dataflow id="885" from="StgValue_860" to="speclooptripcount_ln49" fromId="860" toId="220">
</dataflow>
<dataflow id="886" from="StgValue_860" to="speclooptripcount_ln49" fromId="860" toId="220">
</dataflow>
<dataflow id="887" from="StgValue_860" to="speclooptripcount_ln49" fromId="860" toId="220">
</dataflow>
<dataflow id="888" from="_ssdm_op_SpecLoopName" to="specloopname_ln49" fromId="583" toId="221">
</dataflow>
<dataflow id="890" from="empty_40" to="specloopname_ln49" fromId="889" toId="221">
</dataflow>
<dataflow id="891" from="output_fm_buffer_0_addr" to="output_fm_buffer_0_load" fromId="214" toId="222">
</dataflow>
<dataflow id="892" from="add_ln52" to="ky" fromId="228" toId="224">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="893" from="br_ln52" to="ky" fromId="255" toId="224">
<BackEdge/>
</dataflow>
<dataflow id="895" from="StgValue_894" to="ky" fromId="894" toId="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="896" from="br_ln52" to="ky" fromId="223" toId="224">
</dataflow>
<dataflow id="897" from="add51_lcssa26" to="add51_lcssa_lcssa27" fromId="243" toId="225">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="898" from="br_ln52" to="add51_lcssa_lcssa27" fromId="255" toId="225">
<BackEdge/>
</dataflow>
<dataflow id="899" from="output_fm_buffer_0_load" to="add51_lcssa_lcssa27" fromId="222" toId="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="900" from="br_ln52" to="add51_lcssa_lcssa27" fromId="223" toId="225">
</dataflow>
<dataflow id="901" from="ky" to="zext_ln52" fromId="224" toId="226">
</dataflow>
<dataflow id="902" from="ky" to="icmp_ln52_2" fromId="224" toId="227">
</dataflow>
<dataflow id="904" from="StgValue_903" to="icmp_ln52_2" fromId="903" toId="227">
</dataflow>
<dataflow id="905" from="ky" to="add_ln52" fromId="224" toId="228">
</dataflow>
<dataflow id="907" from="StgValue_906" to="add_ln52" fromId="906" toId="228">
</dataflow>
<dataflow id="908" from="icmp_ln52_2" to="br_ln52" fromId="227" toId="229">
</dataflow>
<dataflow id="909" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln52" fromId="577" toId="230">
</dataflow>
<dataflow id="911" from="StgValue_910" to="speclooptripcount_ln52" fromId="910" toId="230">
</dataflow>
<dataflow id="912" from="StgValue_910" to="speclooptripcount_ln52" fromId="910" toId="230">
</dataflow>
<dataflow id="913" from="StgValue_910" to="speclooptripcount_ln52" fromId="910" toId="230">
</dataflow>
<dataflow id="914" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="583" toId="231">
</dataflow>
<dataflow id="916" from="empty_52" to="specloopname_ln52" fromId="915" toId="231">
</dataflow>
<dataflow id="917" from="zext_ln52" to="empty_76" fromId="226" toId="232">
</dataflow>
<dataflow id="918" from="ty" to="empty_76" fromId="199" toId="232">
</dataflow>
<dataflow id="919" from="empty_76" to="zext_ln62" fromId="232" toId="233">
</dataflow>
<dataflow id="921" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="shl_ln2" fromId="920" toId="234">
</dataflow>
<dataflow id="922" from="ky" to="shl_ln2" fromId="224" toId="234">
</dataflow>
<dataflow id="923" from="StgValue_566" to="shl_ln2" fromId="566" toId="234">
</dataflow>
<dataflow id="925" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="shl_ln62_1" fromId="924" toId="235">
</dataflow>
<dataflow id="926" from="ky" to="shl_ln62_1" fromId="224" toId="235">
</dataflow>
<dataflow id="927" from="StgValue_738" to="shl_ln62_1" fromId="738" toId="235">
</dataflow>
<dataflow id="928" from="shl_ln62_1" to="zext_ln53" fromId="235" toId="236">
</dataflow>
<dataflow id="929" from="shl_ln2" to="add_ln62" fromId="234" toId="237">
</dataflow>
<dataflow id="930" from="zext_ln53" to="add_ln62" fromId="236" toId="237">
</dataflow>
<dataflow id="931" from="add_ln62" to="zext_ln62_1" fromId="237" toId="238">
</dataflow>
<dataflow id="932" from="add51_lcssa_lcssa27" to="store_ln62" fromId="225" toId="240">
</dataflow>
<dataflow id="933" from="output_fm_buffer_0_addr" to="store_ln62" fromId="214" toId="240">
</dataflow>
<dataflow id="934" from="add_ln53" to="kx" fromId="246" toId="242">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="935" from="br_ln53" to="kx" fromId="281" toId="242">
<BackEdge/>
</dataflow>
<dataflow id="936" from="StgValue_894" to="kx" fromId="894" toId="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="937" from="br_ln53" to="kx" fromId="239" toId="242">
</dataflow>
<dataflow id="938" from="empty_77" to="add51_lcssa26" fromId="265" toId="243">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="939" from="br_ln53" to="add51_lcssa26" fromId="281" toId="243">
<BackEdge/>
</dataflow>
<dataflow id="940" from="add51_lcssa_lcssa27" to="add51_lcssa26" fromId="225" toId="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="941" from="br_ln53" to="add51_lcssa26" fromId="239" toId="243">
</dataflow>
<dataflow id="942" from="kx" to="zext_ln53_1" fromId="242" toId="244">
</dataflow>
<dataflow id="943" from="kx" to="icmp_ln53" fromId="242" toId="245">
</dataflow>
<dataflow id="944" from="StgValue_903" to="icmp_ln53" fromId="903" toId="245">
</dataflow>
<dataflow id="945" from="kx" to="add_ln53" fromId="242" toId="246">
</dataflow>
<dataflow id="946" from="StgValue_906" to="add_ln53" fromId="906" toId="246">
</dataflow>
<dataflow id="947" from="icmp_ln53" to="br_ln53" fromId="245" toId="247">
</dataflow>
<dataflow id="948" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln53" fromId="577" toId="248">
</dataflow>
<dataflow id="949" from="StgValue_910" to="speclooptripcount_ln53" fromId="910" toId="248">
</dataflow>
<dataflow id="950" from="StgValue_910" to="speclooptripcount_ln53" fromId="910" toId="248">
</dataflow>
<dataflow id="951" from="StgValue_910" to="speclooptripcount_ln53" fromId="910" toId="248">
</dataflow>
<dataflow id="952" from="_ssdm_op_SpecLoopName" to="specloopname_ln53" fromId="583" toId="249">
</dataflow>
<dataflow id="954" from="empty_39" to="specloopname_ln53" fromId="953" toId="249">
</dataflow>
<dataflow id="955" from="zext_ln53_1" to="add_ln57" fromId="244" toId="250">
</dataflow>
<dataflow id="956" from="tx" to="add_ln57" fromId="210" toId="250">
</dataflow>
<dataflow id="957" from="add_ln57" to="zext_ln62_2" fromId="250" toId="251">
</dataflow>
<dataflow id="958" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="shl_ln62_2" fromId="924" toId="252">
</dataflow>
<dataflow id="959" from="kx" to="shl_ln62_2" fromId="242" toId="252">
</dataflow>
<dataflow id="960" from="StgValue_738" to="shl_ln62_2" fromId="738" toId="252">
</dataflow>
<dataflow id="961" from="shl_ln62_2" to="zext_ln61" fromId="252" toId="253">
</dataflow>
<dataflow id="962" from="add_ln62_6" to="phi_mul51" fromId="257" toId="256">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="963" from="br_ln61" to="phi_mul51" fromId="303" toId="256">
<BackEdge/>
</dataflow>
<dataflow id="964" from="StgValue_646" to="phi_mul51" fromId="646" toId="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="965" from="br_ln61" to="phi_mul51" fromId="254" toId="256">
</dataflow>
<dataflow id="966" from="phi_mul51" to="add_ln62_6" fromId="256" toId="257">
</dataflow>
<dataflow id="967" from="StgValue_658" to="add_ln62_6" fromId="658" toId="257">
</dataflow>
<dataflow id="968" from="phi_mul51" to="add_ln62_4" fromId="256" toId="258">
</dataflow>
<dataflow id="969" from="zext_ln62" to="add_ln62_4" fromId="233" toId="258">
</dataflow>
<dataflow id="970" from="add_ln62_4" to="zext_ln62_3" fromId="258" toId="259">
</dataflow>
<dataflow id="971" from="zext_ln62_3" to="mul_ln62" fromId="259" toId="260">
</dataflow>
<dataflow id="972" from="StgValue_688" to="mul_ln62" fromId="688" toId="260">
</dataflow>
<dataflow id="973" from="zext_ln62_3" to="mul_ln62" fromId="259" toId="261">
</dataflow>
<dataflow id="974" from="StgValue_688" to="mul_ln62" fromId="688" toId="261">
</dataflow>
<dataflow id="975" from="zext_ln62_3" to="mul_ln62" fromId="259" toId="262">
</dataflow>
<dataflow id="976" from="StgValue_688" to="mul_ln62" fromId="688" toId="262">
</dataflow>
<dataflow id="977" from="mul_ln62" to="add_ln62_5" fromId="262" toId="263">
</dataflow>
<dataflow id="978" from="zext_ln62_2" to="add_ln62_5" fromId="251" toId="263">
</dataflow>
<dataflow id="979" from="add_ln61" to="nin_1" fromId="271" toId="264">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="980" from="br_ln61" to="nin_1" fromId="303" toId="264">
<BackEdge/>
</dataflow>
<dataflow id="981" from="StgValue_641" to="nin_1" fromId="641" toId="264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="982" from="br_ln61" to="nin_1" fromId="254" toId="264">
</dataflow>
<dataflow id="983" from="add1" to="empty_77" fromId="302" toId="265">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="984" from="br_ln61" to="empty_77" fromId="303" toId="265">
<BackEdge/>
</dataflow>
<dataflow id="985" from="add51_lcssa26" to="empty_77" fromId="243" toId="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="986" from="br_ln61" to="empty_77" fromId="254" toId="265">
</dataflow>
<dataflow id="987" from="add_ln62_7" to="phi_mul53" fromId="273" toId="266">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="988" from="br_ln61" to="phi_mul53" fromId="303" toId="266">
<BackEdge/>
</dataflow>
<dataflow id="990" from="StgValue_989" to="phi_mul53" fromId="989" toId="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="991" from="br_ln61" to="phi_mul53" fromId="254" toId="266">
</dataflow>
<dataflow id="992" from="mul_ln62" to="add_ln62_5" fromId="262" toId="267">
</dataflow>
<dataflow id="993" from="zext_ln62_2" to="add_ln62_5" fromId="251" toId="267">
</dataflow>
<dataflow id="994" from="add_ln62_5" to="zext_ln62_5" fromId="267" toId="268">
</dataflow>
<dataflow id="995" from="input_fm_buffer" to="input_fm_buffer_addr_2" fromId="525" toId="269">
</dataflow>
<dataflow id="996" from="StgValue_633" to="input_fm_buffer_addr_2" fromId="633" toId="269">
</dataflow>
<dataflow id="997" from="zext_ln62_5" to="input_fm_buffer_addr_2" fromId="268" toId="269">
</dataflow>
<dataflow id="998" from="nin_1" to="icmp_ln61" fromId="264" toId="270">
</dataflow>
<dataflow id="999" from="StgValue_661" to="icmp_ln61" fromId="661" toId="270">
</dataflow>
<dataflow id="1000" from="nin_1" to="add_ln61" fromId="264" toId="271">
</dataflow>
<dataflow id="1001" from="StgValue_664" to="add_ln61" fromId="664" toId="271">
</dataflow>
<dataflow id="1002" from="icmp_ln61" to="br_ln61" fromId="270" toId="272">
</dataflow>
<dataflow id="1003" from="phi_mul53" to="add_ln62_7" fromId="266" toId="273">
</dataflow>
<dataflow id="1005" from="StgValue_1004" to="add_ln62_7" fromId="1004" toId="273">
</dataflow>
<dataflow id="1006" from="zext_ln61" to="add_ln62_1" fromId="253" toId="274">
</dataflow>
<dataflow id="1007" from="phi_mul53" to="add_ln62_1" fromId="266" toId="274">
</dataflow>
<dataflow id="1008" from="add_ln62_1" to="zext_ln62_4" fromId="274" toId="275">
</dataflow>
<dataflow id="1009" from="zext_ln62_4" to="add_ln62_3" fromId="275" toId="276">
</dataflow>
<dataflow id="1010" from="conv3_weights_read" to="add_ln62_3" fromId="81" toId="276">
</dataflow>
<dataflow id="1011" from="add_ln62_3" to="add_ln62_2" fromId="276" toId="277">
</dataflow>
<dataflow id="1012" from="zext_ln62_1" to="add_ln62_2" fromId="238" toId="277">
</dataflow>
<dataflow id="1013" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln7" fromId="794" toId="278">
</dataflow>
<dataflow id="1014" from="add_ln62_2" to="trunc_ln7" fromId="277" toId="278">
</dataflow>
<dataflow id="1015" from="StgValue_797" to="trunc_ln7" fromId="797" toId="278">
</dataflow>
<dataflow id="1016" from="StgValue_799" to="trunc_ln7" fromId="799" toId="278">
</dataflow>
<dataflow id="1017" from="trunc_ln7" to="sext_ln62" fromId="278" toId="279">
</dataflow>
<dataflow id="1018" from="gmem" to="gmem_addr_6" fromId="520" toId="280">
</dataflow>
<dataflow id="1019" from="sext_ln62" to="gmem_addr_6" fromId="279" toId="280">
</dataflow>
<dataflow id="1020" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="282">
</dataflow>
<dataflow id="1021" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="282">
</dataflow>
<dataflow id="1022" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="282">
</dataflow>
<dataflow id="1023" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="283">
</dataflow>
<dataflow id="1024" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="283">
</dataflow>
<dataflow id="1025" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="283">
</dataflow>
<dataflow id="1026" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="284">
</dataflow>
<dataflow id="1027" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="284">
</dataflow>
<dataflow id="1028" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="284">
</dataflow>
<dataflow id="1029" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="285">
</dataflow>
<dataflow id="1030" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="285">
</dataflow>
<dataflow id="1031" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="285">
</dataflow>
<dataflow id="1032" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="286">
</dataflow>
<dataflow id="1033" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="286">
</dataflow>
<dataflow id="1034" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="286">
</dataflow>
<dataflow id="1035" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="287">
</dataflow>
<dataflow id="1036" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="287">
</dataflow>
<dataflow id="1037" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="287">
</dataflow>
<dataflow id="1038" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="288">
</dataflow>
<dataflow id="1039" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="288">
</dataflow>
<dataflow id="1040" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="288">
</dataflow>
<dataflow id="1041" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="804" toId="289">
</dataflow>
<dataflow id="1042" from="gmem_addr_6" to="gmem_load_2_req" fromId="280" toId="289">
</dataflow>
<dataflow id="1043" from="StgValue_527" to="gmem_load_2_req" fromId="527" toId="289">
</dataflow>
<dataflow id="1044" from="input_fm_buffer_addr_2" to="input_fm_buffer_load" fromId="269" toId="290">
</dataflow>
<dataflow id="1045" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_6_read" fromId="829" toId="291">
</dataflow>
<dataflow id="1046" from="gmem_addr_6" to="gmem_addr_6_read" fromId="280" toId="291">
</dataflow>
<dataflow id="1047" from="input_fm_buffer_addr_2" to="input_fm_buffer_load" fromId="269" toId="292">
</dataflow>
<dataflow id="1048" from="gmem_addr_6_read" to="bitcast_ln62" fromId="291" toId="293">
</dataflow>
<dataflow id="1049" from="bitcast_ln62" to="mul" fromId="293" toId="294">
</dataflow>
<dataflow id="1050" from="input_fm_buffer_load" to="mul" fromId="292" toId="294">
</dataflow>
<dataflow id="1051" from="bitcast_ln62" to="mul" fromId="293" toId="295">
</dataflow>
<dataflow id="1052" from="input_fm_buffer_load" to="mul" fromId="292" toId="295">
</dataflow>
<dataflow id="1053" from="bitcast_ln62" to="mul" fromId="293" toId="296">
</dataflow>
<dataflow id="1054" from="input_fm_buffer_load" to="mul" fromId="292" toId="296">
</dataflow>
<dataflow id="1055" from="empty_77" to="add1" fromId="265" toId="297">
</dataflow>
<dataflow id="1056" from="mul" to="add1" fromId="296" toId="297">
</dataflow>
<dataflow id="1057" from="empty_77" to="add1" fromId="265" toId="298">
</dataflow>
<dataflow id="1058" from="mul" to="add1" fromId="296" toId="298">
</dataflow>
<dataflow id="1059" from="empty_77" to="add1" fromId="265" toId="299">
</dataflow>
<dataflow id="1060" from="mul" to="add1" fromId="296" toId="299">
</dataflow>
<dataflow id="1061" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln61" fromId="577" toId="300">
</dataflow>
<dataflow id="1062" from="StgValue_668" to="speclooptripcount_ln61" fromId="668" toId="300">
</dataflow>
<dataflow id="1063" from="StgValue_668" to="speclooptripcount_ln61" fromId="668" toId="300">
</dataflow>
<dataflow id="1064" from="StgValue_668" to="speclooptripcount_ln61" fromId="668" toId="300">
</dataflow>
<dataflow id="1065" from="_ssdm_op_SpecLoopName" to="specloopname_ln61" fromId="583" toId="301">
</dataflow>
<dataflow id="1067" from="empty_36" to="specloopname_ln61" fromId="1066" toId="301">
</dataflow>
<dataflow id="1068" from="empty_77" to="add1" fromId="265" toId="302">
</dataflow>
<dataflow id="1069" from="mul" to="add1" fromId="296" toId="302">
</dataflow>
<dataflow id="1070" from="add_ln128" to="ty_1" fromId="310" toId="304">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1071" from="br_ln128" to="ty_1" fromId="351" toId="304">
<BackEdge/>
</dataflow>
<dataflow id="1072" from="StgValue_680" to="ty_1" fromId="680" toId="304">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1073" from="br_ln131" to="ty_1" fromId="209" toId="304">
</dataflow>
<dataflow id="1074" from="ty_1" to="zext_ln131" fromId="304" toId="305">
</dataflow>
<dataflow id="1075" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_4" fromId="847" toId="306">
</dataflow>
<dataflow id="1076" from="ty_1" to="tmp_4" fromId="304" toId="306">
</dataflow>
<dataflow id="1077" from="StgValue_566" to="tmp_4" fromId="566" toId="306">
</dataflow>
<dataflow id="1078" from="tmp_4" to="add_ln131" fromId="306" toId="307">
</dataflow>
<dataflow id="1079" from="zext_ln131" to="add_ln131" fromId="305" toId="307">
</dataflow>
<dataflow id="1080" from="ty_1" to="zext_ln128" fromId="304" toId="308">
</dataflow>
<dataflow id="1081" from="ty_1" to="icmp_ln128" fromId="304" toId="309">
</dataflow>
<dataflow id="1082" from="StgValue_854" to="icmp_ln128" fromId="854" toId="309">
</dataflow>
<dataflow id="1083" from="ty_1" to="add_ln128" fromId="304" toId="310">
</dataflow>
<dataflow id="1084" from="StgValue_695" to="add_ln128" fromId="695" toId="310">
</dataflow>
<dataflow id="1085" from="icmp_ln128" to="br_ln128" fromId="309" toId="311">
</dataflow>
<dataflow id="1086" from="zext_ln128" to="empty_78" fromId="308" toId="312">
</dataflow>
<dataflow id="1087" from="tmp" to="empty_78" fromId="91" toId="312">
</dataflow>
<dataflow id="1089" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="p_shl8" fromId="1088" toId="313">
</dataflow>
<dataflow id="1090" from="empty_78" to="p_shl8" fromId="312" toId="313">
</dataflow>
<dataflow id="1091" from="StgValue_646" to="p_shl8" fromId="646" toId="313">
</dataflow>
<dataflow id="1092" from="p_shl8" to="p_shl8_cast" fromId="313" toId="314">
</dataflow>
<dataflow id="1094" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl9" fromId="1093" toId="315">
</dataflow>
<dataflow id="1095" from="empty_78" to="p_shl9" fromId="312" toId="315">
</dataflow>
<dataflow id="1096" from="StgValue_738" to="p_shl9" fromId="738" toId="315">
</dataflow>
<dataflow id="1097" from="p_shl9" to="p_shl9_cast" fromId="315" toId="316">
</dataflow>
<dataflow id="1098" from="p_shl8_cast" to="empty_79" fromId="314" toId="317">
</dataflow>
<dataflow id="1099" from="p_shl9_cast" to="empty_79" fromId="316" toId="317">
</dataflow>
<dataflow id="1100" from="empty_79" to="p_cast33" fromId="317" toId="318">
</dataflow>
<dataflow id="1102" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="tmp3" fromId="1101" toId="319">
</dataflow>
<dataflow id="1103" from="ti" to="tmp3" fromId="97" toId="319">
</dataflow>
<dataflow id="1104" from="ti" to="tmp3" fromId="97" toId="319">
</dataflow>
<dataflow id="1105" from="StgValue_738" to="tmp3" fromId="738" toId="319">
</dataflow>
<dataflow id="1106" from="tmp3" to="tmp13_cast" fromId="319" toId="320">
</dataflow>
<dataflow id="1107" from="p_cast33" to="tmp14" fromId="318" toId="321">
</dataflow>
<dataflow id="1108" from="output_ftmap_read" to="tmp14" fromId="79" toId="321">
</dataflow>
<dataflow id="1109" from="tmp14" to="empty_80" fromId="321" toId="322">
</dataflow>
<dataflow id="1110" from="tmp13_cast" to="empty_80" fromId="320" toId="322">
</dataflow>
<dataflow id="1111" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln5" fromId="794" toId="323">
</dataflow>
<dataflow id="1112" from="empty_80" to="trunc_ln5" fromId="322" toId="323">
</dataflow>
<dataflow id="1113" from="StgValue_797" to="trunc_ln5" fromId="797" toId="323">
</dataflow>
<dataflow id="1114" from="StgValue_799" to="trunc_ln5" fromId="799" toId="323">
</dataflow>
<dataflow id="1115" from="trunc_ln5" to="sext_ln129" fromId="323" toId="324">
</dataflow>
<dataflow id="1116" from="gmem" to="gmem_addr_4" fromId="520" toId="325">
</dataflow>
<dataflow id="1117" from="sext_ln129" to="gmem_addr_4" fromId="324" toId="325">
</dataflow>
<dataflow id="1118" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln128" fromId="577" toId="327">
</dataflow>
<dataflow id="1119" from="StgValue_860" to="speclooptripcount_ln128" fromId="860" toId="327">
</dataflow>
<dataflow id="1120" from="StgValue_860" to="speclooptripcount_ln128" fromId="860" toId="327">
</dataflow>
<dataflow id="1121" from="StgValue_860" to="speclooptripcount_ln128" fromId="860" toId="327">
</dataflow>
<dataflow id="1122" from="_ssdm_op_SpecLoopName" to="specloopname_ln128" fromId="583" toId="328">
</dataflow>
<dataflow id="1124" from="empty_43" to="specloopname_ln128" fromId="1123" toId="328">
</dataflow>
<dataflow id="1126" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_81" fromId="1125" toId="329">
</dataflow>
<dataflow id="1127" from="gmem_addr_4" to="empty_81" fromId="325" toId="329">
</dataflow>
<dataflow id="1129" from="StgValue_1128" to="empty_81" fromId="1128" toId="329">
</dataflow>
<dataflow id="1130" from="add_ln129" to="tx_1" fromId="337" toId="331">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1131" from="br_ln129" to="tx_1" fromId="345" toId="331">
<BackEdge/>
</dataflow>
<dataflow id="1132" from="StgValue_680" to="tx_1" fromId="680" toId="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1133" from="br_ln129" to="tx_1" fromId="330" toId="331">
</dataflow>
<dataflow id="1134" from="tx_1" to="zext_ln131_1" fromId="331" toId="332">
</dataflow>
<dataflow id="1135" from="add_ln131" to="add_ln131_1" fromId="307" toId="333">
</dataflow>
<dataflow id="1136" from="zext_ln131_1" to="add_ln131_1" fromId="332" toId="333">
</dataflow>
<dataflow id="1137" from="add_ln131_1" to="zext_ln131_2" fromId="333" toId="334">
</dataflow>
<dataflow id="1138" from="output_fm_buffer_0" to="output_fm_buffer_0_addr_2" fromId="526" toId="335">
</dataflow>
<dataflow id="1139" from="StgValue_633" to="output_fm_buffer_0_addr_2" fromId="633" toId="335">
</dataflow>
<dataflow id="1140" from="zext_ln131_2" to="output_fm_buffer_0_addr_2" fromId="334" toId="335">
</dataflow>
<dataflow id="1141" from="tx_1" to="icmp_ln129" fromId="331" toId="336">
</dataflow>
<dataflow id="1142" from="StgValue_854" to="icmp_ln129" fromId="854" toId="336">
</dataflow>
<dataflow id="1143" from="tx_1" to="add_ln129" fromId="331" toId="337">
</dataflow>
<dataflow id="1144" from="StgValue_695" to="add_ln129" fromId="695" toId="337">
</dataflow>
<dataflow id="1145" from="icmp_ln129" to="br_ln129" fromId="336" toId="338">
</dataflow>
<dataflow id="1146" from="output_fm_buffer_0_addr_2" to="output_fm_buffer_0_load_1" fromId="335" toId="339">
</dataflow>
<dataflow id="1147" from="output_fm_buffer_0_addr_2" to="output_fm_buffer_0_load_1" fromId="335" toId="340">
</dataflow>
<dataflow id="1148" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln129" fromId="577" toId="341">
</dataflow>
<dataflow id="1149" from="StgValue_860" to="speclooptripcount_ln129" fromId="860" toId="341">
</dataflow>
<dataflow id="1150" from="StgValue_860" to="speclooptripcount_ln129" fromId="860" toId="341">
</dataflow>
<dataflow id="1151" from="StgValue_860" to="speclooptripcount_ln129" fromId="860" toId="341">
</dataflow>
<dataflow id="1152" from="_ssdm_op_SpecLoopName" to="specloopname_ln129" fromId="583" toId="342">
</dataflow>
<dataflow id="1154" from="empty_42" to="specloopname_ln129" fromId="1153" toId="342">
</dataflow>
<dataflow id="1155" from="output_fm_buffer_0_load_1" to="bitcast_ln131" fromId="340" toId="343">
</dataflow>
<dataflow id="1157" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln131" fromId="1156" toId="344">
</dataflow>
<dataflow id="1158" from="gmem_addr_4" to="write_ln131" fromId="325" toId="344">
</dataflow>
<dataflow id="1159" from="bitcast_ln131" to="write_ln131" fromId="343" toId="344">
</dataflow>
<dataflow id="1160" from="StgValue_571" to="write_ln131" fromId="571" toId="344">
</dataflow>
<dataflow id="1162" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_82" fromId="1161" toId="346">
</dataflow>
<dataflow id="1163" from="gmem_addr_4" to="empty_82" fromId="325" toId="346">
</dataflow>
<dataflow id="1164" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_82" fromId="1161" toId="347">
</dataflow>
<dataflow id="1165" from="gmem_addr_4" to="empty_82" fromId="325" toId="347">
</dataflow>
<dataflow id="1166" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_82" fromId="1161" toId="348">
</dataflow>
<dataflow id="1167" from="gmem_addr_4" to="empty_82" fromId="325" toId="348">
</dataflow>
<dataflow id="1168" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_82" fromId="1161" toId="349">
</dataflow>
<dataflow id="1169" from="gmem_addr_4" to="empty_82" fromId="325" toId="349">
</dataflow>
<dataflow id="1170" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_82" fromId="1161" toId="350">
</dataflow>
<dataflow id="1171" from="gmem_addr_4" to="empty_82" fromId="325" toId="350">
</dataflow>
<dataflow id="1172" from="empty_84" to="empty_83" fromId="354" toId="352">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7514" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1173" from="br_ln0" to="empty_83" fromId="360" toId="352">
<BackEdge/>
</dataflow>
<dataflow id="1175" from="StgValue_1174" to="empty_83" fromId="1174" toId="352">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1176" from="br_ln0" to="empty_83" fromId="326" toId="352">
</dataflow>
<dataflow id="1177" from="empty_83" to="exitcond7514" fromId="352" toId="353">
</dataflow>
<dataflow id="1179" from="StgValue_1178" to="exitcond7514" fromId="1178" toId="353">
</dataflow>
<dataflow id="1180" from="empty_83" to="empty_84" fromId="352" toId="354">
</dataflow>
<dataflow id="1182" from="StgValue_1181" to="empty_84" fromId="1181" toId="354">
</dataflow>
<dataflow id="1183" from="exitcond7514" to="br_ln0" fromId="353" toId="355">
</dataflow>
<dataflow id="1184" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="577" toId="356">
</dataflow>
<dataflow id="1186" from="StgValue_1185" to="speclooptripcount_ln0" fromId="1185" toId="356">
</dataflow>
<dataflow id="1187" from="StgValue_1185" to="speclooptripcount_ln0" fromId="1185" toId="356">
</dataflow>
<dataflow id="1188" from="StgValue_1185" to="speclooptripcount_ln0" fromId="1185" toId="356">
</dataflow>
<dataflow id="1189" from="empty_83" to="p_cast64" fromId="352" toId="357">
</dataflow>
<dataflow id="1190" from="output_fm_buffer_0" to="output_fm_buffer_0_addr_1" fromId="526" toId="358">
</dataflow>
<dataflow id="1191" from="StgValue_633" to="output_fm_buffer_0_addr_1" fromId="633" toId="358">
</dataflow>
<dataflow id="1192" from="p_cast64" to="output_fm_buffer_0_addr_1" fromId="357" toId="358">
</dataflow>
<dataflow id="1193" from="StgValue_636" to="store_ln0" fromId="636" toId="359">
</dataflow>
<dataflow id="1194" from="output_fm_buffer_0_addr_1" to="store_ln0" fromId="358" toId="359">
</dataflow>
<dataflow id="1195" from="yr" to="yr_1" fromId="94" toId="362">
</dataflow>
<dataflow id="1196" from="yr_1" to="icmp_ln79" fromId="362" toId="363">
</dataflow>
<dataflow id="1198" from="StgValue_1197" to="icmp_ln79" fromId="1197" toId="363">
</dataflow>
<dataflow id="1199" from="yr_1" to="add_ln79" fromId="362" toId="364">
</dataflow>
<dataflow id="1201" from="StgValue_1200" to="add_ln79" fromId="1200" toId="364">
</dataflow>
<dataflow id="1202" from="icmp_ln79" to="br_ln79" fromId="363" toId="365">
</dataflow>
<dataflow id="1203" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln79" fromId="577" toId="366">
</dataflow>
<dataflow id="1205" from="StgValue_1204" to="speclooptripcount_ln79" fromId="1204" toId="366">
</dataflow>
<dataflow id="1206" from="StgValue_1204" to="speclooptripcount_ln79" fromId="1204" toId="366">
</dataflow>
<dataflow id="1207" from="StgValue_1204" to="speclooptripcount_ln79" fromId="1204" toId="366">
</dataflow>
<dataflow id="1208" from="_ssdm_op_SpecLoopName" to="specloopname_ln79" fromId="583" toId="367">
</dataflow>
<dataflow id="1210" from="empty_1" to="specloopname_ln79" fromId="1209" toId="367">
</dataflow>
<dataflow id="1211" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="shl_ln" fromId="1088" toId="368">
</dataflow>
<dataflow id="1212" from="yr_1" to="shl_ln" fromId="362" toId="368">
</dataflow>
<dataflow id="1213" from="StgValue_646" to="shl_ln" fromId="646" toId="368">
</dataflow>
<dataflow id="1214" from="shl_ln" to="zext_ln82" fromId="368" toId="369">
</dataflow>
<dataflow id="1215" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln82_1" fromId="1093" toId="370">
</dataflow>
<dataflow id="1216" from="yr_1" to="shl_ln82_1" fromId="362" toId="370">
</dataflow>
<dataflow id="1217" from="StgValue_738" to="shl_ln82_1" fromId="738" toId="370">
</dataflow>
<dataflow id="1218" from="shl_ln82_1" to="zext_ln82_1" fromId="370" toId="371">
</dataflow>
<dataflow id="1219" from="zext_ln82" to="sub_ln82" fromId="369" toId="372">
</dataflow>
<dataflow id="1220" from="zext_ln82_1" to="sub_ln82" fromId="371" toId="372">
</dataflow>
<dataflow id="1221" from="sub_ln82" to="sext_ln80" fromId="372" toId="373">
</dataflow>
<dataflow id="1222" from="StgValue_593" to="xr" fromId="593" toId="376">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1223" from="br_ln80" to="xr" fromId="374" toId="376">
</dataflow>
<dataflow id="1224" from="add_ln80" to="xr" fromId="378" toId="376">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1225" from="br_ln80" to="xr" fromId="422" toId="376">
<BackEdge/>
</dataflow>
<dataflow id="1226" from="xr" to="icmp_ln80" fromId="376" toId="377">
</dataflow>
<dataflow id="1227" from="StgValue_1197" to="icmp_ln80" fromId="1197" toId="377">
</dataflow>
<dataflow id="1228" from="xr" to="add_ln80" fromId="376" toId="378">
</dataflow>
<dataflow id="1229" from="StgValue_1200" to="add_ln80" fromId="1200" toId="378">
</dataflow>
<dataflow id="1230" from="icmp_ln80" to="br_ln80" fromId="377" toId="379">
</dataflow>
<dataflow id="1231" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln82_2" fromId="1093" toId="380">
</dataflow>
<dataflow id="1232" from="xr" to="shl_ln82_2" fromId="376" toId="380">
</dataflow>
<dataflow id="1233" from="StgValue_738" to="shl_ln82_2" fromId="738" toId="380">
</dataflow>
<dataflow id="1234" from="shl_ln82_2" to="zext_ln82_2" fromId="380" toId="381">
</dataflow>
<dataflow id="1235" from="zext_ln82_2" to="add_ln82" fromId="381" toId="382">
</dataflow>
<dataflow id="1236" from="output_ftmap_read" to="add_ln82" fromId="79" toId="382">
</dataflow>
<dataflow id="1237" from="add_ln82" to="add_ln82_1" fromId="382" toId="383">
</dataflow>
<dataflow id="1238" from="sext_ln80" to="add_ln82_1" fromId="373" toId="383">
</dataflow>
<dataflow id="1239" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="794" toId="384">
</dataflow>
<dataflow id="1240" from="add_ln82_1" to="trunc_ln" fromId="383" toId="384">
</dataflow>
<dataflow id="1241" from="StgValue_797" to="trunc_ln" fromId="797" toId="384">
</dataflow>
<dataflow id="1242" from="StgValue_799" to="trunc_ln" fromId="799" toId="384">
</dataflow>
<dataflow id="1243" from="trunc_ln" to="sext_ln82" fromId="384" toId="385">
</dataflow>
<dataflow id="1244" from="gmem" to="gmem_addr" fromId="520" toId="386">
</dataflow>
<dataflow id="1245" from="sext_ln82" to="gmem_addr" fromId="385" toId="386">
</dataflow>
<dataflow id="1246" from="add_ln79" to="store_ln79" fromId="364" toId="387">
</dataflow>
<dataflow id="1247" from="yr" to="store_ln79" fromId="94" toId="387">
</dataflow>
<dataflow id="1248" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="389">
</dataflow>
<dataflow id="1249" from="gmem_addr" to="gmem_load_req" fromId="386" toId="389">
</dataflow>
<dataflow id="1250" from="StgValue_527" to="gmem_load_req" fromId="527" toId="389">
</dataflow>
<dataflow id="1251" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="390">
</dataflow>
<dataflow id="1252" from="gmem_addr" to="gmem_load_req" fromId="386" toId="390">
</dataflow>
<dataflow id="1253" from="StgValue_527" to="gmem_load_req" fromId="527" toId="390">
</dataflow>
<dataflow id="1254" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="391">
</dataflow>
<dataflow id="1255" from="gmem_addr" to="gmem_load_req" fromId="386" toId="391">
</dataflow>
<dataflow id="1256" from="StgValue_527" to="gmem_load_req" fromId="527" toId="391">
</dataflow>
<dataflow id="1257" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="392">
</dataflow>
<dataflow id="1258" from="gmem_addr" to="gmem_load_req" fromId="386" toId="392">
</dataflow>
<dataflow id="1259" from="StgValue_527" to="gmem_load_req" fromId="527" toId="392">
</dataflow>
<dataflow id="1260" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="393">
</dataflow>
<dataflow id="1261" from="gmem_addr" to="gmem_load_req" fromId="386" toId="393">
</dataflow>
<dataflow id="1262" from="StgValue_527" to="gmem_load_req" fromId="527" toId="393">
</dataflow>
<dataflow id="1263" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="394">
</dataflow>
<dataflow id="1264" from="gmem_addr" to="gmem_load_req" fromId="386" toId="394">
</dataflow>
<dataflow id="1265" from="StgValue_527" to="gmem_load_req" fromId="527" toId="394">
</dataflow>
<dataflow id="1266" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="395">
</dataflow>
<dataflow id="1267" from="gmem_addr" to="gmem_load_req" fromId="386" toId="395">
</dataflow>
<dataflow id="1268" from="StgValue_527" to="gmem_load_req" fromId="527" toId="395">
</dataflow>
<dataflow id="1269" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="804" toId="396">
</dataflow>
<dataflow id="1270" from="gmem_addr" to="gmem_load_req" fromId="386" toId="396">
</dataflow>
<dataflow id="1271" from="StgValue_527" to="gmem_load_req" fromId="527" toId="396">
</dataflow>
<dataflow id="1272" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="829" toId="397">
</dataflow>
<dataflow id="1273" from="gmem_addr" to="gmem_addr_read" fromId="386" toId="397">
</dataflow>
<dataflow id="1274" from="gmem_addr_read" to="bitcast_ln82" fromId="397" toId="398">
</dataflow>
<dataflow id="1275" from="bitcast_ln82" to="add" fromId="398" toId="399">
</dataflow>
<dataflow id="1276" from="conv3_biases_0_0_val_read" to="add" fromId="80" toId="399">
</dataflow>
<dataflow id="1278" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="1277" toId="400">
</dataflow>
<dataflow id="1279" from="gmem_addr" to="gmem_addr_req" fromId="386" toId="400">
</dataflow>
<dataflow id="1280" from="StgValue_527" to="gmem_addr_req" fromId="527" toId="400">
</dataflow>
<dataflow id="1281" from="bitcast_ln82" to="add" fromId="398" toId="401">
</dataflow>
<dataflow id="1282" from="conv3_biases_0_0_val_read" to="add" fromId="80" toId="401">
</dataflow>
<dataflow id="1283" from="bitcast_ln82" to="add" fromId="398" toId="402">
</dataflow>
<dataflow id="1284" from="conv3_biases_0_0_val_read" to="add" fromId="80" toId="402">
</dataflow>
<dataflow id="1285" from="bitcast_ln82" to="add" fromId="398" toId="403">
</dataflow>
<dataflow id="1286" from="conv3_biases_0_0_val_read" to="add" fromId="80" toId="403">
</dataflow>
<dataflow id="1287" from="add" to="tmp_2" fromId="403" toId="404">
</dataflow>
<dataflow id="1288" from="StgValue_636" to="tmp_2" fromId="636" toId="404">
</dataflow>
<dataflow id="1289" from="add" to="bitcast_ln82_1" fromId="403" toId="405">
</dataflow>
<dataflow id="1291" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="1290" toId="406">
</dataflow>
<dataflow id="1292" from="bitcast_ln82_1" to="tmp_1" fromId="405" toId="406">
</dataflow>
<dataflow id="1294" from="StgValue_1293" to="tmp_1" fromId="1293" toId="406">
</dataflow>
<dataflow id="1296" from="StgValue_1295" to="tmp_1" fromId="1295" toId="406">
</dataflow>
<dataflow id="1297" from="bitcast_ln82_1" to="trunc_ln83" fromId="405" toId="407">
</dataflow>
<dataflow id="1298" from="tmp_1" to="icmp_ln83" fromId="406" toId="408">
</dataflow>
<dataflow id="1299" from="StgValue_1197" to="icmp_ln83" fromId="1197" toId="408">
</dataflow>
<dataflow id="1300" from="trunc_ln83" to="icmp_ln83_1" fromId="407" toId="409">
</dataflow>
<dataflow id="1301" from="StgValue_651" to="icmp_ln83_1" fromId="651" toId="409">
</dataflow>
<dataflow id="1302" from="icmp_ln83_1" to="or_ln83" fromId="409" toId="410">
</dataflow>
<dataflow id="1303" from="icmp_ln83" to="or_ln83" fromId="408" toId="410">
</dataflow>
<dataflow id="1304" from="add" to="tmp_2" fromId="403" toId="411">
</dataflow>
<dataflow id="1305" from="StgValue_636" to="tmp_2" fromId="636" toId="411">
</dataflow>
<dataflow id="1306" from="or_ln83" to="and_ln83" fromId="410" toId="412">
</dataflow>
<dataflow id="1307" from="tmp_2" to="and_ln83" fromId="411" toId="412">
</dataflow>
<dataflow id="1308" from="and_ln83" to="select_ln83" fromId="412" toId="413">
</dataflow>
<dataflow id="1309" from="StgValue_534" to="select_ln83" fromId="534" toId="413">
</dataflow>
<dataflow id="1310" from="bitcast_ln82_1" to="select_ln83" fromId="405" toId="413">
</dataflow>
<dataflow id="1312" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln82" fromId="1311" toId="414">
</dataflow>
<dataflow id="1313" from="gmem_addr" to="write_ln82" fromId="386" toId="414">
</dataflow>
<dataflow id="1314" from="select_ln83" to="write_ln82" fromId="413" toId="414">
</dataflow>
<dataflow id="1315" from="StgValue_571" to="write_ln82" fromId="571" toId="414">
</dataflow>
<dataflow id="1317" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1316" toId="415">
</dataflow>
<dataflow id="1318" from="gmem_addr" to="gmem_addr_resp" fromId="386" toId="415">
</dataflow>
<dataflow id="1319" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1316" toId="416">
</dataflow>
<dataflow id="1320" from="gmem_addr" to="gmem_addr_resp" fromId="386" toId="416">
</dataflow>
<dataflow id="1321" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1316" toId="417">
</dataflow>
<dataflow id="1322" from="gmem_addr" to="gmem_addr_resp" fromId="386" toId="417">
</dataflow>
<dataflow id="1323" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1316" toId="418">
</dataflow>
<dataflow id="1324" from="gmem_addr" to="gmem_addr_resp" fromId="386" toId="418">
</dataflow>
<dataflow id="1325" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln80" fromId="577" toId="419">
</dataflow>
<dataflow id="1326" from="StgValue_1204" to="speclooptripcount_ln80" fromId="1204" toId="419">
</dataflow>
<dataflow id="1327" from="StgValue_1204" to="speclooptripcount_ln80" fromId="1204" toId="419">
</dataflow>
<dataflow id="1328" from="StgValue_1204" to="speclooptripcount_ln80" fromId="1204" toId="419">
</dataflow>
<dataflow id="1329" from="_ssdm_op_SpecLoopName" to="specloopname_ln80" fromId="583" toId="420">
</dataflow>
<dataflow id="1331" from="empty_31" to="specloopname_ln80" fromId="1330" toId="420">
</dataflow>
<dataflow id="1332" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="1316" toId="421">
</dataflow>
<dataflow id="1333" from="gmem_addr" to="gmem_addr_resp" fromId="386" toId="421">
</dataflow>
<dataflow id="1334" from="icmp_ln31" to="StgValue_2" fromId="86" toId="2">
</dataflow>
<dataflow id="1335" from="icmp_ln32" to="StgValue_3" fromId="98" toId="3">
</dataflow>
<dataflow id="1336" from="exitcond383" to="StgValue_4" fromId="107" toId="4">
</dataflow>
<dataflow id="1337" from="icmp_ln106" to="StgValue_5" fromId="121" toId="5">
</dataflow>
<dataflow id="1338" from="icmp_ln107" to="StgValue_6" fromId="136" toId="6">
</dataflow>
<dataflow id="1339" from="icmp_ln108" to="StgValue_7" fromId="162" toId="7">
</dataflow>
<dataflow id="1340" from="icmp_ln48" to="StgValue_18" fromId="203" toId="18">
</dataflow>
<dataflow id="1341" from="icmp_ln49" to="StgValue_19" fromId="215" toId="19">
</dataflow>
<dataflow id="1342" from="icmp_ln52_2" to="StgValue_21" fromId="227" toId="21">
</dataflow>
<dataflow id="1343" from="icmp_ln53" to="StgValue_22" fromId="245" toId="22">
</dataflow>
<dataflow id="1344" from="icmp_ln61" to="StgValue_26" fromId="270" toId="26">
</dataflow>
<dataflow id="1345" from="icmp_ln128" to="StgValue_43" fromId="309" toId="43">
</dataflow>
<dataflow id="1346" from="icmp_ln129" to="StgValue_45" fromId="336" toId="45">
</dataflow>
<dataflow id="1347" from="exitcond7514" to="StgValue_53" fromId="353" toId="53">
</dataflow>
<dataflow id="1348" from="icmp_ln79" to="StgValue_54" fromId="363" toId="54">
</dataflow>
<dataflow id="1349" from="icmp_ln80" to="StgValue_55" fromId="377" toId="55">
</dataflow>
</dataflows>


</stg>
