<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='772' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2022' u='r' c='_ZL11getRegClassN12_GLOBAL__N_112RegisterKindEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='658' c='_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='973' u='r' c='_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11180' u='r' c='_ZNK4llvm16SITargetLowering14wrapAddr64RsrcERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11210' u='r' c='_ZNK4llvm16SITargetLowering9buildRSRCERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEjm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1422' c='_ZN4llvm6AMDGPU14getRegBitWidthEj'/>
