{
  "module_name": "rk3399-cru.h",
  "hash_id": "225efde09d0d57e6c0c4f7b1d455bb1e3a3a28ff956dd7974ceb281b759d55a4",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3399-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3399_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3399_H\n\n \n#define PLL_APLLL\t\t\t1\n#define PLL_APLLB\t\t\t2\n#define PLL_DPLL\t\t\t3\n#define PLL_CPLL\t\t\t4\n#define PLL_GPLL\t\t\t5\n#define PLL_NPLL\t\t\t6\n#define PLL_VPLL\t\t\t7\n#define ARMCLKL\t\t\t\t8\n#define ARMCLKB\t\t\t\t9\n\n \n#define SCLK_I2C1\t\t\t65\n#define SCLK_I2C2\t\t\t66\n#define SCLK_I2C3\t\t\t67\n#define SCLK_I2C5\t\t\t68\n#define SCLK_I2C6\t\t\t69\n#define SCLK_I2C7\t\t\t70\n#define SCLK_SPI0\t\t\t71\n#define SCLK_SPI1\t\t\t72\n#define SCLK_SPI2\t\t\t73\n#define SCLK_SPI4\t\t\t74\n#define SCLK_SPI5\t\t\t75\n#define SCLK_SDMMC\t\t\t76\n#define SCLK_SDIO\t\t\t77\n#define SCLK_EMMC\t\t\t78\n#define SCLK_TSADC\t\t\t79\n#define SCLK_SARADC\t\t\t80\n#define SCLK_UART0\t\t\t81\n#define SCLK_UART1\t\t\t82\n#define SCLK_UART2\t\t\t83\n#define SCLK_UART3\t\t\t84\n#define SCLK_SPDIF_8CH\t\t\t85\n#define SCLK_I2S0_8CH\t\t\t86\n#define SCLK_I2S1_8CH\t\t\t87\n#define SCLK_I2S2_8CH\t\t\t88\n#define SCLK_I2S_8CH_OUT\t\t89\n#define SCLK_TIMER00\t\t\t90\n#define SCLK_TIMER01\t\t\t91\n#define SCLK_TIMER02\t\t\t92\n#define SCLK_TIMER03\t\t\t93\n#define SCLK_TIMER04\t\t\t94\n#define SCLK_TIMER05\t\t\t95\n#define SCLK_TIMER06\t\t\t96\n#define SCLK_TIMER07\t\t\t97\n#define SCLK_TIMER08\t\t\t98\n#define SCLK_TIMER09\t\t\t99\n#define SCLK_TIMER10\t\t\t100\n#define SCLK_TIMER11\t\t\t101\n#define SCLK_MACREF\t\t\t102\n#define SCLK_MAC_RX\t\t\t103\n#define SCLK_MAC_TX\t\t\t104\n#define SCLK_MAC\t\t\t105\n#define SCLK_MACREF_OUT\t\t\t106\n#define SCLK_VOP0_PWM\t\t\t107\n#define SCLK_VOP1_PWM\t\t\t108\n#define SCLK_RGA_CORE\t\t\t109\n#define SCLK_ISP0\t\t\t110\n#define SCLK_ISP1\t\t\t111\n#define SCLK_HDMI_CEC\t\t\t112\n#define SCLK_HDMI_SFR\t\t\t113\n#define SCLK_DP_CORE\t\t\t114\n#define SCLK_PVTM_CORE_L\t\t115\n#define SCLK_PVTM_CORE_B\t\t116\n#define SCLK_PVTM_GPU\t\t\t117\n#define SCLK_PVTM_DDR\t\t\t118\n#define SCLK_MIPIDPHY_REF\t\t119\n#define SCLK_MIPIDPHY_CFG\t\t120\n#define SCLK_HSICPHY\t\t\t121\n#define SCLK_USBPHY480M\t\t\t122\n#define SCLK_USB2PHY0_REF\t\t123\n#define SCLK_USB2PHY1_REF\t\t124\n#define SCLK_UPHY0_TCPDPHY_REF\t\t125\n#define SCLK_UPHY0_TCPDCORE\t\t126\n#define SCLK_UPHY1_TCPDPHY_REF\t\t127\n#define SCLK_UPHY1_TCPDCORE\t\t128\n#define SCLK_USB3OTG0_REF\t\t129\n#define SCLK_USB3OTG1_REF\t\t130\n#define SCLK_USB3OTG0_SUSPEND\t\t131\n#define SCLK_USB3OTG1_SUSPEND\t\t132\n#define SCLK_CRYPTO0\t\t\t133\n#define SCLK_CRYPTO1\t\t\t134\n#define SCLK_CCI_TRACE\t\t\t135\n#define SCLK_CS\t\t\t\t136\n#define SCLK_CIF_OUT\t\t\t137\n#define SCLK_PCIEPHY_REF\t\t138\n#define SCLK_PCIE_CORE\t\t\t139\n#define SCLK_M0_PERILP\t\t\t140\n#define SCLK_M0_PERILP_DEC\t\t141\n#define SCLK_CM0S\t\t\t142\n#define SCLK_DBG_NOC\t\t\t143\n#define SCLK_DBG_PD_CORE_B\t\t144\n#define SCLK_DBG_PD_CORE_L\t\t145\n#define SCLK_DFIMON0_TIMER\t\t146\n#define SCLK_DFIMON1_TIMER\t\t147\n#define SCLK_INTMEM0\t\t\t148\n#define SCLK_INTMEM1\t\t\t149\n#define SCLK_INTMEM2\t\t\t150\n#define SCLK_INTMEM3\t\t\t151\n#define SCLK_INTMEM4\t\t\t152\n#define SCLK_INTMEM5\t\t\t153\n#define SCLK_SDMMC_DRV\t\t\t154\n#define SCLK_SDMMC_SAMPLE\t\t155\n#define SCLK_SDIO_DRV\t\t\t156\n#define SCLK_SDIO_SAMPLE\t\t157\n#define SCLK_VDU_CORE\t\t\t158\n#define SCLK_VDU_CA\t\t\t159\n#define SCLK_PCIE_PM\t\t\t160\n#define SCLK_SPDIF_REC_DPTX\t\t161\n#define SCLK_DPHY_PLL\t\t\t162\n#define SCLK_DPHY_TX0_CFG\t\t163\n#define SCLK_DPHY_TX1RX1_CFG\t\t164\n#define SCLK_DPHY_RX0_CFG\t\t165\n#define SCLK_RMII_SRC\t\t\t166\n#define SCLK_PCIEPHY_REF100M\t\t167\n#define SCLK_DDRC\t\t\t168\n#define SCLK_TESTCLKOUT1\t\t169\n#define SCLK_TESTCLKOUT2\t\t170\n\n#define DCLK_VOP0\t\t\t180\n#define DCLK_VOP1\t\t\t181\n#define DCLK_VOP0_DIV\t\t\t182\n#define DCLK_VOP1_DIV\t\t\t183\n#define DCLK_M0_PERILP\t\t\t184\n#define DCLK_VOP0_FRAC\t\t\t185\n#define DCLK_VOP1_FRAC\t\t\t186\n\n#define FCLK_CM0S\t\t\t190\n\n \n#define ACLK_PERIHP\t\t\t192\n#define ACLK_PERIHP_NOC\t\t\t193\n#define ACLK_PERILP0\t\t\t194\n#define ACLK_PERILP0_NOC\t\t195\n#define ACLK_PERF_PCIE\t\t\t196\n#define ACLK_PCIE\t\t\t197\n#define ACLK_INTMEM\t\t\t198\n#define ACLK_TZMA\t\t\t199\n#define ACLK_DCF\t\t\t200\n#define ACLK_CCI\t\t\t201\n#define ACLK_CCI_NOC0\t\t\t202\n#define ACLK_CCI_NOC1\t\t\t203\n#define ACLK_CCI_GRF\t\t\t204\n#define ACLK_CENTER\t\t\t205\n#define ACLK_CENTER_MAIN_NOC\t\t206\n#define ACLK_CENTER_PERI_NOC\t\t207\n#define ACLK_GPU\t\t\t208\n#define ACLK_PERF_GPU\t\t\t209\n#define ACLK_GPU_GRF\t\t\t210\n#define ACLK_DMAC0_PERILP\t\t211\n#define ACLK_DMAC1_PERILP\t\t212\n#define ACLK_GMAC\t\t\t213\n#define ACLK_GMAC_NOC\t\t\t214\n#define ACLK_PERF_GMAC\t\t\t215\n#define ACLK_VOP0_NOC\t\t\t216\n#define ACLK_VOP0\t\t\t217\n#define ACLK_VOP1_NOC\t\t\t218\n#define ACLK_VOP1\t\t\t219\n#define ACLK_RGA\t\t\t220\n#define ACLK_RGA_NOC\t\t\t221\n#define ACLK_HDCP\t\t\t222\n#define ACLK_HDCP_NOC\t\t\t223\n#define ACLK_HDCP22\t\t\t224\n#define ACLK_IEP\t\t\t225\n#define ACLK_IEP_NOC\t\t\t226\n#define ACLK_VIO\t\t\t227\n#define ACLK_VIO_NOC\t\t\t228\n#define ACLK_ISP0\t\t\t229\n#define ACLK_ISP1\t\t\t230\n#define ACLK_ISP0_NOC\t\t\t231\n#define ACLK_ISP1_NOC\t\t\t232\n#define ACLK_ISP0_WRAPPER\t\t233\n#define ACLK_ISP1_WRAPPER\t\t234\n#define ACLK_VCODEC\t\t\t235\n#define ACLK_VCODEC_NOC\t\t\t236\n#define ACLK_VDU\t\t\t237\n#define ACLK_VDU_NOC\t\t\t238\n#define ACLK_PERI\t\t\t239\n#define ACLK_EMMC\t\t\t240\n#define ACLK_EMMC_CORE\t\t\t241\n#define ACLK_EMMC_NOC\t\t\t242\n#define ACLK_EMMC_GRF\t\t\t243\n#define ACLK_USB3\t\t\t244\n#define ACLK_USB3_NOC\t\t\t245\n#define ACLK_USB3OTG0\t\t\t246\n#define ACLK_USB3OTG1\t\t\t247\n#define ACLK_USB3_RKSOC_AXI_PERF\t248\n#define ACLK_USB3_GRF\t\t\t249\n#define ACLK_GIC\t\t\t250\n#define ACLK_GIC_NOC\t\t\t251\n#define ACLK_GIC_ADB400_CORE_L_2_GIC\t252\n#define ACLK_GIC_ADB400_CORE_B_2_GIC\t253\n#define ACLK_GIC_ADB400_GIC_2_CORE_L\t254\n#define ACLK_GIC_ADB400_GIC_2_CORE_B\t255\n#define ACLK_CORE_ADB400_CORE_L_2_CCI500 256\n#define ACLK_CORE_ADB400_CORE_B_2_CCI500 257\n#define ACLK_ADB400M_PD_CORE_L\t\t258\n#define ACLK_ADB400M_PD_CORE_B\t\t259\n#define ACLK_PERF_CORE_L\t\t260\n#define ACLK_PERF_CORE_B\t\t261\n#define ACLK_GIC_PRE\t\t\t262\n#define ACLK_VOP0_PRE\t\t\t263\n#define ACLK_VOP1_PRE\t\t\t264\n\n \n#define PCLK_PERIHP\t\t\t320\n#define PCLK_PERIHP_NOC\t\t\t321\n#define PCLK_PERILP0\t\t\t322\n#define PCLK_PERILP1\t\t\t323\n#define PCLK_PERILP1_NOC\t\t324\n#define PCLK_PERILP_SGRF\t\t325\n#define PCLK_PERIHP_GRF\t\t\t326\n#define PCLK_PCIE\t\t\t327\n#define PCLK_SGRF\t\t\t328\n#define PCLK_INTR_ARB\t\t\t329\n#define PCLK_CENTER_MAIN_NOC\t\t330\n#define PCLK_CIC\t\t\t331\n#define PCLK_COREDBG_B\t\t\t332\n#define PCLK_COREDBG_L\t\t\t333\n#define PCLK_DBG_CXCS_PD_CORE_B\t\t334\n#define PCLK_DCF\t\t\t335\n#define PCLK_GPIO2\t\t\t336\n#define PCLK_GPIO3\t\t\t337\n#define PCLK_GPIO4\t\t\t338\n#define PCLK_GRF\t\t\t339\n#define PCLK_HSICPHY\t\t\t340\n#define PCLK_I2C1\t\t\t341\n#define PCLK_I2C2\t\t\t342\n#define PCLK_I2C3\t\t\t343\n#define PCLK_I2C5\t\t\t344\n#define PCLK_I2C6\t\t\t345\n#define PCLK_I2C7\t\t\t346\n#define PCLK_SPI0\t\t\t347\n#define PCLK_SPI1\t\t\t348\n#define PCLK_SPI2\t\t\t349\n#define PCLK_SPI4\t\t\t350\n#define PCLK_SPI5\t\t\t351\n#define PCLK_UART0\t\t\t352\n#define PCLK_UART1\t\t\t353\n#define PCLK_UART2\t\t\t354\n#define PCLK_UART3\t\t\t355\n#define PCLK_TSADC\t\t\t356\n#define PCLK_SARADC\t\t\t357\n#define PCLK_GMAC\t\t\t358\n#define PCLK_GMAC_NOC\t\t\t359\n#define PCLK_TIMER0\t\t\t360\n#define PCLK_TIMER1\t\t\t361\n#define PCLK_EDP\t\t\t362\n#define PCLK_EDP_NOC\t\t\t363\n#define PCLK_EDP_CTRL\t\t\t364\n#define PCLK_VIO\t\t\t365\n#define PCLK_VIO_NOC\t\t\t366\n#define PCLK_VIO_GRF\t\t\t367\n#define PCLK_MIPI_DSI0\t\t\t368\n#define PCLK_MIPI_DSI1\t\t\t369\n#define PCLK_HDCP\t\t\t370\n#define PCLK_HDCP_NOC\t\t\t371\n#define PCLK_HDMI_CTRL\t\t\t372\n#define PCLK_DP_CTRL\t\t\t373\n#define PCLK_HDCP22\t\t\t374\n#define PCLK_GASKET\t\t\t375\n#define PCLK_DDR\t\t\t376\n#define PCLK_DDR_MON\t\t\t377\n#define PCLK_DDR_SGRF\t\t\t378\n#define PCLK_ISP1_WRAPPER\t\t379\n#define PCLK_WDT\t\t\t380\n#define PCLK_EFUSE1024NS\t\t381\n#define PCLK_EFUSE1024S\t\t\t382\n#define PCLK_PMU_INTR_ARB\t\t383\n#define PCLK_MAILBOX0\t\t\t384\n#define PCLK_USBPHY_MUX_G\t\t385\n#define PCLK_UPHY0_TCPHY_G\t\t386\n#define PCLK_UPHY0_TCPD_G\t\t387\n#define PCLK_UPHY1_TCPHY_G\t\t388\n#define PCLK_UPHY1_TCPD_G\t\t389\n#define PCLK_ALIVE\t\t\t390\n\n \n#define HCLK_PERIHP\t\t\t448\n#define HCLK_PERILP0\t\t\t449\n#define HCLK_PERILP1\t\t\t450\n#define HCLK_PERILP0_NOC\t\t451\n#define HCLK_PERILP1_NOC\t\t452\n#define HCLK_M0_PERILP\t\t\t453\n#define HCLK_M0_PERILP_NOC\t\t454\n#define HCLK_AHB1TOM\t\t\t455\n#define HCLK_HOST0\t\t\t456\n#define HCLK_HOST0_ARB\t\t\t457\n#define HCLK_HOST1\t\t\t458\n#define HCLK_HOST1_ARB\t\t\t459\n#define HCLK_HSIC\t\t\t460\n#define HCLK_SD\t\t\t\t461\n#define HCLK_SDMMC\t\t\t462\n#define HCLK_SDMMC_NOC\t\t\t463\n#define HCLK_M_CRYPTO0\t\t\t464\n#define HCLK_M_CRYPTO1\t\t\t465\n#define HCLK_S_CRYPTO0\t\t\t466\n#define HCLK_S_CRYPTO1\t\t\t467\n#define HCLK_I2S0_8CH\t\t\t468\n#define HCLK_I2S1_8CH\t\t\t469\n#define HCLK_I2S2_8CH\t\t\t470\n#define HCLK_SPDIF\t\t\t471\n#define HCLK_VOP0_NOC\t\t\t472\n#define HCLK_VOP0\t\t\t473\n#define HCLK_VOP1_NOC\t\t\t474\n#define HCLK_VOP1\t\t\t475\n#define HCLK_ROM\t\t\t476\n#define HCLK_IEP\t\t\t477\n#define HCLK_IEP_NOC\t\t\t478\n#define HCLK_ISP0\t\t\t479\n#define HCLK_ISP1\t\t\t480\n#define HCLK_ISP0_NOC\t\t\t481\n#define HCLK_ISP1_NOC\t\t\t482\n#define HCLK_ISP0_WRAPPER\t\t483\n#define HCLK_ISP1_WRAPPER\t\t484\n#define HCLK_RGA\t\t\t485\n#define HCLK_RGA_NOC\t\t\t486\n#define HCLK_HDCP\t\t\t487\n#define HCLK_HDCP_NOC\t\t\t488\n#define HCLK_HDCP22\t\t\t489\n#define HCLK_VCODEC\t\t\t490\n#define HCLK_VCODEC_NOC\t\t\t491\n#define HCLK_VDU\t\t\t492\n#define HCLK_VDU_NOC\t\t\t493\n#define HCLK_SDIO\t\t\t494\n#define HCLK_SDIO_NOC\t\t\t495\n#define HCLK_SDIOAUDIO_NOC\t\t496\n\n#define CLK_NR_CLKS\t\t\t(HCLK_SDIOAUDIO_NOC + 1)\n\n \n\n#define PLL_PPLL\t\t\t1\n\n#define SCLK_32K_SUSPEND_PMU\t\t2\n#define SCLK_SPI3_PMU\t\t\t3\n#define SCLK_TIMER12_PMU\t\t4\n#define SCLK_TIMER13_PMU\t\t5\n#define SCLK_UART4_PMU\t\t\t6\n#define SCLK_PVTM_PMU\t\t\t7\n#define SCLK_WIFI_PMU\t\t\t8\n#define SCLK_I2C0_PMU\t\t\t9\n#define SCLK_I2C4_PMU\t\t\t10\n#define SCLK_I2C8_PMU\t\t\t11\n\n#define PCLK_SRC_PMU\t\t\t19\n#define PCLK_PMU\t\t\t20\n#define PCLK_PMUGRF_PMU\t\t\t21\n#define PCLK_INTMEM1_PMU\t\t22\n#define PCLK_GPIO0_PMU\t\t\t23\n#define PCLK_GPIO1_PMU\t\t\t24\n#define PCLK_SGRF_PMU\t\t\t25\n#define PCLK_NOC_PMU\t\t\t26\n#define PCLK_I2C0_PMU\t\t\t27\n#define PCLK_I2C4_PMU\t\t\t28\n#define PCLK_I2C8_PMU\t\t\t29\n#define PCLK_RKPWM_PMU\t\t\t30\n#define PCLK_SPI3_PMU\t\t\t31\n#define PCLK_TIMER_PMU\t\t\t32\n#define PCLK_MAILBOX_PMU\t\t33\n#define PCLK_UART4_PMU\t\t\t34\n#define PCLK_WDT_M0_PMU\t\t\t35\n\n#define FCLK_CM0S_SRC_PMU\t\t44\n#define FCLK_CM0S_PMU\t\t\t45\n#define SCLK_CM0S_PMU\t\t\t46\n#define HCLK_CM0S_PMU\t\t\t47\n#define DCLK_CM0S_PMU\t\t\t48\n#define PCLK_INTR_ARB_PMU\t\t49\n#define HCLK_NOC_PMU\t\t\t50\n\n#define CLKPMU_NR_CLKS\t\t\t(HCLK_NOC_PMU + 1)\n\n \n\n \n#define SRST_CORE_L0\t\t\t0\n#define SRST_CORE_B0\t\t\t1\n#define SRST_CORE_PO_L0\t\t\t2\n#define SRST_CORE_PO_B0\t\t\t3\n#define SRST_L2_L\t\t\t4\n#define SRST_L2_B\t\t\t5\n#define SRST_ADB_L\t\t\t6\n#define SRST_ADB_B\t\t\t7\n#define SRST_A_CCI\t\t\t8\n#define SRST_A_CCIM0_NOC\t\t9\n#define SRST_A_CCIM1_NOC\t\t10\n#define SRST_DBG_NOC\t\t\t11\n\n \n#define SRST_CORE_L0_T\t\t\t16\n#define SRST_CORE_L1\t\t\t17\n#define SRST_CORE_L2\t\t\t18\n#define SRST_CORE_L3\t\t\t19\n#define SRST_CORE_PO_L0_T\t\t20\n#define SRST_CORE_PO_L1\t\t\t21\n#define SRST_CORE_PO_L2\t\t\t22\n#define SRST_CORE_PO_L3\t\t\t23\n#define SRST_A_ADB400_GIC2COREL\t\t24\n#define SRST_A_ADB400_COREL2GIC\t\t25\n#define SRST_P_DBG_L\t\t\t26\n#define SRST_L2_L_T\t\t\t28\n#define SRST_ADB_L_T\t\t\t29\n#define SRST_A_RKPERF_L\t\t\t30\n#define SRST_PVTM_CORE_L\t\t31\n\n \n#define SRST_CORE_B0_T\t\t\t32\n#define SRST_CORE_B1\t\t\t33\n#define SRST_CORE_PO_B0_T\t\t36\n#define SRST_CORE_PO_B1\t\t\t37\n#define SRST_A_ADB400_GIC2COREB\t\t40\n#define SRST_A_ADB400_COREB2GIC\t\t41\n#define SRST_P_DBG_B\t\t\t42\n#define SRST_L2_B_T\t\t\t43\n#define SRST_ADB_B_T\t\t\t45\n#define SRST_A_RKPERF_B\t\t\t46\n#define SRST_PVTM_CORE_B\t\t47\n\n \n#define SRST_A_CCI_T\t\t\t50\n#define SRST_A_CCIM0_NOC_T\t\t51\n#define SRST_A_CCIM1_NOC_T\t\t52\n#define SRST_A_ADB400M_PD_CORE_B_T\t53\n#define SRST_A_ADB400M_PD_CORE_L_T\t54\n#define SRST_DBG_NOC_T\t\t\t55\n#define SRST_DBG_CXCS\t\t\t56\n#define SRST_CCI_TRACE\t\t\t57\n#define SRST_P_CCI_GRF\t\t\t58\n\n \n#define SRST_A_CENTER_MAIN_NOC\t\t64\n#define SRST_A_CENTER_PERI_NOC\t\t65\n#define SRST_P_CENTER_MAIN\t\t66\n#define SRST_P_DDRMON\t\t\t67\n#define SRST_P_CIC\t\t\t68\n#define SRST_P_CENTER_SGRF\t\t69\n#define SRST_DDR0_MSCH\t\t\t70\n#define SRST_DDRCFG0_MSCH\t\t71\n#define SRST_DDR0\t\t\t72\n#define SRST_DDRPHY0\t\t\t73\n#define SRST_DDR1_MSCH\t\t\t74\n#define SRST_DDRCFG1_MSCH\t\t75\n#define SRST_DDR1\t\t\t76\n#define SRST_DDRPHY1\t\t\t77\n#define SRST_DDR_CIC\t\t\t78\n#define SRST_PVTM_DDR\t\t\t79\n\n \n#define SRST_A_VCODEC_NOC\t\t80\n#define SRST_A_VCODEC\t\t\t81\n#define SRST_H_VCODEC_NOC\t\t82\n#define SRST_H_VCODEC\t\t\t83\n#define SRST_A_VDU_NOC\t\t\t88\n#define SRST_A_VDU\t\t\t89\n#define SRST_H_VDU_NOC\t\t\t90\n#define SRST_H_VDU\t\t\t91\n#define SRST_VDU_CORE\t\t\t92\n#define SRST_VDU_CA\t\t\t93\n\n \n#define SRST_A_IEP_NOC\t\t\t96\n#define SRST_A_VOP_IEP\t\t\t97\n#define SRST_A_IEP\t\t\t98\n#define SRST_H_IEP_NOC\t\t\t99\n#define SRST_H_IEP\t\t\t100\n#define SRST_A_RGA_NOC\t\t\t102\n#define SRST_A_RGA\t\t\t103\n#define SRST_H_RGA_NOC\t\t\t104\n#define SRST_H_RGA\t\t\t105\n#define SRST_RGA_CORE\t\t\t106\n#define SRST_EMMC_NOC\t\t\t108\n#define SRST_EMMC\t\t\t109\n#define SRST_EMMC_GRF\t\t\t110\n\n \n#define SRST_A_PERIHP_NOC\t\t112\n#define SRST_P_PERIHP_GRF\t\t113\n#define SRST_H_PERIHP_NOC\t\t114\n#define SRST_USBHOST0\t\t\t115\n#define SRST_HOSTC0_AUX\t\t\t116\n#define SRST_HOST0_ARB\t\t\t117\n#define SRST_USBHOST1\t\t\t118\n#define SRST_HOSTC1_AUX\t\t\t119\n#define SRST_HOST1_ARB\t\t\t120\n#define SRST_SDIO0\t\t\t121\n#define SRST_SDMMC\t\t\t122\n#define SRST_HSIC\t\t\t123\n#define SRST_HSIC_AUX\t\t\t124\n#define SRST_AHB1TOM\t\t\t125\n#define SRST_P_PERIHP_NOC\t\t126\n#define SRST_HSICPHY\t\t\t127\n\n \n#define SRST_A_PCIE\t\t\t128\n#define SRST_P_PCIE\t\t\t129\n#define SRST_PCIE_CORE\t\t\t130\n#define SRST_PCIE_MGMT\t\t\t131\n#define SRST_PCIE_MGMT_STICKY\t\t132\n#define SRST_PCIE_PIPE\t\t\t133\n#define SRST_PCIE_PM\t\t\t134\n#define SRST_PCIEPHY\t\t\t135\n#define SRST_A_GMAC_NOC\t\t\t136\n#define SRST_A_GMAC\t\t\t137\n#define SRST_P_GMAC_NOC\t\t\t138\n#define SRST_P_GMAC_GRF\t\t\t140\n#define SRST_HSICPHY_POR\t\t142\n#define SRST_HSICPHY_UTMI\t\t143\n\n \n#define SRST_USB2PHY0_POR\t\t144\n#define SRST_USB2PHY0_UTMI_PORT0\t145\n#define SRST_USB2PHY0_UTMI_PORT1\t146\n#define SRST_USB2PHY0_EHCIPHY\t\t147\n#define SRST_UPHY0_PIPE_L00\t\t148\n#define SRST_UPHY0\t\t\t149\n#define SRST_UPHY0_TCPDPWRUP\t\t150\n#define SRST_USB2PHY1_POR\t\t152\n#define SRST_USB2PHY1_UTMI_PORT0\t153\n#define SRST_USB2PHY1_UTMI_PORT1\t154\n#define SRST_USB2PHY1_EHCIPHY\t\t155\n#define SRST_UPHY1_PIPE_L00\t\t156\n#define SRST_UPHY1\t\t\t157\n#define SRST_UPHY1_TCPDPWRUP\t\t158\n\n \n#define SRST_A_PERILP0_NOC\t\t160\n#define SRST_A_DCF\t\t\t161\n#define SRST_GIC500\t\t\t162\n#define SRST_DMAC0_PERILP0\t\t163\n#define SRST_DMAC1_PERILP0\t\t164\n#define SRST_TZMA\t\t\t165\n#define SRST_INTMEM\t\t\t166\n#define SRST_ADB400_MST0\t\t167\n#define SRST_ADB400_MST1\t\t168\n#define SRST_ADB400_SLV0\t\t169\n#define SRST_ADB400_SLV1\t\t170\n#define SRST_H_PERILP0\t\t\t171\n#define SRST_H_PERILP0_NOC\t\t172\n#define SRST_ROM\t\t\t173\n#define SRST_CRYPTO0_S\t\t\t174\n#define SRST_CRYPTO0_M\t\t\t175\n\n \n#define SRST_P_DCF\t\t\t176\n#define SRST_CM0S_NOC\t\t\t177\n#define SRST_CM0S\t\t\t178\n#define SRST_CM0S_DBG\t\t\t179\n#define SRST_CM0S_PO\t\t\t180\n#define SRST_CRYPTO0\t\t\t181\n#define SRST_P_PERILP1_SGRF\t\t182\n#define SRST_P_PERILP1_GRF\t\t183\n#define SRST_CRYPTO1_S\t\t\t184\n#define SRST_CRYPTO1_M\t\t\t185\n#define SRST_CRYPTO1\t\t\t186\n#define SRST_GIC_NOC\t\t\t188\n#define SRST_SD_NOC\t\t\t189\n#define SRST_SDIOAUDIO_BRG\t\t190\n\n \n#define SRST_H_PERILP1\t\t\t192\n#define SRST_H_PERILP1_NOC\t\t193\n#define SRST_H_I2S0_8CH\t\t\t194\n#define SRST_H_I2S1_8CH\t\t\t195\n#define SRST_H_I2S2_8CH\t\t\t196\n#define SRST_H_SPDIF_8CH\t\t197\n#define SRST_P_PERILP1_NOC\t\t198\n#define SRST_P_EFUSE_1024\t\t199\n#define SRST_P_EFUSE_1024S\t\t200\n#define SRST_P_I2C0\t\t\t201\n#define SRST_P_I2C1\t\t\t202\n#define SRST_P_I2C2\t\t\t203\n#define SRST_P_I2C3\t\t\t204\n#define SRST_P_I2C4\t\t\t205\n#define SRST_P_I2C5\t\t\t206\n#define SRST_P_MAILBOX0\t\t\t207\n\n \n#define SRST_P_UART0\t\t\t208\n#define SRST_P_UART1\t\t\t209\n#define SRST_P_UART2\t\t\t210\n#define SRST_P_UART3\t\t\t211\n#define SRST_P_SARADC\t\t\t212\n#define SRST_P_TSADC\t\t\t213\n#define SRST_P_SPI0\t\t\t214\n#define SRST_P_SPI1\t\t\t215\n#define SRST_P_SPI2\t\t\t216\n#define SRST_P_SPI3\t\t\t217\n#define SRST_P_SPI4\t\t\t218\n#define SRST_SPI0\t\t\t219\n#define SRST_SPI1\t\t\t220\n#define SRST_SPI2\t\t\t221\n#define SRST_SPI3\t\t\t222\n#define SRST_SPI4\t\t\t223\n\n \n#define SRST_I2S0_8CH\t\t\t224\n#define SRST_I2S1_8CH\t\t\t225\n#define SRST_I2S2_8CH\t\t\t226\n#define SRST_SPDIF_8CH\t\t\t227\n#define SRST_UART0\t\t\t228\n#define SRST_UART1\t\t\t229\n#define SRST_UART2\t\t\t230\n#define SRST_UART3\t\t\t231\n#define SRST_TSADC\t\t\t232\n#define SRST_I2C0\t\t\t233\n#define SRST_I2C1\t\t\t234\n#define SRST_I2C2\t\t\t235\n#define SRST_I2C3\t\t\t236\n#define SRST_I2C4\t\t\t237\n#define SRST_I2C5\t\t\t238\n#define SRST_SDIOAUDIO_NOC\t\t239\n\n \n#define SRST_A_VIO_NOC\t\t\t240\n#define SRST_A_HDCP_NOC\t\t\t241\n#define SRST_A_HDCP\t\t\t242\n#define SRST_H_HDCP_NOC\t\t\t243\n#define SRST_H_HDCP\t\t\t244\n#define SRST_P_HDCP_NOC\t\t\t245\n#define SRST_P_HDCP\t\t\t246\n#define SRST_P_HDMI_CTRL\t\t247\n#define SRST_P_DP_CTRL\t\t\t248\n#define SRST_S_DP_CTRL\t\t\t249\n#define SRST_C_DP_CTRL\t\t\t250\n#define SRST_P_MIPI_DSI0\t\t251\n#define SRST_P_MIPI_DSI1\t\t252\n#define SRST_DP_CORE\t\t\t253\n#define SRST_DP_I2S\t\t\t254\n\n \n#define SRST_GASKET\t\t\t256\n#define SRST_VIO_GRF\t\t\t258\n#define SRST_DPTX_SPDIF_REC\t\t259\n#define SRST_HDMI_CTRL\t\t\t260\n#define SRST_HDCP_CTRL\t\t\t261\n#define SRST_A_ISP0_NOC\t\t\t262\n#define SRST_A_ISP1_NOC\t\t\t263\n#define SRST_H_ISP0_NOC\t\t\t266\n#define SRST_H_ISP1_NOC\t\t\t267\n#define SRST_H_ISP0\t\t\t268\n#define SRST_H_ISP1\t\t\t269\n#define SRST_ISP0\t\t\t270\n#define SRST_ISP1\t\t\t271\n\n \n#define SRST_A_VOP0_NOC\t\t\t272\n#define SRST_A_VOP1_NOC\t\t\t273\n#define SRST_A_VOP0\t\t\t274\n#define SRST_A_VOP1\t\t\t275\n#define SRST_H_VOP0_NOC\t\t\t276\n#define SRST_H_VOP1_NOC\t\t\t277\n#define SRST_H_VOP0\t\t\t278\n#define SRST_H_VOP1\t\t\t279\n#define SRST_D_VOP0\t\t\t280\n#define SRST_D_VOP1\t\t\t281\n#define SRST_VOP0_PWM\t\t\t282\n#define SRST_VOP1_PWM\t\t\t283\n#define SRST_P_EDP_NOC\t\t\t284\n#define SRST_P_EDP_CTRL\t\t\t285\n\n \n#define SRST_A_GPU\t\t\t288\n#define SRST_A_GPU_NOC\t\t\t289\n#define SRST_A_GPU_GRF\t\t\t290\n#define SRST_PVTM_GPU\t\t\t291\n#define SRST_A_USB3_NOC\t\t\t292\n#define SRST_A_USB3_OTG0\t\t293\n#define SRST_A_USB3_OTG1\t\t294\n#define SRST_A_USB3_GRF\t\t\t295\n#define SRST_PMU\t\t\t296\n\n \n#define SRST_P_TIMER0_5\t\t\t304\n#define SRST_TIMER0\t\t\t305\n#define SRST_TIMER1\t\t\t306\n#define SRST_TIMER2\t\t\t307\n#define SRST_TIMER3\t\t\t308\n#define SRST_TIMER4\t\t\t309\n#define SRST_TIMER5\t\t\t310\n#define SRST_P_TIMER6_11\t\t311\n#define SRST_TIMER6\t\t\t312\n#define SRST_TIMER7\t\t\t313\n#define SRST_TIMER8\t\t\t314\n#define SRST_TIMER9\t\t\t315\n#define SRST_TIMER10\t\t\t316\n#define SRST_TIMER11\t\t\t317\n#define SRST_P_INTR_ARB_PMU\t\t318\n#define SRST_P_ALIVE_SGRF\t\t319\n\n \n#define SRST_P_GPIO2\t\t\t320\n#define SRST_P_GPIO3\t\t\t321\n#define SRST_P_GPIO4\t\t\t322\n#define SRST_P_GRF\t\t\t323\n#define SRST_P_ALIVE_NOC\t\t324\n#define SRST_P_WDT0\t\t\t325\n#define SRST_P_WDT1\t\t\t326\n#define SRST_P_INTR_ARB\t\t\t327\n#define SRST_P_UPHY0_DPTX\t\t328\n#define SRST_P_UPHY0_APB\t\t330\n#define SRST_P_UPHY0_TCPHY\t\t332\n#define SRST_P_UPHY1_TCPHY\t\t333\n#define SRST_P_UPHY0_TCPDCTRL\t\t334\n#define SRST_P_UPHY1_TCPDCTRL\t\t335\n\n \n\n \n#define SRST_P_NOC\t\t\t0\n#define SRST_P_INTMEM\t\t\t1\n#define SRST_H_CM0S\t\t\t2\n#define SRST_H_CM0S_NOC\t\t\t3\n#define SRST_DBG_CM0S\t\t\t4\n#define SRST_PO_CM0S\t\t\t5\n#define SRST_P_SPI6\t\t\t6\n#define SRST_SPI6\t\t\t7\n#define SRST_P_TIMER_0_1\t\t8\n#define SRST_P_TIMER_0\t\t\t9\n#define SRST_P_TIMER_1\t\t\t10\n#define SRST_P_UART4\t\t\t11\n#define SRST_UART4\t\t\t12\n#define SRST_P_WDT\t\t\t13\n\n \n#define SRST_P_I2C6\t\t\t16\n#define SRST_P_I2C7\t\t\t17\n#define SRST_P_I2C8\t\t\t18\n#define SRST_P_MAILBOX\t\t\t19\n#define SRST_P_RKPWM\t\t\t20\n#define SRST_P_PMUGRF\t\t\t21\n#define SRST_P_SGRF\t\t\t22\n#define SRST_P_GPIO0\t\t\t23\n#define SRST_P_GPIO1\t\t\t24\n#define SRST_P_CRU\t\t\t25\n#define SRST_P_INTR\t\t\t26\n#define SRST_PVTM\t\t\t27\n#define SRST_I2C6\t\t\t28\n#define SRST_I2C7\t\t\t29\n#define SRST_I2C8\t\t\t30\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}