
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000015b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000076  00800060  000015b4  00001648  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002d  008000d6  008000d6  000016be  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  000016be  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003ae  00000000  00000000  0000175e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d83  00000000  00000000  00001b0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000061d  00000000  00000000  0000288f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000dd6  00000000  00000000  00002eac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000310  00000000  00000000  00003c84  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003f6  00000000  00000000  00003f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000585  00000000  00000000  0000438a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  0000490f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__ctors_end>
       4:	0c 94 c6 00 	jmp	0x18c	; 0x18c <__vector_1>
       8:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__vector_2>
       c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      10:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      14:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      18:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      1c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      20:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      24:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      28:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      2c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      30:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      34:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      38:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      3c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      40:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      44:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      48:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      4c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      50:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      54:	00 40       	sbci	r16, 0x00	; 0
      56:	7a 10       	cpse	r7, r10
      58:	f3 5a       	subi	r31, 0xA3	; 163
      5a:	00 a0       	ldd	r0, Z+32	; 0x20
      5c:	72 4e       	sbci	r23, 0xE2	; 226
      5e:	18 09       	sbc	r17, r8
      60:	00 10       	cpse	r0, r0
      62:	a5 d4       	rcall	.+2378   	; 0x9ae <MPPT_out+0x56>
      64:	e8 00       	.word	0x00e8	; ????
      66:	00 e8       	ldi	r16, 0x80	; 128
      68:	76 48       	sbci	r23, 0x86	; 134
      6a:	17 00       	.word	0x0017	; ????
      6c:	00 e4       	ldi	r16, 0x40	; 64
      6e:	0b 54       	subi	r16, 0x4B	; 75
      70:	02 00       	.word	0x0002	; ????
      72:	00 ca       	rjmp	.-3072   	; 0xfffff474 <__eeprom_end+0xff7ef474>
      74:	9a 3b       	cpi	r25, 0xBA	; 186
      76:	00 00       	nop
      78:	00 e1       	ldi	r16, 0x10	; 16
      7a:	f5 05       	cpc	r31, r5
      7c:	00 00       	nop
      7e:	80 96       	adiw	r24, 0x20	; 32
      80:	98 00       	.word	0x0098	; ????
      82:	00 00       	nop
      84:	40 42       	sbci	r20, 0x20	; 32
      86:	0f 00       	.word	0x000f	; ????
      88:	00 00       	nop
      8a:	a0 86       	std	Z+8, r10	; 0x08
      8c:	01 00       	.word	0x0001	; ????
      8e:	00 00       	nop
      90:	10 27       	eor	r17, r16
      92:	00 00       	nop
      94:	00 00       	nop
      96:	e8 03       	fmulsu	r22, r16
      98:	00 00       	nop
      9a:	00 00       	nop
      9c:	64 00       	.word	0x0064	; ????
      9e:	00 00       	nop
      a0:	00 00       	nop
      a2:	0a 00       	.word	0x000a	; ????
      a4:	00 00       	nop
      a6:	00 00       	nop
      a8:	01 00       	.word	0x0001	; ????
      aa:	00 00       	nop
      ac:	00 00       	nop
      ae:	2c 76       	andi	r18, 0x6C	; 108
      b0:	d8 88       	ldd	r13, Y+16	; 0x10
      b2:	dc 67       	ori	r29, 0x7C	; 124
      b4:	4f 08       	sbc	r4, r15
      b6:	23 df       	rcall	.-442    	; 0xfffffefe <__eeprom_end+0xff7efefe>
      b8:	c1 df       	rcall	.-126    	; 0x3c <__CCP__+0x8>
      ba:	ae 59       	subi	r26, 0x9E	; 158
      bc:	e1 b1       	in	r30, 0x01	; 1
      be:	b7 96       	adiw	r30, 0x27	; 39
      c0:	e5 e3       	ldi	r30, 0x35	; 53
      c2:	e4 53       	subi	r30, 0x34	; 52
      c4:	c6 3a       	cpi	r28, 0xA6	; 166
      c6:	e6 51       	subi	r30, 0x16	; 22
      c8:	99 76       	andi	r25, 0x69	; 105
      ca:	96 e8       	ldi	r25, 0x86	; 134
      cc:	e6 c2       	rjmp	.+1484   	; 0x69a <display_double+0x26>
      ce:	84 26       	eor	r8, r20
      d0:	eb 89       	ldd	r30, Y+19	; 0x13
      d2:	8c 9b       	sbis	0x11, 4	; 17
      d4:	62 ed       	ldi	r22, 0xD2	; 210
      d6:	40 7c       	andi	r20, 0xC0	; 192
      d8:	6f fc       	.word	0xfc6f	; ????
      da:	ef bc       	out	0x2f, r14	; 47
      dc:	9c 9f       	mul	r25, r28
      de:	40 f2       	brcs	.-112    	; 0x70 <__SREG__+0x31>
      e0:	ba a5       	ldd	r27, Y+42	; 0x2a
      e2:	6f a5       	ldd	r22, Y+47	; 0x2f
      e4:	f4 90       	lpm	r15, Z+
      e6:	05 5a       	subi	r16, 0xA5	; 165
      e8:	2a f7       	brpl	.-54     	; 0xb4 <__SREG__+0x75>
      ea:	5c 93       	st	X, r21
      ec:	6b 6c       	ori	r22, 0xCB	; 203
      ee:	f9 67       	ori	r31, 0x79	; 121
      f0:	6d c1       	rjmp	.+730    	; 0x3cc <lcd_puts+0x4>
      f2:	1b fc       	.word	0xfc1b	; ????
      f4:	e0 e4       	ldi	r30, 0x40	; 64
      f6:	0d 47       	sbci	r16, 0x7D	; 125
      f8:	fe f5       	brtc	.+126    	; 0x178 <.do_clear_bss_loop>
      fa:	20 e6       	ldi	r18, 0x60	; 96
      fc:	b5 00       	.word	0x00b5	; ????
      fe:	d0 ed       	ldi	r29, 0xD0	; 208
     100:	90 2e       	mov	r9, r16
     102:	03 00       	.word	0x0003	; ????
     104:	94 35       	cpi	r25, 0x54	; 84
     106:	77 05       	cpc	r23, r7
     108:	00 80       	ld	r0, Z
     10a:	84 1e       	adc	r8, r20
     10c:	08 00       	.word	0x0008	; ????
     10e:	00 20       	and	r0, r0
     110:	4e 0a       	sbc	r4, r30
     112:	00 00       	nop
     114:	00 c8       	rjmp	.-4096   	; 0xfffff116 <__eeprom_end+0xff7ef116>
     116:	0c 33       	cpi	r16, 0x3C	; 60
     118:	33 33       	cpi	r19, 0x33	; 51
     11a:	33 0f       	add	r19, r19
     11c:	98 6e       	ori	r25, 0xE8	; 232
     11e:	12 83       	std	Z+2, r17	; 0x02
     120:	11 41       	sbci	r17, 0x11	; 17
     122:	ef 8d       	ldd	r30, Y+31	; 0x1f
     124:	21 14       	cp	r2, r1
     126:	89 3b       	cpi	r24, 0xB9	; 185
     128:	e6 55       	subi	r30, 0x56	; 86
     12a:	16 cf       	rjmp	.-468    	; 0xffffff58 <__eeprom_end+0xff7eff58>
     12c:	fe e6       	ldi	r31, 0x6E	; 110
     12e:	db 18       	sub	r13, r11
     130:	d1 84       	ldd	r13, Z+9	; 0x09
     132:	4b 38       	cpi	r20, 0x8B	; 139
     134:	1b f7       	brvc	.-58     	; 0xfc <__SREG__+0xbd>
     136:	7c 1d       	adc	r23, r12
     138:	90 1d       	adc	r25, r0
     13a:	a4 bb       	out	0x14, r26	; 20
     13c:	e4 24       	eor	r14, r4
     13e:	20 32       	cpi	r18, 0x20	; 32
     140:	84 72       	andi	r24, 0x24	; 36
     142:	5e 22       	and	r5, r30
     144:	81 00       	.word	0x0081	; ????
     146:	c9 f1       	breq	.+114    	; 0x1ba <__vector_1+0x2e>
     148:	24 ec       	ldi	r18, 0xC4	; 196
     14a:	a1 e5       	ldi	r26, 0x51	; 81
     14c:	3d 27       	eor	r19, r29

0000014e <__ctors_end>:
     14e:	11 24       	eor	r1, r1
     150:	1f be       	out	0x3f, r1	; 63
     152:	cf e5       	ldi	r28, 0x5F	; 95
     154:	d8 e0       	ldi	r29, 0x08	; 8
     156:	de bf       	out	0x3e, r29	; 62
     158:	cd bf       	out	0x3d, r28	; 61

0000015a <__do_copy_data>:
     15a:	10 e0       	ldi	r17, 0x00	; 0
     15c:	a0 e6       	ldi	r26, 0x60	; 96
     15e:	b0 e0       	ldi	r27, 0x00	; 0
     160:	e4 eb       	ldi	r30, 0xB4	; 180
     162:	f5 e1       	ldi	r31, 0x15	; 21
     164:	02 c0       	rjmp	.+4      	; 0x16a <.do_copy_data_start>

00000166 <.do_copy_data_loop>:
     166:	05 90       	lpm	r0, Z+
     168:	0d 92       	st	X+, r0

0000016a <.do_copy_data_start>:
     16a:	a6 3d       	cpi	r26, 0xD6	; 214
     16c:	b1 07       	cpc	r27, r17
     16e:	d9 f7       	brne	.-10     	; 0x166 <.do_copy_data_loop>

00000170 <__do_clear_bss>:
     170:	11 e0       	ldi	r17, 0x01	; 1
     172:	a6 ed       	ldi	r26, 0xD6	; 214
     174:	b0 e0       	ldi	r27, 0x00	; 0
     176:	01 c0       	rjmp	.+2      	; 0x17a <.do_clear_bss_start>

00000178 <.do_clear_bss_loop>:
     178:	1d 92       	st	X+, r1

0000017a <.do_clear_bss_start>:
     17a:	a3 30       	cpi	r26, 0x03	; 3
     17c:	b1 07       	cpc	r27, r17
     17e:	e1 f7       	brne	.-8      	; 0x178 <.do_clear_bss_loop>
     180:	0e 94 0f 01 	call	0x21e	; 0x21e <main>
     184:	0c 94 d8 0a 	jmp	0x15b0	; 0x15b0 <_exit>

00000188 <__bad_interrupt>:
     188:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000018c <__vector_1>:
		}
	
	}
}

ISR(INT0_vect){
     18c:	1f 92       	push	r1
     18e:	0f 92       	push	r0
     190:	0f b6       	in	r0, 0x3f	; 63
     192:	0f 92       	push	r0
     194:	11 24       	eor	r1, r1
     196:	2f 93       	push	r18
     198:	3f 93       	push	r19
     19a:	8f 93       	push	r24
     19c:	9f 93       	push	r25
     19e:	ef 93       	push	r30
     1a0:	ff 93       	push	r31

	
	PORTA ^= 1 <<PORTA0;
     1a2:	8b b3       	in	r24, 0x1b	; 27
     1a4:	91 e0       	ldi	r25, 0x01	; 1
     1a6:	89 27       	eor	r24, r25
     1a8:	8b bb       	out	0x1b, r24	; 27
     1aa:	80 e1       	ldi	r24, 0x10	; 16
     1ac:	97 e2       	ldi	r25, 0x27	; 39
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     1ae:	20 e9       	ldi	r18, 0x90	; 144
     1b0:	31 e0       	ldi	r19, 0x01	; 1
     1b2:	f9 01       	movw	r30, r18
     1b4:	31 97       	sbiw	r30, 0x01	; 1
     1b6:	f1 f7       	brne	.-4      	; 0x1b4 <__vector_1+0x28>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     1b8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     1ba:	d9 f7       	brne	.-10     	; 0x1b2 <__vector_1+0x26>
	//while((PINA & (1<<PORTA0)));
	_delay_ms(1000);
	charging = 1;
     1bc:	81 e0       	ldi	r24, 0x01	; 1
     1be:	80 93 83 00 	sts	0x0083, r24

}
     1c2:	ff 91       	pop	r31
     1c4:	ef 91       	pop	r30
     1c6:	9f 91       	pop	r25
     1c8:	8f 91       	pop	r24
     1ca:	3f 91       	pop	r19
     1cc:	2f 91       	pop	r18
     1ce:	0f 90       	pop	r0
     1d0:	0f be       	out	0x3f, r0	; 63
     1d2:	0f 90       	pop	r0
     1d4:	1f 90       	pop	r1
     1d6:	18 95       	reti

000001d8 <__vector_2>:


ISR(INT1_vect){
     1d8:	1f 92       	push	r1
     1da:	0f 92       	push	r0
     1dc:	0f b6       	in	r0, 0x3f	; 63
     1de:	0f 92       	push	r0
     1e0:	11 24       	eor	r1, r1
     1e2:	2f 93       	push	r18
     1e4:	3f 93       	push	r19
     1e6:	8f 93       	push	r24
     1e8:	9f 93       	push	r25
     1ea:	ef 93       	push	r30
     1ec:	ff 93       	push	r31

	PORTB ^= 1 <<PORTB1;
     1ee:	88 b3       	in	r24, 0x18	; 24
     1f0:	92 e0       	ldi	r25, 0x02	; 2
     1f2:	89 27       	eor	r24, r25
     1f4:	88 bb       	out	0x18, r24	; 24
     1f6:	80 e1       	ldi	r24, 0x10	; 16
     1f8:	97 e2       	ldi	r25, 0x27	; 39
     1fa:	20 e9       	ldi	r18, 0x90	; 144
     1fc:	31 e0       	ldi	r19, 0x01	; 1
     1fe:	f9 01       	movw	r30, r18
     200:	31 97       	sbiw	r30, 0x01	; 1
     202:	f1 f7       	brne	.-4      	; 0x200 <__vector_2+0x28>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     204:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     206:	d9 f7       	brne	.-10     	; 0x1fe <__vector_2+0x26>
	//while((PINB & (1<<PORTB1)));
	_delay_ms(1000);
	

     208:	ff 91       	pop	r31
     20a:	ef 91       	pop	r30
     20c:	9f 91       	pop	r25
     20e:	8f 91       	pop	r24
     210:	3f 91       	pop	r19
     212:	2f 91       	pop	r18
     214:	0f 90       	pop	r0
     216:	0f be       	out	0x3f, r0	; 63
     218:	0f 90       	pop	r0
     21a:	1f 90       	pop	r1
     21c:	18 95       	reti

0000021e <main>:
	char int_buffer[10];
    char printbuff[10];
	char brightness;
	char charging = 1;

void main(){
     21e:	cf 93       	push	r28
     220:	df 93       	push	r29
    
    
	system_init();
     222:	0e 94 ef 02 	call	0x5de	; 0x5de <system_init>
	

    pwm_init();
     226:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <pwm_init>
	
    
	lcd_init(LCD_DISP_ON);
     22a:	8c e0       	ldi	r24, 0x0C	; 12
     22c:	0e 94 fe 01 	call	0x3fc	; 0x3fc <lcd_init>
	adc_init();
     230:	0e 94 38 02 	call	0x470	; 0x470 <adc_init>
	

	//init interrupt
	sei();
     234:	78 94       	sei
	lcd_puts("Charging Started");
     236:	80 e6       	ldi	r24, 0x60	; 96
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
     23e:	c0 e9       	ldi	r28, 0x90	; 144
     240:	d1 e0       	ldi	r29, 0x01	; 1
	
    while(1){
		green_on();
     242:	0e 94 fe 02 	call	0x5fc	; 0x5fc <green_on>
		red_on();
     246:	0e 94 03 03 	call	0x606	; 0x606 <red_on>
		
		MPPT_out();
     24a:	0e 94 ac 04 	call	0x958	; 0x958 <MPPT_out>
		charging = 0;
     24e:	10 92 83 00 	sts	0x0083, r1
		lcd_puts("Charging Complete");
     252:	81 e7       	ldi	r24, 0x71	; 113
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
		while (1){
			green_on();
     25a:	0e 94 fe 02 	call	0x5fc	; 0x5fc <green_on>
			red_on();
     25e:	0e 94 03 03 	call	0x606	; 0x606 <red_on>
     262:	88 e8       	ldi	r24, 0x88	; 136
     264:	93 e1       	ldi	r25, 0x13	; 19
     266:	fe 01       	movw	r30, r28
     268:	31 97       	sbiw	r30, 0x01	; 1
     26a:	f1 f7       	brne	.-4      	; 0x268 <main+0x4a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     26c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     26e:	d9 f7       	brne	.-10     	; 0x266 <main+0x48>
			_delay_ms(500);
			green_off();
     270:	0e 94 01 03 	call	0x602	; 0x602 <green_off>
			red_off();
     274:	0e 94 06 03 	call	0x60c	; 0x60c <red_off>
     278:	88 e8       	ldi	r24, 0x88	; 136
     27a:	93 e1       	ldi	r25, 0x13	; 19
     27c:	fe 01       	movw	r30, r28
     27e:	31 97       	sbiw	r30, 0x01	; 1
     280:	f1 f7       	brne	.-4      	; 0x27e <main+0x60>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     282:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     284:	d9 f7       	brne	.-10     	; 0x27c <main+0x5e>
			_delay_ms(500);
			
			if (charging == 1) break; 
     286:	80 91 83 00 	lds	r24, 0x0083
     28a:	81 30       	cpi	r24, 0x01	; 1
     28c:	31 f7       	brne	.-52     	; 0x25a <main+0x3c>
     28e:	d9 cf       	rjmp	.-78     	; 0x242 <main+0x24>

00000290 <lcd_write>:
static void lcd_write(uint8_t data,uint8_t rs) 
{
    unsigned char dataBits ;


    if (rs) {   /* write data        (RS=1, RW=0) */
     290:	66 23       	and	r22, r22
     292:	11 f0       	breq	.+4      	; 0x298 <lcd_write+0x8>
       lcd_rs_high();
     294:	ad 9a       	sbi	0x15, 5	; 21
     296:	01 c0       	rjmp	.+2      	; 0x29a <lcd_write+0xa>
    } else {    /* write instruction (RS=0, RW=0) */
       lcd_rs_low();
     298:	ad 98       	cbi	0x15, 5	; 21
    }
    lcd_rw_low();
     29a:	ae 98       	cbi	0x15, 6	; 21
        LCD_DATA0_PORT = dataBits | 0x0F;
    }
    else
    {
        /* configure data pins as output */
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     29c:	a3 9a       	sbi	0x14, 3	; 20
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     29e:	a2 9a       	sbi	0x14, 2	; 20
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     2a0:	a1 9a       	sbi	0x14, 1	; 20
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     2a2:	a0 9a       	sbi	0x14, 0	; 20
        
        /* output high nibble first */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
     2a4:	a8 98       	cbi	0x15, 0	; 21
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
     2a6:	a9 98       	cbi	0x15, 1	; 21
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
     2a8:	aa 98       	cbi	0x15, 2	; 21
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
     2aa:	ab 98       	cbi	0x15, 3	; 21
    	if(data & 0x80) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
     2ac:	87 fd       	sbrc	r24, 7
     2ae:	a8 9a       	sbi	0x15, 0	; 21
    	if(data & 0x40) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
     2b0:	86 fd       	sbrc	r24, 6
     2b2:	a9 9a       	sbi	0x15, 1	; 21
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
     2b4:	85 fd       	sbrc	r24, 5
     2b6:	aa 9a       	sbi	0x15, 2	; 21
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);   
     2b8:	84 fd       	sbrc	r24, 4
     2ba:	ab 9a       	sbi	0x15, 3	; 21

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     2bc:	ac 9a       	sbi	0x15, 4	; 21
    lcd_e_delay();
     2be:	00 c0       	rjmp	.+0      	; 0x2c0 <lcd_write+0x30>
    lcd_e_low();
     2c0:	ac 98       	cbi	0x15, 4	; 21
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);   
        lcd_e_toggle();
        
        /* output low nibble */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
     2c2:	a8 98       	cbi	0x15, 0	; 21
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
     2c4:	a9 98       	cbi	0x15, 1	; 21
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
     2c6:	aa 98       	cbi	0x15, 2	; 21
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
     2c8:	ab 98       	cbi	0x15, 3	; 21
    	if(data & 0x08) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
     2ca:	83 fd       	sbrc	r24, 3
     2cc:	a8 9a       	sbi	0x15, 0	; 21
    	if(data & 0x04) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
     2ce:	82 fd       	sbrc	r24, 2
     2d0:	a9 9a       	sbi	0x15, 1	; 21
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
     2d2:	81 fd       	sbrc	r24, 1
     2d4:	aa 9a       	sbi	0x15, 2	; 21
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
     2d6:	80 fd       	sbrc	r24, 0
     2d8:	ab 9a       	sbi	0x15, 3	; 21

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     2da:	ac 9a       	sbi	0x15, 4	; 21
    lcd_e_delay();
     2dc:	00 c0       	rjmp	.+0      	; 0x2de <lcd_write+0x4e>
    lcd_e_low();
     2de:	ac 98       	cbi	0x15, 4	; 21
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
        lcd_e_toggle();        
        
        /* all data pins high (inactive) */
        LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
     2e0:	ab 9a       	sbi	0x15, 3	; 21
        LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
     2e2:	aa 9a       	sbi	0x15, 2	; 21
        LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
     2e4:	a9 9a       	sbi	0x15, 1	; 21
        LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
     2e6:	a8 9a       	sbi	0x15, 0	; 21
    }
}
     2e8:	08 95       	ret

000002ea <lcd_read>:
static uint8_t lcd_read(uint8_t rs) 
{
    uint8_t data;
    
    
    if (rs)
     2ea:	88 23       	and	r24, r24
     2ec:	11 f0       	breq	.+4      	; 0x2f2 <lcd_read+0x8>
        lcd_rs_high();                       /* RS=1: read data      */
     2ee:	ad 9a       	sbi	0x15, 5	; 21
     2f0:	01 c0       	rjmp	.+2      	; 0x2f4 <lcd_read+0xa>
    else
        lcd_rs_low();                        /* RS=0: read busy flag */
     2f2:	ad 98       	cbi	0x15, 5	; 21
    lcd_rw_high();                           /* RW=1  read mode      */
     2f4:	ae 9a       	sbi	0x15, 6	; 21
        lcd_e_low();
    }
    else
    {
        /* configure data pins as input */
        DDR(LCD_DATA0_PORT) &= ~_BV(LCD_DATA0_PIN);
     2f6:	a3 98       	cbi	0x14, 3	; 20
        DDR(LCD_DATA1_PORT) &= ~_BV(LCD_DATA1_PIN);
     2f8:	a2 98       	cbi	0x14, 2	; 20
        DDR(LCD_DATA2_PORT) &= ~_BV(LCD_DATA2_PIN);
     2fa:	a1 98       	cbi	0x14, 1	; 20
        DDR(LCD_DATA3_PORT) &= ~_BV(LCD_DATA3_PIN);
     2fc:	a0 98       	cbi	0x14, 0	; 20
                
        /* read high nibble first */
        lcd_e_high();
     2fe:	ac 9a       	sbi	0x15, 4	; 21
        lcd_e_delay();        
     300:	00 c0       	rjmp	.+0      	; 0x302 <lcd_read+0x18>
        data = 0;
        if ( PIN(LCD_DATA0_PORT) & _BV(LCD_DATA0_PIN) ) data |= 0x10;
     302:	9b 9b       	sbis	0x13, 3	; 19
     304:	02 c0       	rjmp	.+4      	; 0x30a <lcd_read+0x20>
     306:	80 e1       	ldi	r24, 0x10	; 16
     308:	01 c0       	rjmp	.+2      	; 0x30c <lcd_read+0x22>
     30a:	80 e0       	ldi	r24, 0x00	; 0
        if ( PIN(LCD_DATA1_PORT) & _BV(LCD_DATA1_PIN) ) data |= 0x20;
     30c:	9a 99       	sbic	0x13, 2	; 19
     30e:	80 62       	ori	r24, 0x20	; 32
        if ( PIN(LCD_DATA2_PORT) & _BV(LCD_DATA2_PIN) ) data |= 0x40;
     310:	99 99       	sbic	0x13, 1	; 19
     312:	80 64       	ori	r24, 0x40	; 64
        if ( PIN(LCD_DATA3_PORT) & _BV(LCD_DATA3_PIN) ) data |= 0x80;
     314:	98 99       	sbic	0x13, 0	; 19
     316:	80 68       	ori	r24, 0x80	; 128
        lcd_e_low();
     318:	ac 98       	cbi	0x15, 4	; 21

        lcd_e_delay();                       /* Enable 500ns low       */
     31a:	00 c0       	rjmp	.+0      	; 0x31c <lcd_read+0x32>
    
        /* read low nibble */    
        lcd_e_high();
     31c:	ac 9a       	sbi	0x15, 4	; 21
        lcd_e_delay();
     31e:	00 c0       	rjmp	.+0      	; 0x320 <lcd_read+0x36>
        if ( PIN(LCD_DATA0_PORT) & _BV(LCD_DATA0_PIN) ) data |= 0x01;
     320:	9b 99       	sbic	0x13, 3	; 19
     322:	81 60       	ori	r24, 0x01	; 1
        if ( PIN(LCD_DATA1_PORT) & _BV(LCD_DATA1_PIN) ) data |= 0x02;
     324:	9a 99       	sbic	0x13, 2	; 19
     326:	82 60       	ori	r24, 0x02	; 2
        if ( PIN(LCD_DATA2_PORT) & _BV(LCD_DATA2_PIN) ) data |= 0x04;
     328:	99 99       	sbic	0x13, 1	; 19
     32a:	84 60       	ori	r24, 0x04	; 4
        if ( PIN(LCD_DATA3_PORT) & _BV(LCD_DATA3_PIN) ) data |= 0x08;        
     32c:	98 99       	sbic	0x13, 0	; 19
     32e:	88 60       	ori	r24, 0x08	; 8
        lcd_e_low();
     330:	ac 98       	cbi	0x15, 4	; 21
    }
    return data;
}
     332:	08 95       	ret

00000334 <lcd_waitbusy>:

{
    register uint8_t c;
    
    /* wait until busy flag is cleared */
    while ( (c=lcd_read(0)) & (1<<LCD_BUSY)) {}
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	0e 94 75 01 	call	0x2ea	; 0x2ea <lcd_read>
     33a:	87 fd       	sbrc	r24, 7
     33c:	fb cf       	rjmp	.-10     	; 0x334 <lcd_waitbusy>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     33e:	88 e0       	ldi	r24, 0x08	; 8
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	01 97       	sbiw	r24, 0x01	; 1
     344:	f1 f7       	brne	.-4      	; 0x342 <lcd_waitbusy+0xe>
    
    /* the address counter is updated 4us after the busy flag is cleared */
    delay(2);

    /* now read the address counter */
    return (lcd_read(0));  // return address counter
     346:	80 e0       	ldi	r24, 0x00	; 0
     348:	0e 94 75 01 	call	0x2ea	; 0x2ea <lcd_read>
    
}/* lcd_waitbusy */
     34c:	08 95       	ret

0000034e <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
{
     34e:	1f 93       	push	r17
     350:	18 2f       	mov	r17, r24
    lcd_waitbusy();
     352:	0e 94 9a 01 	call	0x334	; 0x334 <lcd_waitbusy>
    lcd_write(cmd,0);
     356:	81 2f       	mov	r24, r17
     358:	60 e0       	ldi	r22, 0x00	; 0
     35a:	0e 94 48 01 	call	0x290	; 0x290 <lcd_write>
}
     35e:	1f 91       	pop	r17
     360:	08 95       	ret

00000362 <lcd_data>:
Send data byte to LCD controller 
Input:   data to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_data(uint8_t data)
{
     362:	1f 93       	push	r17
     364:	18 2f       	mov	r17, r24
    lcd_waitbusy();
     366:	0e 94 9a 01 	call	0x334	; 0x334 <lcd_waitbusy>
    lcd_write(data,1);
     36a:	81 2f       	mov	r24, r17
     36c:	61 e0       	ldi	r22, 0x01	; 1
     36e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_write>
}
     372:	1f 91       	pop	r17
     374:	08 95       	ret

00000376 <lcd_gotoxy>:
{
#if LCD_LINES==1
    lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
#endif
#if LCD_LINES==2
    if ( y==0 ) 
     376:	66 23       	and	r22, r22
     378:	11 f4       	brne	.+4      	; 0x37e <lcd_gotoxy+0x8>
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
     37a:	80 58       	subi	r24, 0x80	; 128
     37c:	01 c0       	rjmp	.+2      	; 0x380 <lcd_gotoxy+0xa>
    else
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE2+x);
     37e:	80 54       	subi	r24, 0x40	; 64
     380:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
     384:	08 95       	ret

00000386 <lcd_getxy>:

/*************************************************************************
*************************************************************************/
int lcd_getxy(void)
{
    return lcd_waitbusy();
     386:	0e 94 9a 01 	call	0x334	; 0x334 <lcd_waitbusy>
}
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	08 95       	ret

0000038e <lcd_clrscr>:
/*************************************************************************
Clear display and set cursor to home position
*************************************************************************/
void lcd_clrscr(void)
{
    lcd_command(1<<LCD_CLR);
     38e:	81 e0       	ldi	r24, 0x01	; 1
     390:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
}
     394:	08 95       	ret

00000396 <lcd_home>:
/*************************************************************************
Set cursor to home position
*************************************************************************/
void lcd_home(void)
{
    lcd_command(1<<LCD_HOME);
     396:	82 e0       	ldi	r24, 0x02	; 2
     398:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
}
     39c:	08 95       	ret

0000039e <lcd_putc>:
Display character at current cursor position 
Input:    character to be displayed                                       
Returns:  none
*************************************************************************/
void lcd_putc(char c)
{
     39e:	1f 93       	push	r17
     3a0:	18 2f       	mov	r17, r24
    uint8_t pos;


    pos = lcd_waitbusy();   // read busy-flag and address counter
     3a2:	0e 94 9a 01 	call	0x334	; 0x334 <lcd_waitbusy>
    if (c=='\n')
     3a6:	1a 30       	cpi	r17, 0x0A	; 10
     3a8:	49 f4       	brne	.+18     	; 0x3bc <lcd_putc+0x1e>

#if LCD_LINES==1
    addressCounter = 0;
#endif
#if LCD_LINES==2
    if ( pos < (LCD_START_LINE2) )
     3aa:	80 34       	cpi	r24, 0x40	; 64
     3ac:	10 f0       	brcs	.+4      	; 0x3b2 <lcd_putc+0x14>
     3ae:	80 e0       	ldi	r24, 0x00	; 0
     3b0:	01 c0       	rjmp	.+2      	; 0x3b4 <lcd_putc+0x16>
     3b2:	80 e4       	ldi	r24, 0x40	; 64
        addressCounter = LCD_START_LINE4;
    else 
        addressCounter = LCD_START_LINE1;
#endif
#endif
    lcd_command((1<<LCD_DDRAM)+addressCounter);
     3b4:	80 58       	subi	r24, 0x80	; 128
     3b6:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
     3ba:	04 c0       	rjmp	.+8      	; 0x3c4 <lcd_putc+0x26>
            lcd_write((1<<LCD_DDRAM)+LCD_START_LINE1,0);
        }
#endif
        lcd_waitbusy();
#endif
        lcd_write(c, 1);
     3bc:	81 2f       	mov	r24, r17
     3be:	61 e0       	ldi	r22, 0x01	; 1
     3c0:	0e 94 48 01 	call	0x290	; 0x290 <lcd_write>
    }

}/* lcd_putc */
     3c4:	1f 91       	pop	r17
     3c6:	08 95       	ret

000003c8 <lcd_puts>:
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
     3c8:	cf 93       	push	r28
     3ca:	df 93       	push	r29
     3cc:	ec 01       	movw	r28, r24
     3ce:	02 c0       	rjmp	.+4      	; 0x3d4 <lcd_puts+0xc>
    register char c;

    while ( (c = *s++) ) {
        lcd_putc(c);
     3d0:	0e 94 cf 01 	call	0x39e	; 0x39e <lcd_putc>
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = *s++) ) {
     3d4:	89 91       	ld	r24, Y+
     3d6:	88 23       	and	r24, r24
     3d8:	d9 f7       	brne	.-10     	; 0x3d0 <lcd_puts+0x8>
        lcd_putc(c);
    }

}/* lcd_puts */
     3da:	df 91       	pop	r29
     3dc:	cf 91       	pop	r28
     3de:	08 95       	ret

000003e0 <lcd_puts_p>:
Input:     string from program memory be be displayed                                        
Returns:   none
*************************************************************************/
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	ec 01       	movw	r28, r24
     3e6:	02 c0       	rjmp	.+4      	; 0x3ec <lcd_puts_p+0xc>
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
     3e8:	0e 94 cf 01 	call	0x39e	; 0x39e <lcd_putc>
     3ec:	fe 01       	movw	r30, r28
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
     3ee:	21 96       	adiw	r28, 0x01	; 1
     3f0:	84 91       	lpm	r24, Z+
     3f2:	88 23       	and	r24, r24
     3f4:	c9 f7       	brne	.-14     	; 0x3e8 <lcd_puts_p+0x8>
        lcd_putc(c);
    }

}/* lcd_puts_p */
     3f6:	df 91       	pop	r29
     3f8:	cf 91       	pop	r28
     3fa:	08 95       	ret

000003fc <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     3fc:	1f 93       	push	r17
     3fe:	18 2f       	mov	r17, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
     400:	a5 9a       	sbi	0x14, 5	; 20
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
     402:	a6 9a       	sbi	0x14, 6	; 20
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
     404:	a4 9a       	sbi	0x14, 4	; 20
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     406:	a3 9a       	sbi	0x14, 3	; 20
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     408:	a2 9a       	sbi	0x14, 2	; 20
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     40a:	a1 9a       	sbi	0x14, 1	; 20
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     40c:	a0 9a       	sbi	0x14, 0	; 20
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     40e:	80 e0       	ldi	r24, 0x00	; 0
     410:	9a ef       	ldi	r25, 0xFA	; 250
     412:	01 97       	sbiw	r24, 0x01	; 1
     414:	f1 f7       	brne	.-4      	; 0x412 <lcd_init+0x16>
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(16000);        /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
     416:	aa 9a       	sbi	0x15, 2	; 21
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
     418:	ab 9a       	sbi	0x15, 3	; 21

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     41a:	ac 9a       	sbi	0x15, 4	; 21
    lcd_e_delay();
     41c:	00 c0       	rjmp	.+0      	; 0x41e <lcd_init+0x22>
    lcd_e_low();
     41e:	ac 98       	cbi	0x15, 4	; 21
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	9e e4       	ldi	r25, 0x4E	; 78
     424:	01 97       	sbiw	r24, 0x01	; 1
     426:	f1 f7       	brne	.-4      	; 0x424 <lcd_init+0x28>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     428:	ac 9a       	sbi	0x15, 4	; 21
    lcd_e_delay();
     42a:	00 c0       	rjmp	.+0      	; 0x42c <lcd_init+0x30>
    lcd_e_low();
     42c:	ac 98       	cbi	0x15, 4	; 21
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     42e:	80 e0       	ldi	r24, 0x00	; 0
     430:	91 e0       	ldi	r25, 0x01	; 1
     432:	fc 01       	movw	r30, r24
     434:	31 97       	sbiw	r30, 0x01	; 1
     436:	f1 f7       	brne	.-4      	; 0x434 <lcd_init+0x38>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     438:	ac 9a       	sbi	0x15, 4	; 21
    lcd_e_delay();
     43a:	00 c0       	rjmp	.+0      	; 0x43c <lcd_init+0x40>
    lcd_e_low();
     43c:	ac 98       	cbi	0x15, 4	; 21
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     43e:	fc 01       	movw	r30, r24
     440:	31 97       	sbiw	r30, 0x01	; 1
     442:	f1 f7       	brne	.-4      	; 0x440 <lcd_init+0x44>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
     444:	ab 98       	cbi	0x15, 3	; 21

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     446:	ac 9a       	sbi	0x15, 4	; 21
    lcd_e_delay();
     448:	00 c0       	rjmp	.+0      	; 0x44a <lcd_init+0x4e>
    lcd_e_low();
     44a:	ac 98       	cbi	0x15, 4	; 21
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     44c:	01 97       	sbiw	r24, 0x01	; 1
     44e:	f1 f7       	brne	.-4      	; 0x44c <lcd_init+0x50>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     450:	88 e2       	ldi	r24, 0x28	; 40
     452:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
     456:	88 e0       	ldi	r24, 0x08	; 8
     458:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
     45c:	0e 94 c7 01 	call	0x38e	; 0x38e <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     460:	86 e0       	ldi	r24, 0x06	; 6
     462:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     466:	81 2f       	mov	r24, r17
     468:	0e 94 a7 01 	call	0x34e	; 0x34e <lcd_command>

}/* lcd_init */
     46c:	1f 91       	pop	r17
     46e:	08 95       	ret

00000470 <adc_init>:
#include <avr/io.h>
#include "ADC.h"

void adc_init(){
    // AREF = AVcc
    ADMUX = (1<<REFS0);
     470:	80 e4       	ldi	r24, 0x40	; 64
     472:	87 b9       	out	0x07, r24	; 7
    // ADC Enable and prescaler of 128
    // 16000000/128 = 125000
    ADCSRA = (1<<ADEN)|(1<<ADPS2)|(0<<ADPS1)|(1<<ADPS0);
     474:	85 e8       	ldi	r24, 0x85	; 133
     476:	86 b9       	out	0x06, r24	; 6
}
     478:	08 95       	ret

0000047a <adc_read>:
uint16_t adc_read(uint8_t ch){
  // select the corresponding channel 0~7
  // ANDing with ’7' will always keep the value
  // of ‘ch’ between 0 and 7
  ch &= 0b00000111;  // AND operation with 7
  ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
     47a:	97 b1       	in	r25, 0x07	; 7
     47c:	87 70       	andi	r24, 0x07	; 7
     47e:	98 7f       	andi	r25, 0xF8	; 248
     480:	89 2b       	or	r24, r25
     482:	87 b9       	out	0x07, r24	; 7
  
  // start single convertion
  // write ’1' to ADSC
  ADCSRA |= (1<<ADSC);
     484:	36 9a       	sbi	0x06, 6	; 6
  
  // wait for conversion to complete
  // ADSC becomes ’0' again
  // till then, run loop continuously
  while(ADCSRA & (1<<ADSC));
     486:	36 99       	sbic	0x06, 6	; 6
     488:	fe cf       	rjmp	.-4      	; 0x486 <adc_read+0xc>
  
  return (ADC);
     48a:	24 b1       	in	r18, 0x04	; 4
     48c:	35 b1       	in	r19, 0x05	; 5
}
     48e:	c9 01       	movw	r24, r18
     490:	08 95       	ret

00000492 <get_cs1_voltage>:

double get_cs1_voltage(void){
	// output current
	uint16_t result = adc_read(6);
     492:	86 e0       	ldi	r24, 0x06	; 6
     494:	0e 94 3d 02 	call	0x47a	; 0x47a <adc_read>
     498:	a0 e0       	ldi	r26, 0x00	; 0
     49a:	b0 e0       	ldi	r27, 0x00	; 0
     49c:	bc 01       	movw	r22, r24
     49e:	cd 01       	movw	r24, r26
     4a0:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <__floatunsisf>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	30 e0       	ldi	r19, 0x00	; 0
     4a8:	40 ea       	ldi	r20, 0xA0	; 160
     4aa:	50 e4       	ldi	r21, 0x40	; 64
     4ac:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     4b0:	20 e0       	ldi	r18, 0x00	; 0
     4b2:	30 e0       	ldi	r19, 0x00	; 0
     4b4:	40 e8       	ldi	r20, 0x80	; 128
     4b6:	5a e3       	ldi	r21, 0x3A	; 58
     4b8:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
	
	return ((double)result*5.0)/1024;
}
     4bc:	08 95       	ret

000004be <get_cs2_voltage>:

double get_cs2_voltage(void){
// input current
	uint16_t result = adc_read(6);
     4be:	86 e0       	ldi	r24, 0x06	; 6
     4c0:	0e 94 3d 02 	call	0x47a	; 0x47a <adc_read>
     4c4:	a0 e0       	ldi	r26, 0x00	; 0
     4c6:	b0 e0       	ldi	r27, 0x00	; 0
     4c8:	bc 01       	movw	r22, r24
     4ca:	cd 01       	movw	r24, r26
     4cc:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <__floatunsisf>
     4d0:	20 e0       	ldi	r18, 0x00	; 0
     4d2:	30 e0       	ldi	r19, 0x00	; 0
     4d4:	40 ea       	ldi	r20, 0xA0	; 160
     4d6:	50 e4       	ldi	r21, 0x40	; 64
     4d8:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     4dc:	20 e0       	ldi	r18, 0x00	; 0
     4de:	30 e0       	ldi	r19, 0x00	; 0
     4e0:	40 e8       	ldi	r20, 0x80	; 128
     4e2:	5a e3       	ldi	r21, 0x3A	; 58
     4e4:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
	
	return (result*5.0)/1024;
}
     4e8:	08 95       	ret

000004ea <get_supply_voltage>:

double get_supply_voltage(void){
	uint16_t result = adc_read(5);
     4ea:	85 e0       	ldi	r24, 0x05	; 5
     4ec:	0e 94 3d 02 	call	0x47a	; 0x47a <adc_read>
     4f0:	a0 e0       	ldi	r26, 0x00	; 0
     4f2:	b0 e0       	ldi	r27, 0x00	; 0
     4f4:	bc 01       	movw	r22, r24
     4f6:	cd 01       	movw	r24, r26
     4f8:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <__floatunsisf>
     4fc:	20 e0       	ldi	r18, 0x00	; 0
     4fe:	30 e0       	ldi	r19, 0x00	; 0
     500:	40 ea       	ldi	r20, 0xA0	; 160
     502:	50 e4       	ldi	r21, 0x40	; 64
     504:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     508:	20 e0       	ldi	r18, 0x00	; 0
     50a:	30 e0       	ldi	r19, 0x00	; 0
     50c:	40 ea       	ldi	r20, 0xA0	; 160
     50e:	51 e4       	ldi	r21, 0x41	; 65
     510:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     514:	20 e0       	ldi	r18, 0x00	; 0
     516:	30 e0       	ldi	r19, 0x00	; 0
     518:	40 e8       	ldi	r20, 0x80	; 128
     51a:	5a e3       	ldi	r21, 0x3A	; 58
     51c:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
	
	return (result*5.0*20)/1024;
}
     520:	08 95       	ret

00000522 <get_batry_voltage>:

double get_batry_voltage(void){
	uint16_t result = adc_read(4);
     522:	84 e0       	ldi	r24, 0x04	; 4
     524:	0e 94 3d 02 	call	0x47a	; 0x47a <adc_read>
     528:	a0 e0       	ldi	r26, 0x00	; 0
     52a:	b0 e0       	ldi	r27, 0x00	; 0
     52c:	bc 01       	movw	r22, r24
     52e:	cd 01       	movw	r24, r26
     530:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <__floatunsisf>
     534:	20 e0       	ldi	r18, 0x00	; 0
     536:	30 e0       	ldi	r19, 0x00	; 0
     538:	40 ea       	ldi	r20, 0xA0	; 160
     53a:	50 e4       	ldi	r21, 0x40	; 64
     53c:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     540:	21 ee       	ldi	r18, 0xE1	; 225
     542:	3a e7       	ldi	r19, 0x7A	; 122
     544:	44 e4       	ldi	r20, 0x44	; 68
     546:	50 e4       	ldi	r21, 0x40	; 64
     548:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	30 e0       	ldi	r19, 0x00	; 0
     550:	40 e8       	ldi	r20, 0x80	; 128
     552:	5a e3       	ldi	r21, 0x3A	; 58
     554:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
	
	return (result*5.0*3.07)/1024;
}
     558:	08 95       	ret

0000055a <get_internal_voltage>:

double get_internal_voltage(void){
	uint16_t result = adc_read(3);
     55a:	83 e0       	ldi	r24, 0x03	; 3
     55c:	0e 94 3d 02 	call	0x47a	; 0x47a <adc_read>
     560:	a0 e0       	ldi	r26, 0x00	; 0
     562:	b0 e0       	ldi	r27, 0x00	; 0
     564:	bc 01       	movw	r22, r24
     566:	cd 01       	movw	r24, r26
     568:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <__floatunsisf>
     56c:	20 e0       	ldi	r18, 0x00	; 0
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	40 ea       	ldi	r20, 0xA0	; 160
     572:	50 e4       	ldi	r21, 0x40	; 64
     574:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     578:	20 e0       	ldi	r18, 0x00	; 0
     57a:	30 e0       	ldi	r19, 0x00	; 0
     57c:	40 e4       	ldi	r20, 0x40	; 64
     57e:	50 e4       	ldi	r21, 0x40	; 64
     580:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     584:	20 e0       	ldi	r18, 0x00	; 0
     586:	30 e0       	ldi	r19, 0x00	; 0
     588:	40 e8       	ldi	r20, 0x80	; 128
     58a:	5a e3       	ldi	r21, 0x3A	; 58
     58c:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
	
	return (result*5.0*3)/1024;
     590:	08 95       	ret

00000592 <acs712_getcurrent>:
 * current = (V - Vref/2) / sensitivity
 */

#include "acs712.h"

double acs712_getcurrent(double voltagein, double adcvref) {
     592:	ef 92       	push	r14
     594:	ff 92       	push	r15
     596:	0f 93       	push	r16
     598:	1f 93       	push	r17
     59a:	7b 01       	movw	r14, r22
     59c:	8c 01       	movw	r16, r24
     59e:	ca 01       	movw	r24, r20
     5a0:	b9 01       	movw	r22, r18
     5a2:	20 e0       	ldi	r18, 0x00	; 0
     5a4:	30 e0       	ldi	r19, 0x00	; 0
     5a6:	40 e0       	ldi	r20, 0x00	; 0
     5a8:	5f eb       	ldi	r21, 0xBF	; 191
     5aa:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
     5ae:	9b 01       	movw	r18, r22
     5b0:	ac 01       	movw	r20, r24
     5b2:	c8 01       	movw	r24, r16
     5b4:	b7 01       	movw	r22, r14
     5b6:	0e 94 e7 05 	call	0xbce	; 0xbce <__addsf3>
     5ba:	22 e0       	ldi	r18, 0x02	; 2
     5bc:	3b e2       	ldi	r19, 0x2B	; 43
     5be:	47 e8       	ldi	r20, 0x87	; 135
     5c0:	5d e3       	ldi	r21, 0x3D	; 61
     5c2:	0e 94 4f 06 	call	0xc9e	; 0xc9e <__divsf3>
	return (double)((double)(voltagein - (double)(adcvref/(double)2)) / (double)ACS712_SENSITIVITY);
}
     5c6:	1f 91       	pop	r17
     5c8:	0f 91       	pop	r16
     5ca:	ff 90       	pop	r15
     5cc:	ef 90       	pop	r14
     5ce:	08 95       	ret

000005d0 <pwm_init>:

void pwm_init(void){
	// initialize PWM
	
    // initialize timer0 in PWM mode
    TCCR0 |= (1<<WGM00)|(1<<COM01)|(1<<WGM01)|(0<<CS00)|(1<<CS01)|(0<<CS02);
     5d0:	83 b7       	in	r24, 0x33	; 51
     5d2:	8a 66       	ori	r24, 0x6A	; 106
     5d4:	83 bf       	out	0x33, r24	; 51
	// initialize timer2 in PWM mode
	//TCCR2 |= (1<<WGM20)|(1<<COM21)|(1<<WGM21)|(0<<CS20)|(1<<CS21)|(0<<CS22);
	
	OCR0=254;
     5d6:	8e ef       	ldi	r24, 0xFE	; 254
     5d8:	8c bf       	out	0x3c, r24	; 60
	//OCR2=0;
    // set OC0 pin (pin PB3) as output pin
    DDRB |= (1<<PB3);
     5da:	bb 9a       	sbi	0x17, 3	; 23
	// set OC2 pin (pin PD7) as output pin
	//DDRD |= (1<<PD7);
}
     5dc:	08 95       	ret

000005de <system_init>:
  
void system_init(void){
	DDRD = 1<<PORTD5 | 1<<PORTD4;
     5de:	80 e3       	ldi	r24, 0x30	; 48
     5e0:	81 bb       	out	0x11, r24	; 17
	PORTD = (0<<PORTD5) | (1<<PORTD4);
     5e2:	80 e1       	ldi	r24, 0x10	; 16
     5e4:	82 bb       	out	0x12, r24	; 18
	DDRA = 1<<PORTA0;
     5e6:	81 e0       	ldi	r24, 0x01	; 1
     5e8:	8a bb       	out	0x1a, r24	; 26
	PORTA = 1<<PORTA0;
     5ea:	8b bb       	out	0x1b, r24	; 27
	DDRB = 1<<PORTB1;
     5ec:	82 e0       	ldi	r24, 0x02	; 2
     5ee:	87 bb       	out	0x17, r24	; 23
	PORTB = 1<<PORTB1;
     5f0:	88 bb       	out	0x18, r24	; 24
	
	// enableing external interrupts
	MCUCR = 1<<ISC01 | 1<<ISC00 | 1<<ISC11 | 1<<ISC10;
     5f2:	8f e0       	ldi	r24, 0x0F	; 15
     5f4:	85 bf       	out	0x35, r24	; 53
	GICR = 1<<INT0 | 1<<INT1;
     5f6:	80 ec       	ldi	r24, 0xC0	; 192
     5f8:	8b bf       	out	0x3b, r24	; 59
}
     5fa:	08 95       	ret

000005fc <green_on>:

//led indicators -----------------------------

void green_on(void){
	PORTA = 1<<PORTA0;
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	8b bb       	out	0x1b, r24	; 27
}
     600:	08 95       	ret

00000602 <green_off>:
void green_off(void){
	PORTA = 0<<PORTA0;
     602:	1b ba       	out	0x1b, r1	; 27
}
     604:	08 95       	ret

00000606 <red_on>:

void red_on(void){
	PORTB = 1<<PORTB1;
     606:	82 e0       	ldi	r24, 0x02	; 2
     608:	88 bb       	out	0x18, r24	; 24
}
     60a:	08 95       	ret

0000060c <red_off>:
void red_off(void){
	PORTB = 0<<PORTB1;
     60c:	18 ba       	out	0x18, r1	; 24
}
     60e:	08 95       	ret

00000610 <sys_battery_on>:

// end of led indicators ---------------------


void sys_battery_on(void){
	PORTD |= (0<<PORTD5);
     610:	82 b3       	in	r24, 0x12	; 18
     612:	82 bb       	out	0x12, r24	; 18
}
     614:	08 95       	ret

00000616 <sys_battery_off>:

void sys_battery_off(void){
	PORTD |= (1<<PORTD5);
     616:	95 9a       	sbi	0x12, 5	; 18
}
     618:	08 95       	ret

0000061a <external_battery_on>:


void external_battery_on(void){
	PORTD |= (1<<PORTD5);
     61a:	95 9a       	sbi	0x12, 5	; 18
}
     61c:	08 95       	ret

0000061e <external_battery_off>:

void external_battery_off(void){
	PORTD |= ~(1<<PORTD5);
     61e:	82 b3       	in	r24, 0x12	; 18
     620:	8f 6d       	ori	r24, 0xDF	; 223
     622:	82 bb       	out	0x12, r24	; 18
}
     624:	08 95       	ret

00000626 <parasite_mode_on>:
}
*/
void parasite_mode_on(void){


}
     626:	08 95       	ret

00000628 <display_int>:
void display_double(double d){
	char printbuff[10];
	dtostrf(d, 4, 2, printbuff);
	lcd_puts(printbuff);
}
void display_int(double d){
     628:	0f 93       	push	r16
     62a:	1f 93       	push	r17
     62c:	df 93       	push	r29
     62e:	cf 93       	push	r28
     630:	cd b7       	in	r28, 0x3d	; 61
     632:	de b7       	in	r29, 0x3e	; 62
     634:	2a 97       	sbiw	r28, 0x0a	; 10
     636:	0f b6       	in	r0, 0x3f	; 63
     638:	f8 94       	cli
     63a:	de bf       	out	0x3e, r29	; 62
     63c:	0f be       	out	0x3f, r0	; 63
     63e:	cd bf       	out	0x3d, r28	; 61
	char printbuff[10];
	itoa(d, printbuff, 10);
     640:	0e 94 b7 06 	call	0xd6e	; 0xd6e <__fixsfsi>
     644:	dc 01       	movw	r26, r24
     646:	cb 01       	movw	r24, r22
     648:	8e 01       	movw	r16, r28
     64a:	0f 5f       	subi	r16, 0xFF	; 255
     64c:	1f 4f       	sbci	r17, 0xFF	; 255
     64e:	b8 01       	movw	r22, r16
     650:	4a e0       	ldi	r20, 0x0A	; 10
     652:	50 e0       	ldi	r21, 0x00	; 0
     654:	0e 94 22 08 	call	0x1044	; 0x1044 <itoa>
	lcd_puts(printbuff);
     658:	c8 01       	movw	r24, r16
     65a:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
     65e:	2a 96       	adiw	r28, 0x0a	; 10
     660:	0f b6       	in	r0, 0x3f	; 63
     662:	f8 94       	cli
     664:	de bf       	out	0x3e, r29	; 62
     666:	0f be       	out	0x3f, r0	; 63
     668:	cd bf       	out	0x3d, r28	; 61
     66a:	cf 91       	pop	r28
     66c:	df 91       	pop	r29
     66e:	1f 91       	pop	r17
     670:	0f 91       	pop	r16
     672:	08 95       	ret

00000674 <display_double>:
	double c1 = get_batry_voltage();
	dtostrf(c1, 4, 2, printbuff);
	lcd_puts(printbuff);
}

void display_double(double d){
     674:	ef 92       	push	r14
     676:	ff 92       	push	r15
     678:	0f 93       	push	r16
     67a:	1f 93       	push	r17
     67c:	df 93       	push	r29
     67e:	cf 93       	push	r28
     680:	cd b7       	in	r28, 0x3d	; 61
     682:	de b7       	in	r29, 0x3e	; 62
     684:	2a 97       	sbiw	r28, 0x0a	; 10
     686:	0f b6       	in	r0, 0x3f	; 63
     688:	f8 94       	cli
     68a:	de bf       	out	0x3e, r29	; 62
     68c:	0f be       	out	0x3f, r0	; 63
     68e:	cd bf       	out	0x3d, r28	; 61
	char printbuff[10];
	dtostrf(d, 4, 2, printbuff);
     690:	44 e0       	ldi	r20, 0x04	; 4
     692:	22 e0       	ldi	r18, 0x02	; 2
     694:	7e 01       	movw	r14, r28
     696:	08 94       	sec
     698:	e1 1c       	adc	r14, r1
     69a:	f1 1c       	adc	r15, r1
     69c:	87 01       	movw	r16, r14
     69e:	0e 94 01 08 	call	0x1002	; 0x1002 <dtostrf>
	lcd_puts(printbuff);
     6a2:	c7 01       	movw	r24, r14
     6a4:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
}
     6a8:	2a 96       	adiw	r28, 0x0a	; 10
     6aa:	0f b6       	in	r0, 0x3f	; 63
     6ac:	f8 94       	cli
     6ae:	de bf       	out	0x3e, r29	; 62
     6b0:	0f be       	out	0x3f, r0	; 63
     6b2:	cd bf       	out	0x3d, r28	; 61
     6b4:	cf 91       	pop	r28
     6b6:	df 91       	pop	r29
     6b8:	1f 91       	pop	r17
     6ba:	0f 91       	pop	r16
     6bc:	ff 90       	pop	r15
     6be:	ef 90       	pop	r14
     6c0:	08 95       	ret

000006c2 <display_Output_voltage>:
		_delay_ms(100);
		
	}
}*/

void display_Output_voltage(void){
     6c2:	ef 92       	push	r14
     6c4:	ff 92       	push	r15
     6c6:	0f 93       	push	r16
     6c8:	1f 93       	push	r17
     6ca:	df 93       	push	r29
     6cc:	cf 93       	push	r28
     6ce:	cd b7       	in	r28, 0x3d	; 61
     6d0:	de b7       	in	r29, 0x3e	; 62
     6d2:	2a 97       	sbiw	r28, 0x0a	; 10
     6d4:	0f b6       	in	r0, 0x3f	; 63
     6d6:	f8 94       	cli
     6d8:	de bf       	out	0x3e, r29	; 62
     6da:	0f be       	out	0x3f, r0	; 63
     6dc:	cd bf       	out	0x3d, r28	; 61
	lcd_clrscr();
     6de:	0e 94 c7 01 	call	0x38e	; 0x38e <lcd_clrscr>
	char printbuff[10];
	double c1 = get_batry_voltage();
     6e2:	0e 94 91 02 	call	0x522	; 0x522 <get_batry_voltage>
	dtostrf(c1, 4, 2, printbuff);
     6e6:	44 e0       	ldi	r20, 0x04	; 4
     6e8:	22 e0       	ldi	r18, 0x02	; 2
     6ea:	7e 01       	movw	r14, r28
     6ec:	08 94       	sec
     6ee:	e1 1c       	adc	r14, r1
     6f0:	f1 1c       	adc	r15, r1
     6f2:	87 01       	movw	r16, r14
     6f4:	0e 94 01 08 	call	0x1002	; 0x1002 <dtostrf>
	lcd_puts(printbuff);
     6f8:	c7 01       	movw	r24, r14
     6fa:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
}
     6fe:	2a 96       	adiw	r28, 0x0a	; 10
     700:	0f b6       	in	r0, 0x3f	; 63
     702:	f8 94       	cli
     704:	de bf       	out	0x3e, r29	; 62
     706:	0f be       	out	0x3f, r0	; 63
     708:	cd bf       	out	0x3d, r28	; 61
     70a:	cf 91       	pop	r28
     70c:	df 91       	pop	r29
     70e:	1f 91       	pop	r17
     710:	0f 91       	pop	r16
     712:	ff 90       	pop	r15
     714:	ef 90       	pop	r14
     716:	08 95       	ret

00000718 <regulate_output>:
void parasite_mode_on(void){


}

void regulate_output(double set_volt){
     718:	ef 92       	push	r14
     71a:	ff 92       	push	r15
     71c:	0f 93       	push	r16
     71e:	1f 93       	push	r17
     720:	cf 93       	push	r28
     722:	df 93       	push	r29
     724:	7b 01       	movw	r14, r22
     726:	8c 01       	movw	r16, r24

	volt_now = get_batry_voltage();
     728:	0e 94 91 02 	call	0x522	; 0x522 <get_batry_voltage>
     72c:	60 93 f3 00 	sts	0x00F3, r22
     730:	70 93 f4 00 	sts	0x00F4, r23
     734:	80 93 f5 00 	sts	0x00F5, r24
     738:	90 93 f6 00 	sts	0x00F6, r25
	OCR0 =255;
     73c:	8f ef       	ldi	r24, 0xFF	; 255
     73e:	8c bf       	out	0x3c, r24	; 60
     740:	c0 e9       	ldi	r28, 0x90	; 144
     742:	d1 e0       	ldi	r29, 0x01	; 1
	
	while(1){
		if(volt_now>set_volt){
     744:	60 91 f3 00 	lds	r22, 0x00F3
     748:	70 91 f4 00 	lds	r23, 0x00F4
     74c:	80 91 f5 00 	lds	r24, 0x00F5
     750:	90 91 f6 00 	lds	r25, 0x00F6
     754:	a8 01       	movw	r20, r16
     756:	97 01       	movw	r18, r14
     758:	0e 94 9a 07 	call	0xf34	; 0xf34 <__gesf2>
     75c:	18 16       	cp	r1, r24
     75e:	6c f4       	brge	.+26     	; 0x77a <regulate_output+0x62>
			OCR0++;
     760:	8c b7       	in	r24, 0x3c	; 60
     762:	8f 5f       	subi	r24, 0xFF	; 255
     764:	8c bf       	out	0x3c, r24	; 60
			 volt_now = get_batry_voltage();
     766:	0e 94 91 02 	call	0x522	; 0x522 <get_batry_voltage>
     76a:	60 93 f3 00 	sts	0x00F3, r22
     76e:	70 93 f4 00 	sts	0x00F4, r23
     772:	80 93 f5 00 	sts	0x00F5, r24
     776:	90 93 f6 00 	sts	0x00F6, r25
			//display_Output_voltage();
		}
		if(volt_now<set_volt){
     77a:	60 91 f3 00 	lds	r22, 0x00F3
     77e:	70 91 f4 00 	lds	r23, 0x00F4
     782:	80 91 f5 00 	lds	r24, 0x00F5
     786:	90 91 f6 00 	lds	r25, 0x00F6
     78a:	a8 01       	movw	r20, r16
     78c:	97 01       	movw	r18, r14
     78e:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     792:	88 23       	and	r24, r24
     794:	6c f4       	brge	.+26     	; 0x7b0 <regulate_output+0x98>
			OCR0--;
     796:	8c b7       	in	r24, 0x3c	; 60
     798:	81 50       	subi	r24, 0x01	; 1
     79a:	8c bf       	out	0x3c, r24	; 60
			 volt_now = get_batry_voltage();
     79c:	0e 94 91 02 	call	0x522	; 0x522 <get_batry_voltage>
     7a0:	60 93 f3 00 	sts	0x00F3, r22
     7a4:	70 93 f4 00 	sts	0x00F4, r23
     7a8:	80 93 f5 00 	sts	0x00F5, r24
     7ac:	90 93 f6 00 	sts	0x00F6, r25
     7b0:	88 ee       	ldi	r24, 0xE8	; 232
     7b2:	93 e0       	ldi	r25, 0x03	; 3
     7b4:	fe 01       	movw	r30, r28
     7b6:	31 97       	sbiw	r30, 0x01	; 1
     7b8:	f1 f7       	brne	.-4      	; 0x7b6 <regulate_output+0x9e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     7ba:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7bc:	09 f4       	brne	.+2      	; 0x7c0 <regulate_output+0xa8>
     7be:	c2 cf       	rjmp	.-124    	; 0x744 <regulate_output+0x2c>
     7c0:	f9 cf       	rjmp	.-14     	; 0x7b4 <regulate_output+0x9c>

000007c2 <get_input_power>:
	
	return (double)(volt_now*out_current);
}


double get_input_power(void){
     7c2:	af 92       	push	r10
     7c4:	bf 92       	push	r11
     7c6:	cf 92       	push	r12
     7c8:	df 92       	push	r13
     7ca:	ef 92       	push	r14
     7cc:	ff 92       	push	r15
     7ce:	0f 93       	push	r16
     7d0:	1f 93       	push	r17

	double volt_in = get_supply_voltage();
     7d2:	0e 94 75 02 	call	0x4ea	; 0x4ea <get_supply_voltage>
     7d6:	5b 01       	movw	r10, r22
     7d8:	6c 01       	movw	r12, r24
	cS2_voltage = get_cs2_voltage();
     7da:	0e 94 5f 02 	call	0x4be	; 0x4be <get_cs2_voltage>
     7de:	60 93 f7 00 	sts	0x00F7, r22
     7e2:	70 93 f8 00 	sts	0x00F8, r23
     7e6:	80 93 f9 00 	sts	0x00F9, r24
     7ea:	90 93 fa 00 	sts	0x00FA, r25
	double current_in = acs712_getcurrent(cS2_voltage, 5.0);
     7ee:	20 e0       	ldi	r18, 0x00	; 0
     7f0:	30 e0       	ldi	r19, 0x00	; 0
     7f2:	40 ea       	ldi	r20, 0xA0	; 160
     7f4:	50 e4       	ldi	r21, 0x40	; 64
     7f6:	0e 94 c9 02 	call	0x592	; 0x592 <acs712_getcurrent>
     7fa:	7b 01       	movw	r14, r22
     7fc:	8c 01       	movw	r16, r24
	if (current_in < 0)  current_in = -current_in;
     7fe:	20 e0       	ldi	r18, 0x00	; 0
     800:	30 e0       	ldi	r19, 0x00	; 0
     802:	40 e0       	ldi	r20, 0x00	; 0
     804:	50 e0       	ldi	r21, 0x00	; 0
     806:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     80a:	88 23       	and	r24, r24
     80c:	24 f4       	brge	.+8      	; 0x816 <get_input_power+0x54>
     80e:	17 fb       	bst	r17, 7
     810:	10 95       	com	r17
     812:	17 f9       	bld	r17, 7
     814:	10 95       	com	r17
     816:	c6 01       	movw	r24, r12
     818:	b5 01       	movw	r22, r10
     81a:	a8 01       	movw	r20, r16
     81c:	97 01       	movw	r18, r14
     81e:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
		
	return (double)(volt_in*current_in);

}
     822:	1f 91       	pop	r17
     824:	0f 91       	pop	r16
     826:	ff 90       	pop	r15
     828:	ef 90       	pop	r14
     82a:	df 90       	pop	r13
     82c:	cf 90       	pop	r12
     82e:	bf 90       	pop	r11
     830:	af 90       	pop	r10
     832:	08 95       	ret

00000834 <get_output_power>:
	external_battery_on();
	_delay_ms(2000);
}


double get_output_power(void){    //**************************************************************
     834:	ef 92       	push	r14
     836:	ff 92       	push	r15
     838:	0f 93       	push	r16
     83a:	1f 93       	push	r17

	volt_now = get_batry_voltage();
     83c:	0e 94 91 02 	call	0x522	; 0x522 <get_batry_voltage>
     840:	60 93 f3 00 	sts	0x00F3, r22
     844:	70 93 f4 00 	sts	0x00F4, r23
     848:	80 93 f5 00 	sts	0x00F5, r24
     84c:	90 93 f6 00 	sts	0x00F6, r25
	cS1_voltage = get_cs1_voltage();
     850:	0e 94 49 02 	call	0x492	; 0x492 <get_cs1_voltage>
     854:	60 93 fb 00 	sts	0x00FB, r22
     858:	70 93 fc 00 	sts	0x00FC, r23
     85c:	80 93 fd 00 	sts	0x00FD, r24
     860:	90 93 fe 00 	sts	0x00FE, r25
	out_current = acs712_getcurrent(cS1_voltage, 5.0);
     864:	20 e0       	ldi	r18, 0x00	; 0
     866:	30 e0       	ldi	r19, 0x00	; 0
     868:	40 ea       	ldi	r20, 0xA0	; 160
     86a:	50 e4       	ldi	r21, 0x40	; 64
     86c:	0e 94 c9 02 	call	0x592	; 0x592 <acs712_getcurrent>
     870:	7b 01       	movw	r14, r22
     872:	8c 01       	movw	r16, r24
     874:	60 93 ff 00 	sts	0x00FF, r22
     878:	70 93 00 01 	sts	0x0100, r23
     87c:	80 93 01 01 	sts	0x0101, r24
     880:	90 93 02 01 	sts	0x0102, r25
	if (out_current<0) out_current = -out_current;
     884:	20 e0       	ldi	r18, 0x00	; 0
     886:	30 e0       	ldi	r19, 0x00	; 0
     888:	40 e0       	ldi	r20, 0x00	; 0
     88a:	50 e0       	ldi	r21, 0x00	; 0
     88c:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     890:	88 23       	and	r24, r24
     892:	5c f4       	brge	.+22     	; 0x8aa <__stack+0x4b>
     894:	d8 01       	movw	r26, r16
     896:	c7 01       	movw	r24, r14
     898:	b0 58       	subi	r27, 0x80	; 128
     89a:	80 93 ff 00 	sts	0x00FF, r24
     89e:	90 93 00 01 	sts	0x0100, r25
     8a2:	a0 93 01 01 	sts	0x0101, r26
     8a6:	b0 93 02 01 	sts	0x0102, r27
     8aa:	60 91 f3 00 	lds	r22, 0x00F3
     8ae:	70 91 f4 00 	lds	r23, 0x00F4
     8b2:	80 91 f5 00 	lds	r24, 0x00F5
     8b6:	90 91 f6 00 	lds	r25, 0x00F6
     8ba:	20 91 ff 00 	lds	r18, 0x00FF
     8be:	30 91 00 01 	lds	r19, 0x0100
     8c2:	40 91 01 01 	lds	r20, 0x0101
     8c6:	50 91 02 01 	lds	r21, 0x0102
     8ca:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__mulsf3>
	
	return (double)(volt_now*out_current);
}
     8ce:	1f 91       	pop	r17
     8d0:	0f 91       	pop	r16
     8d2:	ff 90       	pop	r15
     8d4:	ef 90       	pop	r14
     8d6:	08 95       	ret

000008d8 <get_output_current>:
			}
		}

}

double get_output_current(void){
     8d8:	ef 92       	push	r14
     8da:	ff 92       	push	r15
     8dc:	0f 93       	push	r16
     8de:	1f 93       	push	r17

	cS1_voltage = get_cs1_voltage();
     8e0:	0e 94 49 02 	call	0x492	; 0x492 <get_cs1_voltage>
     8e4:	60 93 fb 00 	sts	0x00FB, r22
     8e8:	70 93 fc 00 	sts	0x00FC, r23
     8ec:	80 93 fd 00 	sts	0x00FD, r24
     8f0:	90 93 fe 00 	sts	0x00FE, r25
	out_current = acs712_getcurrent(cS1_voltage, 5.0);
     8f4:	20 e0       	ldi	r18, 0x00	; 0
     8f6:	30 e0       	ldi	r19, 0x00	; 0
     8f8:	40 ea       	ldi	r20, 0xA0	; 160
     8fa:	50 e4       	ldi	r21, 0x40	; 64
     8fc:	0e 94 c9 02 	call	0x592	; 0x592 <acs712_getcurrent>
     900:	7b 01       	movw	r14, r22
     902:	8c 01       	movw	r16, r24
     904:	60 93 ff 00 	sts	0x00FF, r22
     908:	70 93 00 01 	sts	0x0100, r23
     90c:	80 93 01 01 	sts	0x0101, r24
     910:	90 93 02 01 	sts	0x0102, r25
	
	if (out_current<0) out_current = -out_current;
     914:	20 e0       	ldi	r18, 0x00	; 0
     916:	30 e0       	ldi	r19, 0x00	; 0
     918:	40 e0       	ldi	r20, 0x00	; 0
     91a:	50 e0       	ldi	r21, 0x00	; 0
     91c:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     920:	88 23       	and	r24, r24
     922:	5c f4       	brge	.+22     	; 0x93a <get_output_current+0x62>
     924:	d8 01       	movw	r26, r16
     926:	c7 01       	movw	r24, r14
     928:	b0 58       	subi	r27, 0x80	; 128
     92a:	80 93 ff 00 	sts	0x00FF, r24
     92e:	90 93 00 01 	sts	0x0100, r25
     932:	a0 93 01 01 	sts	0x0101, r26
     936:	b0 93 02 01 	sts	0x0102, r27
	return (double)(out_current);
}
     93a:	20 91 ff 00 	lds	r18, 0x00FF
     93e:	30 91 00 01 	lds	r19, 0x0100
     942:	40 91 01 01 	lds	r20, 0x0101
     946:	50 91 02 01 	lds	r21, 0x0102
     94a:	b9 01       	movw	r22, r18
     94c:	ca 01       	movw	r24, r20
     94e:	1f 91       	pop	r17
     950:	0f 91       	pop	r16
     952:	ff 90       	pop	r15
     954:	ef 90       	pop	r14
     956:	08 95       	ret

00000958 <MPPT_out>:
		_delay_ms(100);
		
	}
}

void MPPT_out(void){
     958:	ef 92       	push	r14
     95a:	ff 92       	push	r15
     95c:	0f 93       	push	r16
     95e:	1f 93       	push	r17
	double tmp_power;
	OCR0 =250;
     960:	8a ef       	ldi	r24, 0xFA	; 250
     962:	8c bf       	out	0x3c, r24	; 60
	out_power = 0;
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	90 e0       	ldi	r25, 0x00	; 0
     968:	a0 e0       	ldi	r26, 0x00	; 0
     96a:	b0 e0       	ldi	r27, 0x00	; 0
     96c:	80 93 ef 00 	sts	0x00EF, r24
     970:	90 93 f0 00 	sts	0x00F0, r25
     974:	a0 93 f1 00 	sts	0x00F1, r26
     978:	b0 93 f2 00 	sts	0x00F2, r27
     97c:	0d c0       	rjmp	.+26     	; 0x998 <MPPT_out+0x40>
	tmp_power = get_output_power();
	
		while(1){
			while((tmp_power-out_power)>0){
				out_power = get_output_power();
     97e:	0e 94 1a 04 	call	0x834	; 0x834 <get_output_power>
     982:	60 93 ef 00 	sts	0x00EF, r22
     986:	70 93 f0 00 	sts	0x00F0, r23
     98a:	80 93 f1 00 	sts	0x00F1, r24
     98e:	90 93 f2 00 	sts	0x00F2, r25
				OCR0--;
     992:	8c b7       	in	r24, 0x3c	; 60
     994:	81 50       	subi	r24, 0x01	; 1
     996:	8c bf       	out	0x3c, r24	; 60
				tmp_power = get_output_power();
     998:	0e 94 1a 04 	call	0x834	; 0x834 <get_output_power>
     99c:	7b 01       	movw	r14, r22
     99e:	8c 01       	movw	r16, r24
	OCR0 =250;
	out_power = 0;
	tmp_power = get_output_power();
	
		while(1){
			while((tmp_power-out_power)>0){
     9a0:	c8 01       	movw	r24, r16
     9a2:	b7 01       	movw	r22, r14
     9a4:	20 91 ef 00 	lds	r18, 0x00EF
     9a8:	30 91 f0 00 	lds	r19, 0x00F0
     9ac:	40 91 f1 00 	lds	r20, 0x00F1
     9b0:	50 91 f2 00 	lds	r21, 0x00F2
     9b4:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__subsf3>
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	40 e0       	ldi	r20, 0x00	; 0
     9be:	50 e0       	ldi	r21, 0x00	; 0
     9c0:	0e 94 9a 07 	call	0xf34	; 0xf34 <__gesf2>
     9c4:	18 16       	cp	r1, r24
     9c6:	dc f2       	brlt	.-74     	; 0x97e <MPPT_out+0x26>
     9c8:	11 c0       	rjmp	.+34     	; 0x9ec <MPPT_out+0x94>
				out_power = get_output_power();
				OCR0--;
				tmp_power = get_output_power();
			}
			while((tmp_power-out_power)<0){
				out_power = get_output_power();
     9ca:	0e 94 1a 04 	call	0x834	; 0x834 <get_output_power>
     9ce:	60 93 ef 00 	sts	0x00EF, r22
     9d2:	70 93 f0 00 	sts	0x00F0, r23
     9d6:	80 93 f1 00 	sts	0x00F1, r24
     9da:	90 93 f2 00 	sts	0x00F2, r25
				OCR0++;
     9de:	8c b7       	in	r24, 0x3c	; 60
     9e0:	8f 5f       	subi	r24, 0xFF	; 255
     9e2:	8c bf       	out	0x3c, r24	; 60
				tmp_power = get_output_power();
     9e4:	0e 94 1a 04 	call	0x834	; 0x834 <get_output_power>
     9e8:	7b 01       	movw	r14, r22
     9ea:	8c 01       	movw	r16, r24
			while((tmp_power-out_power)>0){
				out_power = get_output_power();
				OCR0--;
				tmp_power = get_output_power();
			}
			while((tmp_power-out_power)<0){
     9ec:	c8 01       	movw	r24, r16
     9ee:	b7 01       	movw	r22, r14
     9f0:	20 91 ef 00 	lds	r18, 0x00EF
     9f4:	30 91 f0 00 	lds	r19, 0x00F0
     9f8:	40 91 f1 00 	lds	r20, 0x00F1
     9fc:	50 91 f2 00 	lds	r21, 0x00F2
     a00:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__subsf3>
     a04:	20 e0       	ldi	r18, 0x00	; 0
     a06:	30 e0       	ldi	r19, 0x00	; 0
     a08:	40 e0       	ldi	r20, 0x00	; 0
     a0a:	50 e0       	ldi	r21, 0x00	; 0
     a0c:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     a10:	87 fd       	sbrc	r24, 7
     a12:	db cf       	rjmp	.-74     	; 0x9ca <MPPT_out+0x72>
				_delay_ms(2000);
				external_battery_off();
				break;
			}*/
			
			if (get_output_current() < 0.5){
     a14:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <get_output_current>
     a18:	20 e0       	ldi	r18, 0x00	; 0
     a1a:	30 e0       	ldi	r19, 0x00	; 0
     a1c:	40 e0       	ldi	r20, 0x00	; 0
     a1e:	5f e3       	ldi	r21, 0x3F	; 63
     a20:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     a24:	88 23       	and	r24, r24
     a26:	0c f0       	brlt	.+2      	; 0xa2a <MPPT_out+0xd2>
     a28:	bb cf       	rjmp	.-138    	; 0x9a0 <MPPT_out+0x48>
				lcd_clrscr();
     a2a:	0e 94 c7 01 	call	0x38e	; 0x38e <lcd_clrscr>
				lcd_puts("charge complete");
     a2e:	84 e8       	ldi	r24, 0x84	; 132
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
     a36:	80 e2       	ldi	r24, 0x20	; 32
     a38:	9e e4       	ldi	r25, 0x4E	; 78
     a3a:	20 e9       	ldi	r18, 0x90	; 144
     a3c:	31 e0       	ldi	r19, 0x01	; 1
     a3e:	f9 01       	movw	r30, r18
     a40:	31 97       	sbiw	r30, 0x01	; 1
     a42:	f1 f7       	brne	.-4      	; 0xa40 <MPPT_out+0xe8>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a44:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     a46:	d9 f7       	brne	.-10     	; 0xa3e <MPPT_out+0xe6>
void external_battery_on(void){
	PORTD |= (1<<PORTD5);
}

void external_battery_off(void){
	PORTD |= ~(1<<PORTD5);
     a48:	82 b3       	in	r24, 0x12	; 18
     a4a:	8f 6d       	ori	r24, 0xDF	; 223
     a4c:	82 bb       	out	0x12, r24	; 18
				external_battery_off();
				break;
			}
		}

}
     a4e:	1f 91       	pop	r17
     a50:	0f 91       	pop	r16
     a52:	ff 90       	pop	r15
     a54:	ef 90       	pop	r14
     a56:	08 95       	ret

00000a58 <detect_battery>:
	
	if (out_current<0) out_current = -out_current;
	return (double)(out_current);
}

void detect_battery(void){
     a58:	ef 92       	push	r14
     a5a:	ff 92       	push	r15
     a5c:	0f 93       	push	r16
     a5e:	1f 93       	push	r17
void external_battery_on(void){
	PORTD |= (1<<PORTD5);
}

void external_battery_off(void){
	PORTD |= ~(1<<PORTD5);
     a60:	82 b3       	in	r24, 0x12	; 18
     a62:	8f 6d       	ori	r24, 0xDF	; 223
     a64:	82 bb       	out	0x12, r24	; 18
	return (double)(out_current);
}

void detect_battery(void){
	external_battery_off();
	volt_now = get_batry_voltage();
     a66:	0e 94 91 02 	call	0x522	; 0x522 <get_batry_voltage>
     a6a:	7b 01       	movw	r14, r22
     a6c:	8c 01       	movw	r16, r24
     a6e:	60 93 f3 00 	sts	0x00F3, r22
     a72:	70 93 f4 00 	sts	0x00F4, r23
     a76:	80 93 f5 00 	sts	0x00F5, r24
     a7a:	90 93 f6 00 	sts	0x00F6, r25
	
	if(volt_now>10.5 && volt_now<12.5) {
     a7e:	20 e0       	ldi	r18, 0x00	; 0
     a80:	30 e0       	ldi	r19, 0x00	; 0
     a82:	48 e2       	ldi	r20, 0x28	; 40
     a84:	51 e4       	ldi	r21, 0x41	; 65
     a86:	0e 94 9a 07 	call	0xf34	; 0xf34 <__gesf2>
     a8a:	18 16       	cp	r1, r24
     a8c:	24 f5       	brge	.+72     	; 0xad6 <detect_battery+0x7e>
     a8e:	c8 01       	movw	r24, r16
     a90:	b7 01       	movw	r22, r14
     a92:	20 e0       	ldi	r18, 0x00	; 0
     a94:	30 e0       	ldi	r19, 0x00	; 0
     a96:	48 e4       	ldi	r20, 0x48	; 72
     a98:	51 e4       	ldi	r21, 0x41	; 65
     a9a:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     a9e:	88 23       	and	r24, r24
     aa0:	d4 f4       	brge	.+52     	; 0xad6 <detect_battery+0x7e>
		battery_type = 12.0;
     aa2:	80 e0       	ldi	r24, 0x00	; 0
     aa4:	90 e0       	ldi	r25, 0x00	; 0
     aa6:	a0 e4       	ldi	r26, 0x40	; 64
     aa8:	b1 e4       	ldi	r27, 0x41	; 65
     aaa:	80 93 d6 00 	sts	0x00D6, r24
     aae:	90 93 d7 00 	sts	0x00D7, r25
     ab2:	a0 93 d8 00 	sts	0x00D8, r26
     ab6:	b0 93 d9 00 	sts	0x00D9, r27
		lcd_clrscr();
     aba:	0e 94 c7 01 	call	0x38e	; 0x38e <lcd_clrscr>
		lcd_puts("12V batery found");
     abe:	84 e9       	ldi	r24, 0x94	; 148
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
		lcd_gotoxy(0,1);
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	61 e0       	ldi	r22, 0x01	; 1
     aca:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_gotoxy>
		lcd_puts("Charging Started");
     ace:	85 ea       	ldi	r24, 0xA5	; 165
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
	}
	
	if(volt_now>8.0 && volt_now<9.5){ 
     ad6:	e0 90 f3 00 	lds	r14, 0x00F3
     ada:	f0 90 f4 00 	lds	r15, 0x00F4
     ade:	00 91 f5 00 	lds	r16, 0x00F5
     ae2:	10 91 f6 00 	lds	r17, 0x00F6
     ae6:	c8 01       	movw	r24, r16
     ae8:	b7 01       	movw	r22, r14
     aea:	20 e0       	ldi	r18, 0x00	; 0
     aec:	30 e0       	ldi	r19, 0x00	; 0
     aee:	40 e0       	ldi	r20, 0x00	; 0
     af0:	51 e4       	ldi	r21, 0x41	; 65
     af2:	0e 94 9a 07 	call	0xf34	; 0xf34 <__gesf2>
     af6:	18 16       	cp	r1, r24
     af8:	24 f5       	brge	.+72     	; 0xb42 <detect_battery+0xea>
     afa:	c8 01       	movw	r24, r16
     afc:	b7 01       	movw	r22, r14
     afe:	20 e0       	ldi	r18, 0x00	; 0
     b00:	30 e0       	ldi	r19, 0x00	; 0
     b02:	48 e1       	ldi	r20, 0x18	; 24
     b04:	51 e4       	ldi	r21, 0x41	; 65
     b06:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     b0a:	88 23       	and	r24, r24
     b0c:	d4 f4       	brge	.+52     	; 0xb42 <detect_battery+0xea>
		battery_type = 9.0;
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	a0 e1       	ldi	r26, 0x10	; 16
     b14:	b1 e4       	ldi	r27, 0x41	; 65
     b16:	80 93 d6 00 	sts	0x00D6, r24
     b1a:	90 93 d7 00 	sts	0x00D7, r25
     b1e:	a0 93 d8 00 	sts	0x00D8, r26
     b22:	b0 93 d9 00 	sts	0x00D9, r27
		lcd_clrscr();
     b26:	0e 94 c7 01 	call	0x38e	; 0x38e <lcd_clrscr>
		lcd_puts("9V batery found");
     b2a:	86 eb       	ldi	r24, 0xB6	; 182
     b2c:	90 e0       	ldi	r25, 0x00	; 0
     b2e:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
		lcd_gotoxy(0,1);
     b32:	80 e0       	ldi	r24, 0x00	; 0
     b34:	61 e0       	ldi	r22, 0x01	; 1
     b36:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_gotoxy>
		lcd_puts("Charging Started");
     b3a:	85 ea       	ldi	r24, 0xA5	; 165
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
	}
	
	if(volt_now>4.5 && volt_now<6.5){ 
     b42:	e0 90 f3 00 	lds	r14, 0x00F3
     b46:	f0 90 f4 00 	lds	r15, 0x00F4
     b4a:	00 91 f5 00 	lds	r16, 0x00F5
     b4e:	10 91 f6 00 	lds	r17, 0x00F6
     b52:	c8 01       	movw	r24, r16
     b54:	b7 01       	movw	r22, r14
     b56:	20 e0       	ldi	r18, 0x00	; 0
     b58:	30 e0       	ldi	r19, 0x00	; 0
     b5a:	40 e9       	ldi	r20, 0x90	; 144
     b5c:	50 e4       	ldi	r21, 0x40	; 64
     b5e:	0e 94 9a 07 	call	0xf34	; 0xf34 <__gesf2>
     b62:	18 16       	cp	r1, r24
     b64:	24 f5       	brge	.+72     	; 0xbae <detect_battery+0x156>
     b66:	c8 01       	movw	r24, r16
     b68:	b7 01       	movw	r22, r14
     b6a:	20 e0       	ldi	r18, 0x00	; 0
     b6c:	30 e0       	ldi	r19, 0x00	; 0
     b6e:	40 ed       	ldi	r20, 0xD0	; 208
     b70:	50 e4       	ldi	r21, 0x40	; 64
     b72:	0e 94 4b 06 	call	0xc96	; 0xc96 <__cmpsf2>
     b76:	88 23       	and	r24, r24
     b78:	d4 f4       	brge	.+52     	; 0xbae <detect_battery+0x156>
		battery_type = 6.0;
     b7a:	80 e0       	ldi	r24, 0x00	; 0
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	a0 ec       	ldi	r26, 0xC0	; 192
     b80:	b0 e4       	ldi	r27, 0x40	; 64
     b82:	80 93 d6 00 	sts	0x00D6, r24
     b86:	90 93 d7 00 	sts	0x00D7, r25
     b8a:	a0 93 d8 00 	sts	0x00D8, r26
     b8e:	b0 93 d9 00 	sts	0x00D9, r27
		lcd_clrscr();
     b92:	0e 94 c7 01 	call	0x38e	; 0x38e <lcd_clrscr>
		lcd_puts("6V batery found");
     b96:	86 ec       	ldi	r24, 0xC6	; 198
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
		lcd_gotoxy(0,1);
     b9e:	80 e0       	ldi	r24, 0x00	; 0
     ba0:	61 e0       	ldi	r22, 0x01	; 1
     ba2:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_gotoxy>
		lcd_puts("Charging Started");
     ba6:	85 ea       	ldi	r24, 0xA5	; 165
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_puts>
	PORTD |= (1<<PORTD5);
}


void external_battery_on(void){
	PORTD |= (1<<PORTD5);
     bae:	95 9a       	sbi	0x12, 5	; 18
     bb0:	80 e2       	ldi	r24, 0x20	; 32
     bb2:	9e e4       	ldi	r25, 0x4E	; 78
     bb4:	20 e9       	ldi	r18, 0x90	; 144
     bb6:	31 e0       	ldi	r19, 0x01	; 1
     bb8:	f9 01       	movw	r30, r18
     bba:	31 97       	sbiw	r30, 0x01	; 1
     bbc:	f1 f7       	brne	.-4      	; 0xbba <detect_battery+0x162>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     bbe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     bc0:	d9 f7       	brne	.-10     	; 0xbb8 <detect_battery+0x160>
		lcd_gotoxy(0,1);
		lcd_puts("Charging Started");
	}
	external_battery_on();
	_delay_ms(2000);
}
     bc2:	1f 91       	pop	r17
     bc4:	0f 91       	pop	r16
     bc6:	ff 90       	pop	r15
     bc8:	ef 90       	pop	r14
     bca:	08 95       	ret

00000bcc <__subsf3>:
     bcc:	50 58       	subi	r21, 0x80	; 128

00000bce <__addsf3>:
     bce:	bb 27       	eor	r27, r27
     bd0:	aa 27       	eor	r26, r26
     bd2:	0e d0       	rcall	.+28     	; 0xbf0 <__addsf3x>
     bd4:	75 c1       	rjmp	.+746    	; 0xec0 <__fp_round>
     bd6:	66 d1       	rcall	.+716    	; 0xea4 <__fp_pscA>
     bd8:	30 f0       	brcs	.+12     	; 0xbe6 <__addsf3+0x18>
     bda:	6b d1       	rcall	.+726    	; 0xeb2 <__fp_pscB>
     bdc:	20 f0       	brcs	.+8      	; 0xbe6 <__addsf3+0x18>
     bde:	31 f4       	brne	.+12     	; 0xbec <__addsf3+0x1e>
     be0:	9f 3f       	cpi	r25, 0xFF	; 255
     be2:	11 f4       	brne	.+4      	; 0xbe8 <__addsf3+0x1a>
     be4:	1e f4       	brtc	.+6      	; 0xbec <__addsf3+0x1e>
     be6:	5b c1       	rjmp	.+694    	; 0xe9e <__fp_nan>
     be8:	0e f4       	brtc	.+2      	; 0xbec <__addsf3+0x1e>
     bea:	e0 95       	com	r30
     bec:	e7 fb       	bst	r30, 7
     bee:	51 c1       	rjmp	.+674    	; 0xe92 <__fp_inf>

00000bf0 <__addsf3x>:
     bf0:	e9 2f       	mov	r30, r25
     bf2:	77 d1       	rcall	.+750    	; 0xee2 <__fp_split3>
     bf4:	80 f3       	brcs	.-32     	; 0xbd6 <__addsf3+0x8>
     bf6:	ba 17       	cp	r27, r26
     bf8:	62 07       	cpc	r22, r18
     bfa:	73 07       	cpc	r23, r19
     bfc:	84 07       	cpc	r24, r20
     bfe:	95 07       	cpc	r25, r21
     c00:	18 f0       	brcs	.+6      	; 0xc08 <__addsf3x+0x18>
     c02:	71 f4       	brne	.+28     	; 0xc20 <__addsf3x+0x30>
     c04:	9e f5       	brtc	.+102    	; 0xc6c <__addsf3x+0x7c>
     c06:	8f c1       	rjmp	.+798    	; 0xf26 <__fp_zero>
     c08:	0e f4       	brtc	.+2      	; 0xc0c <__addsf3x+0x1c>
     c0a:	e0 95       	com	r30
     c0c:	0b 2e       	mov	r0, r27
     c0e:	ba 2f       	mov	r27, r26
     c10:	a0 2d       	mov	r26, r0
     c12:	0b 01       	movw	r0, r22
     c14:	b9 01       	movw	r22, r18
     c16:	90 01       	movw	r18, r0
     c18:	0c 01       	movw	r0, r24
     c1a:	ca 01       	movw	r24, r20
     c1c:	a0 01       	movw	r20, r0
     c1e:	11 24       	eor	r1, r1
     c20:	ff 27       	eor	r31, r31
     c22:	59 1b       	sub	r21, r25
     c24:	99 f0       	breq	.+38     	; 0xc4c <__addsf3x+0x5c>
     c26:	59 3f       	cpi	r21, 0xF9	; 249
     c28:	50 f4       	brcc	.+20     	; 0xc3e <__addsf3x+0x4e>
     c2a:	50 3e       	cpi	r21, 0xE0	; 224
     c2c:	68 f1       	brcs	.+90     	; 0xc88 <__addsf3x+0x98>
     c2e:	1a 16       	cp	r1, r26
     c30:	f0 40       	sbci	r31, 0x00	; 0
     c32:	a2 2f       	mov	r26, r18
     c34:	23 2f       	mov	r18, r19
     c36:	34 2f       	mov	r19, r20
     c38:	44 27       	eor	r20, r20
     c3a:	58 5f       	subi	r21, 0xF8	; 248
     c3c:	f3 cf       	rjmp	.-26     	; 0xc24 <__addsf3x+0x34>
     c3e:	46 95       	lsr	r20
     c40:	37 95       	ror	r19
     c42:	27 95       	ror	r18
     c44:	a7 95       	ror	r26
     c46:	f0 40       	sbci	r31, 0x00	; 0
     c48:	53 95       	inc	r21
     c4a:	c9 f7       	brne	.-14     	; 0xc3e <__addsf3x+0x4e>
     c4c:	7e f4       	brtc	.+30     	; 0xc6c <__addsf3x+0x7c>
     c4e:	1f 16       	cp	r1, r31
     c50:	ba 0b       	sbc	r27, r26
     c52:	62 0b       	sbc	r22, r18
     c54:	73 0b       	sbc	r23, r19
     c56:	84 0b       	sbc	r24, r20
     c58:	ba f0       	brmi	.+46     	; 0xc88 <__addsf3x+0x98>
     c5a:	91 50       	subi	r25, 0x01	; 1
     c5c:	a1 f0       	breq	.+40     	; 0xc86 <__addsf3x+0x96>
     c5e:	ff 0f       	add	r31, r31
     c60:	bb 1f       	adc	r27, r27
     c62:	66 1f       	adc	r22, r22
     c64:	77 1f       	adc	r23, r23
     c66:	88 1f       	adc	r24, r24
     c68:	c2 f7       	brpl	.-16     	; 0xc5a <__addsf3x+0x6a>
     c6a:	0e c0       	rjmp	.+28     	; 0xc88 <__addsf3x+0x98>
     c6c:	ba 0f       	add	r27, r26
     c6e:	62 1f       	adc	r22, r18
     c70:	73 1f       	adc	r23, r19
     c72:	84 1f       	adc	r24, r20
     c74:	48 f4       	brcc	.+18     	; 0xc88 <__addsf3x+0x98>
     c76:	87 95       	ror	r24
     c78:	77 95       	ror	r23
     c7a:	67 95       	ror	r22
     c7c:	b7 95       	ror	r27
     c7e:	f7 95       	ror	r31
     c80:	9e 3f       	cpi	r25, 0xFE	; 254
     c82:	08 f0       	brcs	.+2      	; 0xc86 <__addsf3x+0x96>
     c84:	b3 cf       	rjmp	.-154    	; 0xbec <__addsf3+0x1e>
     c86:	93 95       	inc	r25
     c88:	88 0f       	add	r24, r24
     c8a:	08 f0       	brcs	.+2      	; 0xc8e <__addsf3x+0x9e>
     c8c:	99 27       	eor	r25, r25
     c8e:	ee 0f       	add	r30, r30
     c90:	97 95       	ror	r25
     c92:	87 95       	ror	r24
     c94:	08 95       	ret

00000c96 <__cmpsf2>:
     c96:	d9 d0       	rcall	.+434    	; 0xe4a <__fp_cmp>
     c98:	08 f4       	brcc	.+2      	; 0xc9c <__cmpsf2+0x6>
     c9a:	81 e0       	ldi	r24, 0x01	; 1
     c9c:	08 95       	ret

00000c9e <__divsf3>:
     c9e:	0c d0       	rcall	.+24     	; 0xcb8 <__divsf3x>
     ca0:	0f c1       	rjmp	.+542    	; 0xec0 <__fp_round>
     ca2:	07 d1       	rcall	.+526    	; 0xeb2 <__fp_pscB>
     ca4:	40 f0       	brcs	.+16     	; 0xcb6 <__divsf3+0x18>
     ca6:	fe d0       	rcall	.+508    	; 0xea4 <__fp_pscA>
     ca8:	30 f0       	brcs	.+12     	; 0xcb6 <__divsf3+0x18>
     caa:	21 f4       	brne	.+8      	; 0xcb4 <__divsf3+0x16>
     cac:	5f 3f       	cpi	r21, 0xFF	; 255
     cae:	19 f0       	breq	.+6      	; 0xcb6 <__divsf3+0x18>
     cb0:	f0 c0       	rjmp	.+480    	; 0xe92 <__fp_inf>
     cb2:	51 11       	cpse	r21, r1
     cb4:	39 c1       	rjmp	.+626    	; 0xf28 <__fp_szero>
     cb6:	f3 c0       	rjmp	.+486    	; 0xe9e <__fp_nan>

00000cb8 <__divsf3x>:
     cb8:	14 d1       	rcall	.+552    	; 0xee2 <__fp_split3>
     cba:	98 f3       	brcs	.-26     	; 0xca2 <__divsf3+0x4>

00000cbc <__divsf3_pse>:
     cbc:	99 23       	and	r25, r25
     cbe:	c9 f3       	breq	.-14     	; 0xcb2 <__divsf3+0x14>
     cc0:	55 23       	and	r21, r21
     cc2:	b1 f3       	breq	.-20     	; 0xcb0 <__divsf3+0x12>
     cc4:	95 1b       	sub	r25, r21
     cc6:	55 0b       	sbc	r21, r21
     cc8:	bb 27       	eor	r27, r27
     cca:	aa 27       	eor	r26, r26
     ccc:	62 17       	cp	r22, r18
     cce:	73 07       	cpc	r23, r19
     cd0:	84 07       	cpc	r24, r20
     cd2:	38 f0       	brcs	.+14     	; 0xce2 <__divsf3_pse+0x26>
     cd4:	9f 5f       	subi	r25, 0xFF	; 255
     cd6:	5f 4f       	sbci	r21, 0xFF	; 255
     cd8:	22 0f       	add	r18, r18
     cda:	33 1f       	adc	r19, r19
     cdc:	44 1f       	adc	r20, r20
     cde:	aa 1f       	adc	r26, r26
     ce0:	a9 f3       	breq	.-22     	; 0xccc <__divsf3_pse+0x10>
     ce2:	33 d0       	rcall	.+102    	; 0xd4a <__divsf3_pse+0x8e>
     ce4:	0e 2e       	mov	r0, r30
     ce6:	3a f0       	brmi	.+14     	; 0xcf6 <__divsf3_pse+0x3a>
     ce8:	e0 e8       	ldi	r30, 0x80	; 128
     cea:	30 d0       	rcall	.+96     	; 0xd4c <__divsf3_pse+0x90>
     cec:	91 50       	subi	r25, 0x01	; 1
     cee:	50 40       	sbci	r21, 0x00	; 0
     cf0:	e6 95       	lsr	r30
     cf2:	00 1c       	adc	r0, r0
     cf4:	ca f7       	brpl	.-14     	; 0xce8 <__divsf3_pse+0x2c>
     cf6:	29 d0       	rcall	.+82     	; 0xd4a <__divsf3_pse+0x8e>
     cf8:	fe 2f       	mov	r31, r30
     cfa:	27 d0       	rcall	.+78     	; 0xd4a <__divsf3_pse+0x8e>
     cfc:	66 0f       	add	r22, r22
     cfe:	77 1f       	adc	r23, r23
     d00:	88 1f       	adc	r24, r24
     d02:	bb 1f       	adc	r27, r27
     d04:	26 17       	cp	r18, r22
     d06:	37 07       	cpc	r19, r23
     d08:	48 07       	cpc	r20, r24
     d0a:	ab 07       	cpc	r26, r27
     d0c:	b0 e8       	ldi	r27, 0x80	; 128
     d0e:	09 f0       	breq	.+2      	; 0xd12 <__divsf3_pse+0x56>
     d10:	bb 0b       	sbc	r27, r27
     d12:	80 2d       	mov	r24, r0
     d14:	bf 01       	movw	r22, r30
     d16:	ff 27       	eor	r31, r31
     d18:	93 58       	subi	r25, 0x83	; 131
     d1a:	5f 4f       	sbci	r21, 0xFF	; 255
     d1c:	2a f0       	brmi	.+10     	; 0xd28 <__divsf3_pse+0x6c>
     d1e:	9e 3f       	cpi	r25, 0xFE	; 254
     d20:	51 05       	cpc	r21, r1
     d22:	68 f0       	brcs	.+26     	; 0xd3e <__divsf3_pse+0x82>
     d24:	b6 c0       	rjmp	.+364    	; 0xe92 <__fp_inf>
     d26:	00 c1       	rjmp	.+512    	; 0xf28 <__fp_szero>
     d28:	5f 3f       	cpi	r21, 0xFF	; 255
     d2a:	ec f3       	brlt	.-6      	; 0xd26 <__divsf3_pse+0x6a>
     d2c:	98 3e       	cpi	r25, 0xE8	; 232
     d2e:	dc f3       	brlt	.-10     	; 0xd26 <__divsf3_pse+0x6a>
     d30:	86 95       	lsr	r24
     d32:	77 95       	ror	r23
     d34:	67 95       	ror	r22
     d36:	b7 95       	ror	r27
     d38:	f7 95       	ror	r31
     d3a:	9f 5f       	subi	r25, 0xFF	; 255
     d3c:	c9 f7       	brne	.-14     	; 0xd30 <__divsf3_pse+0x74>
     d3e:	88 0f       	add	r24, r24
     d40:	91 1d       	adc	r25, r1
     d42:	96 95       	lsr	r25
     d44:	87 95       	ror	r24
     d46:	97 f9       	bld	r25, 7
     d48:	08 95       	ret
     d4a:	e1 e0       	ldi	r30, 0x01	; 1
     d4c:	66 0f       	add	r22, r22
     d4e:	77 1f       	adc	r23, r23
     d50:	88 1f       	adc	r24, r24
     d52:	bb 1f       	adc	r27, r27
     d54:	62 17       	cp	r22, r18
     d56:	73 07       	cpc	r23, r19
     d58:	84 07       	cpc	r24, r20
     d5a:	ba 07       	cpc	r27, r26
     d5c:	20 f0       	brcs	.+8      	; 0xd66 <__divsf3_pse+0xaa>
     d5e:	62 1b       	sub	r22, r18
     d60:	73 0b       	sbc	r23, r19
     d62:	84 0b       	sbc	r24, r20
     d64:	ba 0b       	sbc	r27, r26
     d66:	ee 1f       	adc	r30, r30
     d68:	88 f7       	brcc	.-30     	; 0xd4c <__divsf3_pse+0x90>
     d6a:	e0 95       	com	r30
     d6c:	08 95       	ret

00000d6e <__fixsfsi>:
     d6e:	04 d0       	rcall	.+8      	; 0xd78 <__fixunssfsi>
     d70:	68 94       	set
     d72:	b1 11       	cpse	r27, r1
     d74:	d9 c0       	rjmp	.+434    	; 0xf28 <__fp_szero>
     d76:	08 95       	ret

00000d78 <__fixunssfsi>:
     d78:	bc d0       	rcall	.+376    	; 0xef2 <__fp_splitA>
     d7a:	88 f0       	brcs	.+34     	; 0xd9e <__fixunssfsi+0x26>
     d7c:	9f 57       	subi	r25, 0x7F	; 127
     d7e:	90 f0       	brcs	.+36     	; 0xda4 <__fixunssfsi+0x2c>
     d80:	b9 2f       	mov	r27, r25
     d82:	99 27       	eor	r25, r25
     d84:	b7 51       	subi	r27, 0x17	; 23
     d86:	a0 f0       	brcs	.+40     	; 0xdb0 <__fixunssfsi+0x38>
     d88:	d1 f0       	breq	.+52     	; 0xdbe <__fixunssfsi+0x46>
     d8a:	66 0f       	add	r22, r22
     d8c:	77 1f       	adc	r23, r23
     d8e:	88 1f       	adc	r24, r24
     d90:	99 1f       	adc	r25, r25
     d92:	1a f0       	brmi	.+6      	; 0xd9a <__fixunssfsi+0x22>
     d94:	ba 95       	dec	r27
     d96:	c9 f7       	brne	.-14     	; 0xd8a <__fixunssfsi+0x12>
     d98:	12 c0       	rjmp	.+36     	; 0xdbe <__fixunssfsi+0x46>
     d9a:	b1 30       	cpi	r27, 0x01	; 1
     d9c:	81 f0       	breq	.+32     	; 0xdbe <__fixunssfsi+0x46>
     d9e:	c3 d0       	rcall	.+390    	; 0xf26 <__fp_zero>
     da0:	b1 e0       	ldi	r27, 0x01	; 1
     da2:	08 95       	ret
     da4:	c0 c0       	rjmp	.+384    	; 0xf26 <__fp_zero>
     da6:	67 2f       	mov	r22, r23
     da8:	78 2f       	mov	r23, r24
     daa:	88 27       	eor	r24, r24
     dac:	b8 5f       	subi	r27, 0xF8	; 248
     dae:	39 f0       	breq	.+14     	; 0xdbe <__fixunssfsi+0x46>
     db0:	b9 3f       	cpi	r27, 0xF9	; 249
     db2:	cc f3       	brlt	.-14     	; 0xda6 <__fixunssfsi+0x2e>
     db4:	86 95       	lsr	r24
     db6:	77 95       	ror	r23
     db8:	67 95       	ror	r22
     dba:	b3 95       	inc	r27
     dbc:	d9 f7       	brne	.-10     	; 0xdb4 <__fixunssfsi+0x3c>
     dbe:	3e f4       	brtc	.+14     	; 0xdce <__fixunssfsi+0x56>
     dc0:	90 95       	com	r25
     dc2:	80 95       	com	r24
     dc4:	70 95       	com	r23
     dc6:	61 95       	neg	r22
     dc8:	7f 4f       	sbci	r23, 0xFF	; 255
     dca:	8f 4f       	sbci	r24, 0xFF	; 255
     dcc:	9f 4f       	sbci	r25, 0xFF	; 255
     dce:	08 95       	ret

00000dd0 <__floatunsisf>:
     dd0:	e8 94       	clt
     dd2:	09 c0       	rjmp	.+18     	; 0xde6 <__floatsisf+0x12>

00000dd4 <__floatsisf>:
     dd4:	97 fb       	bst	r25, 7
     dd6:	3e f4       	brtc	.+14     	; 0xde6 <__floatsisf+0x12>
     dd8:	90 95       	com	r25
     dda:	80 95       	com	r24
     ddc:	70 95       	com	r23
     dde:	61 95       	neg	r22
     de0:	7f 4f       	sbci	r23, 0xFF	; 255
     de2:	8f 4f       	sbci	r24, 0xFF	; 255
     de4:	9f 4f       	sbci	r25, 0xFF	; 255
     de6:	99 23       	and	r25, r25
     de8:	a9 f0       	breq	.+42     	; 0xe14 <__floatsisf+0x40>
     dea:	f9 2f       	mov	r31, r25
     dec:	96 e9       	ldi	r25, 0x96	; 150
     dee:	bb 27       	eor	r27, r27
     df0:	93 95       	inc	r25
     df2:	f6 95       	lsr	r31
     df4:	87 95       	ror	r24
     df6:	77 95       	ror	r23
     df8:	67 95       	ror	r22
     dfa:	b7 95       	ror	r27
     dfc:	f1 11       	cpse	r31, r1
     dfe:	f8 cf       	rjmp	.-16     	; 0xdf0 <__floatsisf+0x1c>
     e00:	fa f4       	brpl	.+62     	; 0xe40 <__floatsisf+0x6c>
     e02:	bb 0f       	add	r27, r27
     e04:	11 f4       	brne	.+4      	; 0xe0a <__floatsisf+0x36>
     e06:	60 ff       	sbrs	r22, 0
     e08:	1b c0       	rjmp	.+54     	; 0xe40 <__floatsisf+0x6c>
     e0a:	6f 5f       	subi	r22, 0xFF	; 255
     e0c:	7f 4f       	sbci	r23, 0xFF	; 255
     e0e:	8f 4f       	sbci	r24, 0xFF	; 255
     e10:	9f 4f       	sbci	r25, 0xFF	; 255
     e12:	16 c0       	rjmp	.+44     	; 0xe40 <__floatsisf+0x6c>
     e14:	88 23       	and	r24, r24
     e16:	11 f0       	breq	.+4      	; 0xe1c <__floatsisf+0x48>
     e18:	96 e9       	ldi	r25, 0x96	; 150
     e1a:	11 c0       	rjmp	.+34     	; 0xe3e <__floatsisf+0x6a>
     e1c:	77 23       	and	r23, r23
     e1e:	21 f0       	breq	.+8      	; 0xe28 <__floatsisf+0x54>
     e20:	9e e8       	ldi	r25, 0x8E	; 142
     e22:	87 2f       	mov	r24, r23
     e24:	76 2f       	mov	r23, r22
     e26:	05 c0       	rjmp	.+10     	; 0xe32 <__floatsisf+0x5e>
     e28:	66 23       	and	r22, r22
     e2a:	71 f0       	breq	.+28     	; 0xe48 <__floatsisf+0x74>
     e2c:	96 e8       	ldi	r25, 0x86	; 134
     e2e:	86 2f       	mov	r24, r22
     e30:	70 e0       	ldi	r23, 0x00	; 0
     e32:	60 e0       	ldi	r22, 0x00	; 0
     e34:	2a f0       	brmi	.+10     	; 0xe40 <__floatsisf+0x6c>
     e36:	9a 95       	dec	r25
     e38:	66 0f       	add	r22, r22
     e3a:	77 1f       	adc	r23, r23
     e3c:	88 1f       	adc	r24, r24
     e3e:	da f7       	brpl	.-10     	; 0xe36 <__floatsisf+0x62>
     e40:	88 0f       	add	r24, r24
     e42:	96 95       	lsr	r25
     e44:	87 95       	ror	r24
     e46:	97 f9       	bld	r25, 7
     e48:	08 95       	ret

00000e4a <__fp_cmp>:
     e4a:	99 0f       	add	r25, r25
     e4c:	00 08       	sbc	r0, r0
     e4e:	55 0f       	add	r21, r21
     e50:	aa 0b       	sbc	r26, r26
     e52:	e0 e8       	ldi	r30, 0x80	; 128
     e54:	fe ef       	ldi	r31, 0xFE	; 254
     e56:	16 16       	cp	r1, r22
     e58:	17 06       	cpc	r1, r23
     e5a:	e8 07       	cpc	r30, r24
     e5c:	f9 07       	cpc	r31, r25
     e5e:	c0 f0       	brcs	.+48     	; 0xe90 <__fp_cmp+0x46>
     e60:	12 16       	cp	r1, r18
     e62:	13 06       	cpc	r1, r19
     e64:	e4 07       	cpc	r30, r20
     e66:	f5 07       	cpc	r31, r21
     e68:	98 f0       	brcs	.+38     	; 0xe90 <__fp_cmp+0x46>
     e6a:	62 1b       	sub	r22, r18
     e6c:	73 0b       	sbc	r23, r19
     e6e:	84 0b       	sbc	r24, r20
     e70:	95 0b       	sbc	r25, r21
     e72:	39 f4       	brne	.+14     	; 0xe82 <__fp_cmp+0x38>
     e74:	0a 26       	eor	r0, r26
     e76:	61 f0       	breq	.+24     	; 0xe90 <__fp_cmp+0x46>
     e78:	23 2b       	or	r18, r19
     e7a:	24 2b       	or	r18, r20
     e7c:	25 2b       	or	r18, r21
     e7e:	21 f4       	brne	.+8      	; 0xe88 <__fp_cmp+0x3e>
     e80:	08 95       	ret
     e82:	0a 26       	eor	r0, r26
     e84:	09 f4       	brne	.+2      	; 0xe88 <__fp_cmp+0x3e>
     e86:	a1 40       	sbci	r26, 0x01	; 1
     e88:	a6 95       	lsr	r26
     e8a:	8f ef       	ldi	r24, 0xFF	; 255
     e8c:	81 1d       	adc	r24, r1
     e8e:	81 1d       	adc	r24, r1
     e90:	08 95       	ret

00000e92 <__fp_inf>:
     e92:	97 f9       	bld	r25, 7
     e94:	9f 67       	ori	r25, 0x7F	; 127
     e96:	80 e8       	ldi	r24, 0x80	; 128
     e98:	70 e0       	ldi	r23, 0x00	; 0
     e9a:	60 e0       	ldi	r22, 0x00	; 0
     e9c:	08 95       	ret

00000e9e <__fp_nan>:
     e9e:	9f ef       	ldi	r25, 0xFF	; 255
     ea0:	80 ec       	ldi	r24, 0xC0	; 192
     ea2:	08 95       	ret

00000ea4 <__fp_pscA>:
     ea4:	00 24       	eor	r0, r0
     ea6:	0a 94       	dec	r0
     ea8:	16 16       	cp	r1, r22
     eaa:	17 06       	cpc	r1, r23
     eac:	18 06       	cpc	r1, r24
     eae:	09 06       	cpc	r0, r25
     eb0:	08 95       	ret

00000eb2 <__fp_pscB>:
     eb2:	00 24       	eor	r0, r0
     eb4:	0a 94       	dec	r0
     eb6:	12 16       	cp	r1, r18
     eb8:	13 06       	cpc	r1, r19
     eba:	14 06       	cpc	r1, r20
     ebc:	05 06       	cpc	r0, r21
     ebe:	08 95       	ret

00000ec0 <__fp_round>:
     ec0:	09 2e       	mov	r0, r25
     ec2:	03 94       	inc	r0
     ec4:	00 0c       	add	r0, r0
     ec6:	11 f4       	brne	.+4      	; 0xecc <__fp_round+0xc>
     ec8:	88 23       	and	r24, r24
     eca:	52 f0       	brmi	.+20     	; 0xee0 <__fp_round+0x20>
     ecc:	bb 0f       	add	r27, r27
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fp_round+0x20>
     ed0:	bf 2b       	or	r27, r31
     ed2:	11 f4       	brne	.+4      	; 0xed8 <__fp_round+0x18>
     ed4:	60 ff       	sbrs	r22, 0
     ed6:	04 c0       	rjmp	.+8      	; 0xee0 <__fp_round+0x20>
     ed8:	6f 5f       	subi	r22, 0xFF	; 255
     eda:	7f 4f       	sbci	r23, 0xFF	; 255
     edc:	8f 4f       	sbci	r24, 0xFF	; 255
     ede:	9f 4f       	sbci	r25, 0xFF	; 255
     ee0:	08 95       	ret

00000ee2 <__fp_split3>:
     ee2:	57 fd       	sbrc	r21, 7
     ee4:	90 58       	subi	r25, 0x80	; 128
     ee6:	44 0f       	add	r20, r20
     ee8:	55 1f       	adc	r21, r21
     eea:	59 f0       	breq	.+22     	; 0xf02 <__fp_splitA+0x10>
     eec:	5f 3f       	cpi	r21, 0xFF	; 255
     eee:	71 f0       	breq	.+28     	; 0xf0c <__fp_splitA+0x1a>
     ef0:	47 95       	ror	r20

00000ef2 <__fp_splitA>:
     ef2:	88 0f       	add	r24, r24
     ef4:	97 fb       	bst	r25, 7
     ef6:	99 1f       	adc	r25, r25
     ef8:	61 f0       	breq	.+24     	; 0xf12 <__fp_splitA+0x20>
     efa:	9f 3f       	cpi	r25, 0xFF	; 255
     efc:	79 f0       	breq	.+30     	; 0xf1c <__fp_splitA+0x2a>
     efe:	87 95       	ror	r24
     f00:	08 95       	ret
     f02:	12 16       	cp	r1, r18
     f04:	13 06       	cpc	r1, r19
     f06:	14 06       	cpc	r1, r20
     f08:	55 1f       	adc	r21, r21
     f0a:	f2 cf       	rjmp	.-28     	; 0xef0 <__fp_split3+0xe>
     f0c:	46 95       	lsr	r20
     f0e:	f1 df       	rcall	.-30     	; 0xef2 <__fp_splitA>
     f10:	08 c0       	rjmp	.+16     	; 0xf22 <__fp_splitA+0x30>
     f12:	16 16       	cp	r1, r22
     f14:	17 06       	cpc	r1, r23
     f16:	18 06       	cpc	r1, r24
     f18:	99 1f       	adc	r25, r25
     f1a:	f1 cf       	rjmp	.-30     	; 0xefe <__fp_splitA+0xc>
     f1c:	86 95       	lsr	r24
     f1e:	71 05       	cpc	r23, r1
     f20:	61 05       	cpc	r22, r1
     f22:	08 94       	sec
     f24:	08 95       	ret

00000f26 <__fp_zero>:
     f26:	e8 94       	clt

00000f28 <__fp_szero>:
     f28:	bb 27       	eor	r27, r27
     f2a:	66 27       	eor	r22, r22
     f2c:	77 27       	eor	r23, r23
     f2e:	cb 01       	movw	r24, r22
     f30:	97 f9       	bld	r25, 7
     f32:	08 95       	ret

00000f34 <__gesf2>:
     f34:	8a df       	rcall	.-236    	; 0xe4a <__fp_cmp>
     f36:	08 f4       	brcc	.+2      	; 0xf3a <__gesf2+0x6>
     f38:	8f ef       	ldi	r24, 0xFF	; 255
     f3a:	08 95       	ret

00000f3c <__mulsf3>:
     f3c:	0b d0       	rcall	.+22     	; 0xf54 <__mulsf3x>
     f3e:	c0 cf       	rjmp	.-128    	; 0xec0 <__fp_round>
     f40:	b1 df       	rcall	.-158    	; 0xea4 <__fp_pscA>
     f42:	28 f0       	brcs	.+10     	; 0xf4e <__mulsf3+0x12>
     f44:	b6 df       	rcall	.-148    	; 0xeb2 <__fp_pscB>
     f46:	18 f0       	brcs	.+6      	; 0xf4e <__mulsf3+0x12>
     f48:	95 23       	and	r25, r21
     f4a:	09 f0       	breq	.+2      	; 0xf4e <__mulsf3+0x12>
     f4c:	a2 cf       	rjmp	.-188    	; 0xe92 <__fp_inf>
     f4e:	a7 cf       	rjmp	.-178    	; 0xe9e <__fp_nan>
     f50:	11 24       	eor	r1, r1
     f52:	ea cf       	rjmp	.-44     	; 0xf28 <__fp_szero>

00000f54 <__mulsf3x>:
     f54:	c6 df       	rcall	.-116    	; 0xee2 <__fp_split3>
     f56:	a0 f3       	brcs	.-24     	; 0xf40 <__mulsf3+0x4>

00000f58 <__mulsf3_pse>:
     f58:	95 9f       	mul	r25, r21
     f5a:	d1 f3       	breq	.-12     	; 0xf50 <__mulsf3+0x14>
     f5c:	95 0f       	add	r25, r21
     f5e:	50 e0       	ldi	r21, 0x00	; 0
     f60:	55 1f       	adc	r21, r21
     f62:	62 9f       	mul	r22, r18
     f64:	f0 01       	movw	r30, r0
     f66:	72 9f       	mul	r23, r18
     f68:	bb 27       	eor	r27, r27
     f6a:	f0 0d       	add	r31, r0
     f6c:	b1 1d       	adc	r27, r1
     f6e:	63 9f       	mul	r22, r19
     f70:	aa 27       	eor	r26, r26
     f72:	f0 0d       	add	r31, r0
     f74:	b1 1d       	adc	r27, r1
     f76:	aa 1f       	adc	r26, r26
     f78:	64 9f       	mul	r22, r20
     f7a:	66 27       	eor	r22, r22
     f7c:	b0 0d       	add	r27, r0
     f7e:	a1 1d       	adc	r26, r1
     f80:	66 1f       	adc	r22, r22
     f82:	82 9f       	mul	r24, r18
     f84:	22 27       	eor	r18, r18
     f86:	b0 0d       	add	r27, r0
     f88:	a1 1d       	adc	r26, r1
     f8a:	62 1f       	adc	r22, r18
     f8c:	73 9f       	mul	r23, r19
     f8e:	b0 0d       	add	r27, r0
     f90:	a1 1d       	adc	r26, r1
     f92:	62 1f       	adc	r22, r18
     f94:	83 9f       	mul	r24, r19
     f96:	a0 0d       	add	r26, r0
     f98:	61 1d       	adc	r22, r1
     f9a:	22 1f       	adc	r18, r18
     f9c:	74 9f       	mul	r23, r20
     f9e:	33 27       	eor	r19, r19
     fa0:	a0 0d       	add	r26, r0
     fa2:	61 1d       	adc	r22, r1
     fa4:	23 1f       	adc	r18, r19
     fa6:	84 9f       	mul	r24, r20
     fa8:	60 0d       	add	r22, r0
     faa:	21 1d       	adc	r18, r1
     fac:	82 2f       	mov	r24, r18
     fae:	76 2f       	mov	r23, r22
     fb0:	6a 2f       	mov	r22, r26
     fb2:	11 24       	eor	r1, r1
     fb4:	9f 57       	subi	r25, 0x7F	; 127
     fb6:	50 40       	sbci	r21, 0x00	; 0
     fb8:	8a f0       	brmi	.+34     	; 0xfdc <__mulsf3_pse+0x84>
     fba:	e1 f0       	breq	.+56     	; 0xff4 <__mulsf3_pse+0x9c>
     fbc:	88 23       	and	r24, r24
     fbe:	4a f0       	brmi	.+18     	; 0xfd2 <__mulsf3_pse+0x7a>
     fc0:	ee 0f       	add	r30, r30
     fc2:	ff 1f       	adc	r31, r31
     fc4:	bb 1f       	adc	r27, r27
     fc6:	66 1f       	adc	r22, r22
     fc8:	77 1f       	adc	r23, r23
     fca:	88 1f       	adc	r24, r24
     fcc:	91 50       	subi	r25, 0x01	; 1
     fce:	50 40       	sbci	r21, 0x00	; 0
     fd0:	a9 f7       	brne	.-22     	; 0xfbc <__mulsf3_pse+0x64>
     fd2:	9e 3f       	cpi	r25, 0xFE	; 254
     fd4:	51 05       	cpc	r21, r1
     fd6:	70 f0       	brcs	.+28     	; 0xff4 <__mulsf3_pse+0x9c>
     fd8:	5c cf       	rjmp	.-328    	; 0xe92 <__fp_inf>
     fda:	a6 cf       	rjmp	.-180    	; 0xf28 <__fp_szero>
     fdc:	5f 3f       	cpi	r21, 0xFF	; 255
     fde:	ec f3       	brlt	.-6      	; 0xfda <__mulsf3_pse+0x82>
     fe0:	98 3e       	cpi	r25, 0xE8	; 232
     fe2:	dc f3       	brlt	.-10     	; 0xfda <__mulsf3_pse+0x82>
     fe4:	86 95       	lsr	r24
     fe6:	77 95       	ror	r23
     fe8:	67 95       	ror	r22
     fea:	b7 95       	ror	r27
     fec:	f7 95       	ror	r31
     fee:	e7 95       	ror	r30
     ff0:	9f 5f       	subi	r25, 0xFF	; 255
     ff2:	c1 f7       	brne	.-16     	; 0xfe4 <__mulsf3_pse+0x8c>
     ff4:	fe 2b       	or	r31, r30
     ff6:	88 0f       	add	r24, r24
     ff8:	91 1d       	adc	r25, r1
     ffa:	96 95       	lsr	r25
     ffc:	87 95       	ror	r24
     ffe:	97 f9       	bld	r25, 7
    1000:	08 95       	ret

00001002 <dtostrf>:
    1002:	ef 92       	push	r14
    1004:	ff 92       	push	r15
    1006:	0f 93       	push	r16
    1008:	1f 93       	push	r17
    100a:	f2 2f       	mov	r31, r18
    100c:	f0 2e       	mov	r15, r16
    100e:	47 fd       	sbrc	r20, 7
    1010:	02 c0       	rjmp	.+4      	; 0x1016 <dtostrf+0x14>
    1012:	e4 e0       	ldi	r30, 0x04	; 4
    1014:	01 c0       	rjmp	.+2      	; 0x1018 <dtostrf+0x16>
    1016:	e4 e1       	ldi	r30, 0x14	; 20
    1018:	24 2f       	mov	r18, r20
    101a:	33 27       	eor	r19, r19
    101c:	27 fd       	sbrc	r18, 7
    101e:	30 95       	com	r19
    1020:	37 ff       	sbrs	r19, 7
    1022:	03 c0       	rjmp	.+6      	; 0x102a <dtostrf+0x28>
    1024:	30 95       	com	r19
    1026:	21 95       	neg	r18
    1028:	3f 4f       	sbci	r19, 0xFF	; 255
    102a:	4f 2d       	mov	r20, r15
    102c:	51 2f       	mov	r21, r17
    102e:	0f 2f       	mov	r16, r31
    1030:	ee 2e       	mov	r14, r30
    1032:	0e 94 43 08 	call	0x1086	; 0x1086 <dtoa_prf>
    1036:	8f 2d       	mov	r24, r15
    1038:	91 2f       	mov	r25, r17
    103a:	1f 91       	pop	r17
    103c:	0f 91       	pop	r16
    103e:	ff 90       	pop	r15
    1040:	ef 90       	pop	r14
    1042:	08 95       	ret

00001044 <itoa>:
    1044:	fb 01       	movw	r30, r22
    1046:	9f 01       	movw	r18, r30
    1048:	e8 94       	clt
    104a:	42 30       	cpi	r20, 0x02	; 2
    104c:	c4 f0       	brlt	.+48     	; 0x107e <itoa+0x3a>
    104e:	45 32       	cpi	r20, 0x25	; 37
    1050:	b4 f4       	brge	.+44     	; 0x107e <itoa+0x3a>
    1052:	4a 30       	cpi	r20, 0x0A	; 10
    1054:	29 f4       	brne	.+10     	; 0x1060 <itoa+0x1c>
    1056:	97 fb       	bst	r25, 7
    1058:	1e f4       	brtc	.+6      	; 0x1060 <itoa+0x1c>
    105a:	90 95       	com	r25
    105c:	81 95       	neg	r24
    105e:	9f 4f       	sbci	r25, 0xFF	; 255
    1060:	64 2f       	mov	r22, r20
    1062:	77 27       	eor	r23, r23
    1064:	0e 94 8d 0a 	call	0x151a	; 0x151a <__udivmodhi4>
    1068:	80 5d       	subi	r24, 0xD0	; 208
    106a:	8a 33       	cpi	r24, 0x3A	; 58
    106c:	0c f0       	brlt	.+2      	; 0x1070 <itoa+0x2c>
    106e:	89 5d       	subi	r24, 0xD9	; 217
    1070:	81 93       	st	Z+, r24
    1072:	cb 01       	movw	r24, r22
    1074:	00 97       	sbiw	r24, 0x00	; 0
    1076:	a1 f7       	brne	.-24     	; 0x1060 <itoa+0x1c>
    1078:	16 f4       	brtc	.+4      	; 0x107e <itoa+0x3a>
    107a:	5d e2       	ldi	r21, 0x2D	; 45
    107c:	51 93       	st	Z+, r21
    107e:	10 82       	st	Z, r1
    1080:	c9 01       	movw	r24, r18
    1082:	0c 94 7d 0a 	jmp	0x14fa	; 0x14fa <strrev>

00001086 <dtoa_prf>:
    1086:	a9 e0       	ldi	r26, 0x09	; 9
    1088:	b0 e0       	ldi	r27, 0x00	; 0
    108a:	e9 e4       	ldi	r30, 0x49	; 73
    108c:	f8 e0       	ldi	r31, 0x08	; 8
    108e:	0c 94 a5 0a 	jmp	0x154a	; 0x154a <__prologue_saves__+0x8>
    1092:	6a 01       	movw	r12, r20
    1094:	12 2f       	mov	r17, r18
    1096:	a0 2e       	mov	r10, r16
    1098:	be 2c       	mov	r11, r14
    109a:	2b e3       	ldi	r18, 0x3B	; 59
    109c:	20 17       	cp	r18, r16
    109e:	18 f4       	brcc	.+6      	; 0x10a6 <dtoa_prf+0x20>
    10a0:	2c e3       	ldi	r18, 0x3C	; 60
    10a2:	92 2e       	mov	r9, r18
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <dtoa_prf+0x24>
    10a6:	90 2e       	mov	r9, r16
    10a8:	93 94       	inc	r9
    10aa:	ae 01       	movw	r20, r28
    10ac:	4f 5f       	subi	r20, 0xFF	; 255
    10ae:	5f 4f       	sbci	r21, 0xFF	; 255
    10b0:	27 e0       	ldi	r18, 0x07	; 7
    10b2:	09 2d       	mov	r16, r9
    10b4:	0e 94 a5 09 	call	0x134a	; 0x134a <__ftoa_engine>
    10b8:	bc 01       	movw	r22, r24
    10ba:	89 81       	ldd	r24, Y+1	; 0x01
    10bc:	e8 2e       	mov	r14, r24
    10be:	ff 24       	eor	r15, r15
    10c0:	c7 01       	movw	r24, r14
    10c2:	89 70       	andi	r24, 0x09	; 9
    10c4:	90 70       	andi	r25, 0x00	; 0
    10c6:	01 97       	sbiw	r24, 0x01	; 1
    10c8:	11 f4       	brne	.+4      	; 0x10ce <dtoa_prf+0x48>
    10ca:	ad e2       	ldi	r26, 0x2D	; 45
    10cc:	09 c0       	rjmp	.+18     	; 0x10e0 <dtoa_prf+0x5a>
    10ce:	b1 fe       	sbrs	r11, 1
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <dtoa_prf+0x50>
    10d2:	ab e2       	ldi	r26, 0x2B	; 43
    10d4:	05 c0       	rjmp	.+10     	; 0x10e0 <dtoa_prf+0x5a>
    10d6:	b0 fc       	sbrc	r11, 0
    10d8:	02 c0       	rjmp	.+4      	; 0x10de <dtoa_prf+0x58>
    10da:	a0 e0       	ldi	r26, 0x00	; 0
    10dc:	01 c0       	rjmp	.+2      	; 0x10e0 <dtoa_prf+0x5a>
    10de:	a0 e2       	ldi	r26, 0x20	; 32
    10e0:	e3 fe       	sbrs	r14, 3
    10e2:	3b c0       	rjmp	.+118    	; 0x115a <dtoa_prf+0xd4>
    10e4:	aa 23       	and	r26, r26
    10e6:	11 f4       	brne	.+4      	; 0x10ec <dtoa_prf+0x66>
    10e8:	23 e0       	ldi	r18, 0x03	; 3
    10ea:	01 c0       	rjmp	.+2      	; 0x10ee <dtoa_prf+0x68>
    10ec:	24 e0       	ldi	r18, 0x04	; 4
    10ee:	21 17       	cp	r18, r17
    10f0:	10 f0       	brcs	.+4      	; 0x10f6 <dtoa_prf+0x70>
    10f2:	20 e0       	ldi	r18, 0x00	; 0
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <dtoa_prf+0x74>
    10f6:	12 1b       	sub	r17, r18
    10f8:	21 2f       	mov	r18, r17
    10fa:	eb 2c       	mov	r14, r11
    10fc:	b4 fe       	sbrs	r11, 4
    10fe:	02 c0       	rjmp	.+4      	; 0x1104 <dtoa_prf+0x7e>
    1100:	32 2f       	mov	r19, r18
    1102:	0a c0       	rjmp	.+20     	; 0x1118 <dtoa_prf+0x92>
    1104:	f6 01       	movw	r30, r12
    1106:	32 2f       	mov	r19, r18
    1108:	80 e2       	ldi	r24, 0x20	; 32
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <dtoa_prf+0x8a>
    110c:	81 93       	st	Z+, r24
    110e:	31 50       	subi	r19, 0x01	; 1
    1110:	33 23       	and	r19, r19
    1112:	e1 f7       	brne	.-8      	; 0x110c <dtoa_prf+0x86>
    1114:	c2 0e       	add	r12, r18
    1116:	d1 1c       	adc	r13, r1
    1118:	aa 23       	and	r26, r26
    111a:	19 f0       	breq	.+6      	; 0x1122 <dtoa_prf+0x9c>
    111c:	f6 01       	movw	r30, r12
    111e:	a1 93       	st	Z+, r26
    1120:	6f 01       	movw	r12, r30
    1122:	f6 01       	movw	r30, r12
    1124:	31 96       	adiw	r30, 0x01	; 1
    1126:	e2 fe       	sbrs	r14, 2
    1128:	05 c0       	rjmp	.+10     	; 0x1134 <dtoa_prf+0xae>
    112a:	9e e4       	ldi	r25, 0x4E	; 78
    112c:	d6 01       	movw	r26, r12
    112e:	9c 93       	st	X, r25
    1130:	81 e4       	ldi	r24, 0x41	; 65
    1132:	04 c0       	rjmp	.+8      	; 0x113c <dtoa_prf+0xb6>
    1134:	9e e6       	ldi	r25, 0x6E	; 110
    1136:	d6 01       	movw	r26, r12
    1138:	9c 93       	st	X, r25
    113a:	81 e6       	ldi	r24, 0x61	; 97
    113c:	11 96       	adiw	r26, 0x01	; 1
    113e:	8c 93       	st	X, r24
    1140:	91 83       	std	Z+1, r25	; 0x01
    1142:	32 96       	adiw	r30, 0x02	; 2
    1144:	df 01       	movw	r26, r30
    1146:	83 2f       	mov	r24, r19
    1148:	90 e2       	ldi	r25, 0x20	; 32
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <dtoa_prf+0xca>
    114c:	9d 93       	st	X+, r25
    114e:	81 50       	subi	r24, 0x01	; 1
    1150:	88 23       	and	r24, r24
    1152:	e1 f7       	brne	.-8      	; 0x114c <dtoa_prf+0xc6>
    1154:	e3 0f       	add	r30, r19
    1156:	f1 1d       	adc	r31, r1
    1158:	40 c0       	rjmp	.+128    	; 0x11da <dtoa_prf+0x154>
    115a:	e2 fe       	sbrs	r14, 2
    115c:	42 c0       	rjmp	.+132    	; 0x11e2 <dtoa_prf+0x15c>
    115e:	aa 23       	and	r26, r26
    1160:	11 f4       	brne	.+4      	; 0x1166 <dtoa_prf+0xe0>
    1162:	23 e0       	ldi	r18, 0x03	; 3
    1164:	01 c0       	rjmp	.+2      	; 0x1168 <dtoa_prf+0xe2>
    1166:	24 e0       	ldi	r18, 0x04	; 4
    1168:	21 17       	cp	r18, r17
    116a:	10 f0       	brcs	.+4      	; 0x1170 <dtoa_prf+0xea>
    116c:	20 e0       	ldi	r18, 0x00	; 0
    116e:	02 c0       	rjmp	.+4      	; 0x1174 <dtoa_prf+0xee>
    1170:	12 1b       	sub	r17, r18
    1172:	21 2f       	mov	r18, r17
    1174:	eb 2c       	mov	r14, r11
    1176:	b4 fe       	sbrs	r11, 4
    1178:	02 c0       	rjmp	.+4      	; 0x117e <dtoa_prf+0xf8>
    117a:	92 2f       	mov	r25, r18
    117c:	0a c0       	rjmp	.+20     	; 0x1192 <dtoa_prf+0x10c>
    117e:	f6 01       	movw	r30, r12
    1180:	92 2f       	mov	r25, r18
    1182:	80 e2       	ldi	r24, 0x20	; 32
    1184:	02 c0       	rjmp	.+4      	; 0x118a <dtoa_prf+0x104>
    1186:	81 93       	st	Z+, r24
    1188:	91 50       	subi	r25, 0x01	; 1
    118a:	99 23       	and	r25, r25
    118c:	e1 f7       	brne	.-8      	; 0x1186 <dtoa_prf+0x100>
    118e:	c2 0e       	add	r12, r18
    1190:	d1 1c       	adc	r13, r1
    1192:	aa 23       	and	r26, r26
    1194:	19 f0       	breq	.+6      	; 0x119c <dtoa_prf+0x116>
    1196:	f6 01       	movw	r30, r12
    1198:	a1 93       	st	Z+, r26
    119a:	6f 01       	movw	r12, r30
    119c:	f6 01       	movw	r30, r12
    119e:	31 96       	adiw	r30, 0x01	; 1
    11a0:	e2 fe       	sbrs	r14, 2
    11a2:	08 c0       	rjmp	.+16     	; 0x11b4 <dtoa_prf+0x12e>
    11a4:	89 e4       	ldi	r24, 0x49	; 73
    11a6:	d6 01       	movw	r26, r12
    11a8:	8c 93       	st	X, r24
    11aa:	8e e4       	ldi	r24, 0x4E	; 78
    11ac:	11 96       	adiw	r26, 0x01	; 1
    11ae:	8c 93       	st	X, r24
    11b0:	86 e4       	ldi	r24, 0x46	; 70
    11b2:	07 c0       	rjmp	.+14     	; 0x11c2 <dtoa_prf+0x13c>
    11b4:	89 e6       	ldi	r24, 0x69	; 105
    11b6:	d6 01       	movw	r26, r12
    11b8:	8c 93       	st	X, r24
    11ba:	8e e6       	ldi	r24, 0x6E	; 110
    11bc:	11 96       	adiw	r26, 0x01	; 1
    11be:	8c 93       	st	X, r24
    11c0:	86 e6       	ldi	r24, 0x66	; 102
    11c2:	81 83       	std	Z+1, r24	; 0x01
    11c4:	32 96       	adiw	r30, 0x02	; 2
    11c6:	df 01       	movw	r26, r30
    11c8:	89 2f       	mov	r24, r25
    11ca:	20 e2       	ldi	r18, 0x20	; 32
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <dtoa_prf+0x14c>
    11ce:	2d 93       	st	X+, r18
    11d0:	81 50       	subi	r24, 0x01	; 1
    11d2:	88 23       	and	r24, r24
    11d4:	e1 f7       	brne	.-8      	; 0x11ce <dtoa_prf+0x148>
    11d6:	e9 0f       	add	r30, r25
    11d8:	f1 1d       	adc	r31, r1
    11da:	10 82       	st	Z, r1
    11dc:	2e ef       	ldi	r18, 0xFE	; 254
    11de:	3f ef       	ldi	r19, 0xFF	; 255
    11e0:	af c0       	rjmp	.+350    	; 0x1340 <dtoa_prf+0x2ba>
    11e2:	16 16       	cp	r1, r22
    11e4:	17 06       	cpc	r1, r23
    11e6:	1c f0       	brlt	.+6      	; 0x11ee <dtoa_prf+0x168>
    11e8:	41 e0       	ldi	r20, 0x01	; 1
    11ea:	50 e0       	ldi	r21, 0x00	; 0
    11ec:	03 c0       	rjmp	.+6      	; 0x11f4 <dtoa_prf+0x16e>
    11ee:	ab 01       	movw	r20, r22
    11f0:	4f 5f       	subi	r20, 0xFF	; 255
    11f2:	5f 4f       	sbci	r21, 0xFF	; 255
    11f4:	aa 20       	and	r10, r10
    11f6:	19 f4       	brne	.+6      	; 0x11fe <dtoa_prf+0x178>
    11f8:	80 e0       	ldi	r24, 0x00	; 0
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	03 c0       	rjmp	.+6      	; 0x1204 <dtoa_prf+0x17e>
    11fe:	8a 2d       	mov	r24, r10
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	01 96       	adiw	r24, 0x01	; 1
    1204:	20 e0       	ldi	r18, 0x00	; 0
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	aa 23       	and	r26, r26
    120a:	11 f0       	breq	.+4      	; 0x1210 <dtoa_prf+0x18a>
    120c:	21 e0       	ldi	r18, 0x01	; 1
    120e:	30 e0       	ldi	r19, 0x00	; 0
    1210:	24 0f       	add	r18, r20
    1212:	35 1f       	adc	r19, r21
    1214:	28 0f       	add	r18, r24
    1216:	39 1f       	adc	r19, r25
    1218:	81 2f       	mov	r24, r17
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	28 17       	cp	r18, r24
    121e:	39 07       	cpc	r19, r25
    1220:	14 f0       	brlt	.+4      	; 0x1226 <dtoa_prf+0x1a0>
    1222:	20 e0       	ldi	r18, 0x00	; 0
    1224:	02 c0       	rjmp	.+4      	; 0x122a <dtoa_prf+0x1a4>
    1226:	12 1b       	sub	r17, r18
    1228:	21 2f       	mov	r18, r17
    122a:	4b 2d       	mov	r20, r11
    122c:	50 e0       	ldi	r21, 0x00	; 0
    122e:	ca 01       	movw	r24, r20
    1230:	80 71       	andi	r24, 0x10	; 16
    1232:	90 70       	andi	r25, 0x00	; 0
    1234:	b4 fc       	sbrc	r11, 4
    1236:	0d c0       	rjmp	.+26     	; 0x1252 <dtoa_prf+0x1cc>
    1238:	b3 fc       	sbrc	r11, 3
    123a:	0b c0       	rjmp	.+22     	; 0x1252 <dtoa_prf+0x1cc>
    123c:	f6 01       	movw	r30, r12
    123e:	32 2f       	mov	r19, r18
    1240:	40 e2       	ldi	r20, 0x20	; 32
    1242:	02 c0       	rjmp	.+4      	; 0x1248 <dtoa_prf+0x1c2>
    1244:	41 93       	st	Z+, r20
    1246:	31 50       	subi	r19, 0x01	; 1
    1248:	33 23       	and	r19, r19
    124a:	e1 f7       	brne	.-8      	; 0x1244 <dtoa_prf+0x1be>
    124c:	c2 0e       	add	r12, r18
    124e:	d1 1c       	adc	r13, r1
    1250:	01 c0       	rjmp	.+2      	; 0x1254 <dtoa_prf+0x1ce>
    1252:	32 2f       	mov	r19, r18
    1254:	aa 23       	and	r26, r26
    1256:	19 f0       	breq	.+6      	; 0x125e <dtoa_prf+0x1d8>
    1258:	f6 01       	movw	r30, r12
    125a:	a1 93       	st	Z+, r26
    125c:	6f 01       	movw	r12, r30
    125e:	89 2b       	or	r24, r25
    1260:	11 f0       	breq	.+4      	; 0x1266 <dtoa_prf+0x1e0>
    1262:	13 2f       	mov	r17, r19
    1264:	0a c0       	rjmp	.+20     	; 0x127a <dtoa_prf+0x1f4>
    1266:	f6 01       	movw	r30, r12
    1268:	13 2f       	mov	r17, r19
    126a:	80 e3       	ldi	r24, 0x30	; 48
    126c:	02 c0       	rjmp	.+4      	; 0x1272 <dtoa_prf+0x1ec>
    126e:	81 93       	st	Z+, r24
    1270:	11 50       	subi	r17, 0x01	; 1
    1272:	11 23       	and	r17, r17
    1274:	e1 f7       	brne	.-8      	; 0x126e <dtoa_prf+0x1e8>
    1276:	c3 0e       	add	r12, r19
    1278:	d1 1c       	adc	r13, r1
    127a:	09 2d       	mov	r16, r9
    127c:	06 0f       	add	r16, r22
    127e:	ba 80       	ldd	r11, Y+2	; 0x02
    1280:	90 e1       	ldi	r25, 0x10	; 16
    1282:	89 2e       	mov	r8, r25
    1284:	91 2c       	mov	r9, r1
    1286:	8e 20       	and	r8, r14
    1288:	9f 20       	and	r9, r15
    128a:	e4 fe       	sbrs	r14, 4
    128c:	04 c0       	rjmp	.+8      	; 0x1296 <dtoa_prf+0x210>
    128e:	f1 e3       	ldi	r31, 0x31	; 49
    1290:	bf 16       	cp	r11, r31
    1292:	09 f4       	brne	.+2      	; 0x1296 <dtoa_prf+0x210>
    1294:	01 50       	subi	r16, 0x01	; 1
    1296:	10 16       	cp	r1, r16
    1298:	14 f0       	brlt	.+4      	; 0x129e <dtoa_prf+0x218>
    129a:	01 e0       	ldi	r16, 0x01	; 1
    129c:	03 c0       	rjmp	.+6      	; 0x12a4 <dtoa_prf+0x21e>
    129e:	09 30       	cpi	r16, 0x09	; 9
    12a0:	08 f0       	brcs	.+2      	; 0x12a4 <dtoa_prf+0x21e>
    12a2:	08 e0       	ldi	r16, 0x08	; 8
    12a4:	9b 01       	movw	r18, r22
    12a6:	77 ff       	sbrs	r23, 7
    12a8:	02 c0       	rjmp	.+4      	; 0x12ae <dtoa_prf+0x228>
    12aa:	20 e0       	ldi	r18, 0x00	; 0
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	cb 01       	movw	r24, r22
    12b0:	01 96       	adiw	r24, 0x01	; 1
    12b2:	82 1b       	sub	r24, r18
    12b4:	93 0b       	sbc	r25, r19
    12b6:	fe 01       	movw	r30, r28
    12b8:	31 96       	adiw	r30, 0x01	; 1
    12ba:	e8 0f       	add	r30, r24
    12bc:	f9 1f       	adc	r31, r25
    12be:	8e e2       	ldi	r24, 0x2E	; 46
    12c0:	f8 2e       	mov	r15, r24
    12c2:	3b 01       	movw	r6, r22
    12c4:	60 1a       	sub	r6, r16
    12c6:	71 08       	sbc	r7, r1
    12c8:	8a 2d       	mov	r24, r10
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	44 27       	eor	r20, r20
    12ce:	55 27       	eor	r21, r21
    12d0:	48 1b       	sub	r20, r24
    12d2:	59 0b       	sbc	r21, r25
    12d4:	8f ef       	ldi	r24, 0xFF	; 255
    12d6:	2f 3f       	cpi	r18, 0xFF	; 255
    12d8:	38 07       	cpc	r19, r24
    12da:	19 f4       	brne	.+6      	; 0x12e2 <dtoa_prf+0x25c>
    12dc:	d6 01       	movw	r26, r12
    12de:	fd 92       	st	X+, r15
    12e0:	6d 01       	movw	r12, r26
    12e2:	62 17       	cp	r22, r18
    12e4:	73 07       	cpc	r23, r19
    12e6:	2c f0       	brlt	.+10     	; 0x12f2 <dtoa_prf+0x26c>
    12e8:	62 16       	cp	r6, r18
    12ea:	73 06       	cpc	r7, r19
    12ec:	14 f4       	brge	.+4      	; 0x12f2 <dtoa_prf+0x26c>
    12ee:	80 81       	ld	r24, Z
    12f0:	01 c0       	rjmp	.+2      	; 0x12f4 <dtoa_prf+0x26e>
    12f2:	80 e3       	ldi	r24, 0x30	; 48
    12f4:	21 50       	subi	r18, 0x01	; 1
    12f6:	30 40       	sbci	r19, 0x00	; 0
    12f8:	31 96       	adiw	r30, 0x01	; 1
    12fa:	24 17       	cp	r18, r20
    12fc:	35 07       	cpc	r19, r21
    12fe:	24 f0       	brlt	.+8      	; 0x1308 <dtoa_prf+0x282>
    1300:	d6 01       	movw	r26, r12
    1302:	8d 93       	st	X+, r24
    1304:	6d 01       	movw	r12, r26
    1306:	e6 cf       	rjmp	.-52     	; 0x12d4 <dtoa_prf+0x24e>
    1308:	26 17       	cp	r18, r22
    130a:	37 07       	cpc	r19, r23
    130c:	49 f4       	brne	.+18     	; 0x1320 <dtoa_prf+0x29a>
    130e:	b5 e3       	ldi	r27, 0x35	; 53
    1310:	bb 15       	cp	r27, r11
    1312:	28 f0       	brcs	.+10     	; 0x131e <dtoa_prf+0x298>
    1314:	bb 16       	cp	r11, r27
    1316:	21 f4       	brne	.+8      	; 0x1320 <dtoa_prf+0x29a>
    1318:	81 14       	cp	r8, r1
    131a:	91 04       	cpc	r9, r1
    131c:	09 f4       	brne	.+2      	; 0x1320 <dtoa_prf+0x29a>
    131e:	81 e3       	ldi	r24, 0x31	; 49
    1320:	f6 01       	movw	r30, r12
    1322:	81 93       	st	Z+, r24
    1324:	d6 01       	movw	r26, r12
    1326:	81 2f       	mov	r24, r17
    1328:	90 e2       	ldi	r25, 0x20	; 32
    132a:	02 c0       	rjmp	.+4      	; 0x1330 <dtoa_prf+0x2aa>
    132c:	9c 93       	st	X, r25
    132e:	81 50       	subi	r24, 0x01	; 1
    1330:	11 96       	adiw	r26, 0x01	; 1
    1332:	88 23       	and	r24, r24
    1334:	d9 f7       	brne	.-10     	; 0x132c <dtoa_prf+0x2a6>
    1336:	e1 0f       	add	r30, r17
    1338:	f1 1d       	adc	r31, r1
    133a:	10 82       	st	Z, r1
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	c9 01       	movw	r24, r18
    1342:	29 96       	adiw	r28, 0x09	; 9
    1344:	ee e0       	ldi	r30, 0x0E	; 14
    1346:	0c 94 c1 0a 	jmp	0x1582	; 0x1582 <__epilogue_restores__+0x8>

0000134a <__ftoa_engine>:
    134a:	28 30       	cpi	r18, 0x08	; 8
    134c:	08 f0       	brcs	.+2      	; 0x1350 <__ftoa_engine+0x6>
    134e:	27 e0       	ldi	r18, 0x07	; 7
    1350:	33 27       	eor	r19, r19
    1352:	da 01       	movw	r26, r20
    1354:	99 0f       	add	r25, r25
    1356:	31 1d       	adc	r19, r1
    1358:	87 fd       	sbrc	r24, 7
    135a:	91 60       	ori	r25, 0x01	; 1
    135c:	00 96       	adiw	r24, 0x00	; 0
    135e:	61 05       	cpc	r22, r1
    1360:	71 05       	cpc	r23, r1
    1362:	39 f4       	brne	.+14     	; 0x1372 <__ftoa_engine+0x28>
    1364:	32 60       	ori	r19, 0x02	; 2
    1366:	2e 5f       	subi	r18, 0xFE	; 254
    1368:	3d 93       	st	X+, r19
    136a:	30 e3       	ldi	r19, 0x30	; 48
    136c:	2a 95       	dec	r18
    136e:	e1 f7       	brne	.-8      	; 0x1368 <__ftoa_engine+0x1e>
    1370:	08 95       	ret
    1372:	9f 3f       	cpi	r25, 0xFF	; 255
    1374:	30 f0       	brcs	.+12     	; 0x1382 <__ftoa_engine+0x38>
    1376:	80 38       	cpi	r24, 0x80	; 128
    1378:	71 05       	cpc	r23, r1
    137a:	61 05       	cpc	r22, r1
    137c:	09 f0       	breq	.+2      	; 0x1380 <__ftoa_engine+0x36>
    137e:	3c 5f       	subi	r19, 0xFC	; 252
    1380:	3c 5f       	subi	r19, 0xFC	; 252
    1382:	3d 93       	st	X+, r19
    1384:	91 30       	cpi	r25, 0x01	; 1
    1386:	08 f0       	brcs	.+2      	; 0x138a <__ftoa_engine+0x40>
    1388:	80 68       	ori	r24, 0x80	; 128
    138a:	91 1d       	adc	r25, r1
    138c:	df 93       	push	r29
    138e:	cf 93       	push	r28
    1390:	1f 93       	push	r17
    1392:	0f 93       	push	r16
    1394:	ff 92       	push	r15
    1396:	ef 92       	push	r14
    1398:	19 2f       	mov	r17, r25
    139a:	98 7f       	andi	r25, 0xF8	; 248
    139c:	96 95       	lsr	r25
    139e:	e9 2f       	mov	r30, r25
    13a0:	96 95       	lsr	r25
    13a2:	96 95       	lsr	r25
    13a4:	e9 0f       	add	r30, r25
    13a6:	ff 27       	eor	r31, r31
    13a8:	e2 55       	subi	r30, 0x52	; 82
    13aa:	ff 4f       	sbci	r31, 0xFF	; 255
    13ac:	99 27       	eor	r25, r25
    13ae:	33 27       	eor	r19, r19
    13b0:	ee 24       	eor	r14, r14
    13b2:	ff 24       	eor	r15, r15
    13b4:	a7 01       	movw	r20, r14
    13b6:	e7 01       	movw	r28, r14
    13b8:	05 90       	lpm	r0, Z+
    13ba:	08 94       	sec
    13bc:	07 94       	ror	r0
    13be:	28 f4       	brcc	.+10     	; 0x13ca <__ftoa_engine+0x80>
    13c0:	36 0f       	add	r19, r22
    13c2:	e7 1e       	adc	r14, r23
    13c4:	f8 1e       	adc	r15, r24
    13c6:	49 1f       	adc	r20, r25
    13c8:	51 1d       	adc	r21, r1
    13ca:	66 0f       	add	r22, r22
    13cc:	77 1f       	adc	r23, r23
    13ce:	88 1f       	adc	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	06 94       	lsr	r0
    13d4:	a1 f7       	brne	.-24     	; 0x13be <__ftoa_engine+0x74>
    13d6:	05 90       	lpm	r0, Z+
    13d8:	07 94       	ror	r0
    13da:	28 f4       	brcc	.+10     	; 0x13e6 <__ftoa_engine+0x9c>
    13dc:	e7 0e       	add	r14, r23
    13de:	f8 1e       	adc	r15, r24
    13e0:	49 1f       	adc	r20, r25
    13e2:	56 1f       	adc	r21, r22
    13e4:	c1 1d       	adc	r28, r1
    13e6:	77 0f       	add	r23, r23
    13e8:	88 1f       	adc	r24, r24
    13ea:	99 1f       	adc	r25, r25
    13ec:	66 1f       	adc	r22, r22
    13ee:	06 94       	lsr	r0
    13f0:	a1 f7       	brne	.-24     	; 0x13da <__ftoa_engine+0x90>
    13f2:	05 90       	lpm	r0, Z+
    13f4:	07 94       	ror	r0
    13f6:	28 f4       	brcc	.+10     	; 0x1402 <__ftoa_engine+0xb8>
    13f8:	f8 0e       	add	r15, r24
    13fa:	49 1f       	adc	r20, r25
    13fc:	56 1f       	adc	r21, r22
    13fe:	c7 1f       	adc	r28, r23
    1400:	d1 1d       	adc	r29, r1
    1402:	88 0f       	add	r24, r24
    1404:	99 1f       	adc	r25, r25
    1406:	66 1f       	adc	r22, r22
    1408:	77 1f       	adc	r23, r23
    140a:	06 94       	lsr	r0
    140c:	a1 f7       	brne	.-24     	; 0x13f6 <__ftoa_engine+0xac>
    140e:	05 90       	lpm	r0, Z+
    1410:	07 94       	ror	r0
    1412:	20 f4       	brcc	.+8      	; 0x141c <__ftoa_engine+0xd2>
    1414:	49 0f       	add	r20, r25
    1416:	56 1f       	adc	r21, r22
    1418:	c7 1f       	adc	r28, r23
    141a:	d8 1f       	adc	r29, r24
    141c:	99 0f       	add	r25, r25
    141e:	66 1f       	adc	r22, r22
    1420:	77 1f       	adc	r23, r23
    1422:	88 1f       	adc	r24, r24
    1424:	06 94       	lsr	r0
    1426:	a9 f7       	brne	.-22     	; 0x1412 <__ftoa_engine+0xc8>
    1428:	84 91       	lpm	r24, Z+
    142a:	10 95       	com	r17
    142c:	17 70       	andi	r17, 0x07	; 7
    142e:	41 f0       	breq	.+16     	; 0x1440 <__ftoa_engine+0xf6>
    1430:	d6 95       	lsr	r29
    1432:	c7 95       	ror	r28
    1434:	57 95       	ror	r21
    1436:	47 95       	ror	r20
    1438:	f7 94       	ror	r15
    143a:	e7 94       	ror	r14
    143c:	1a 95       	dec	r17
    143e:	c1 f7       	brne	.-16     	; 0x1430 <__ftoa_engine+0xe6>
    1440:	e4 e5       	ldi	r30, 0x54	; 84
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	68 94       	set
    1446:	15 90       	lpm	r1, Z+
    1448:	15 91       	lpm	r17, Z+
    144a:	35 91       	lpm	r19, Z+
    144c:	65 91       	lpm	r22, Z+
    144e:	95 91       	lpm	r25, Z+
    1450:	05 90       	lpm	r0, Z+
    1452:	7f e2       	ldi	r23, 0x2F	; 47
    1454:	73 95       	inc	r23
    1456:	e1 18       	sub	r14, r1
    1458:	f1 0a       	sbc	r15, r17
    145a:	43 0b       	sbc	r20, r19
    145c:	56 0b       	sbc	r21, r22
    145e:	c9 0b       	sbc	r28, r25
    1460:	d0 09       	sbc	r29, r0
    1462:	c0 f7       	brcc	.-16     	; 0x1454 <__ftoa_engine+0x10a>
    1464:	e1 0c       	add	r14, r1
    1466:	f1 1e       	adc	r15, r17
    1468:	43 1f       	adc	r20, r19
    146a:	56 1f       	adc	r21, r22
    146c:	c9 1f       	adc	r28, r25
    146e:	d0 1d       	adc	r29, r0
    1470:	7e f4       	brtc	.+30     	; 0x1490 <__ftoa_engine+0x146>
    1472:	70 33       	cpi	r23, 0x30	; 48
    1474:	11 f4       	brne	.+4      	; 0x147a <__ftoa_engine+0x130>
    1476:	8a 95       	dec	r24
    1478:	e6 cf       	rjmp	.-52     	; 0x1446 <__ftoa_engine+0xfc>
    147a:	e8 94       	clt
    147c:	01 50       	subi	r16, 0x01	; 1
    147e:	30 f0       	brcs	.+12     	; 0x148c <__ftoa_engine+0x142>
    1480:	08 0f       	add	r16, r24
    1482:	0a f4       	brpl	.+2      	; 0x1486 <__ftoa_engine+0x13c>
    1484:	00 27       	eor	r16, r16
    1486:	02 17       	cp	r16, r18
    1488:	08 f4       	brcc	.+2      	; 0x148c <__ftoa_engine+0x142>
    148a:	20 2f       	mov	r18, r16
    148c:	23 95       	inc	r18
    148e:	02 2f       	mov	r16, r18
    1490:	7a 33       	cpi	r23, 0x3A	; 58
    1492:	28 f0       	brcs	.+10     	; 0x149e <__ftoa_engine+0x154>
    1494:	79 e3       	ldi	r23, 0x39	; 57
    1496:	7d 93       	st	X+, r23
    1498:	2a 95       	dec	r18
    149a:	e9 f7       	brne	.-6      	; 0x1496 <__ftoa_engine+0x14c>
    149c:	10 c0       	rjmp	.+32     	; 0x14be <__ftoa_engine+0x174>
    149e:	7d 93       	st	X+, r23
    14a0:	2a 95       	dec	r18
    14a2:	89 f6       	brne	.-94     	; 0x1446 <__ftoa_engine+0xfc>
    14a4:	06 94       	lsr	r0
    14a6:	97 95       	ror	r25
    14a8:	67 95       	ror	r22
    14aa:	37 95       	ror	r19
    14ac:	17 95       	ror	r17
    14ae:	17 94       	ror	r1
    14b0:	e1 18       	sub	r14, r1
    14b2:	f1 0a       	sbc	r15, r17
    14b4:	43 0b       	sbc	r20, r19
    14b6:	56 0b       	sbc	r21, r22
    14b8:	c9 0b       	sbc	r28, r25
    14ba:	d0 09       	sbc	r29, r0
    14bc:	98 f0       	brcs	.+38     	; 0x14e4 <__ftoa_engine+0x19a>
    14be:	23 95       	inc	r18
    14c0:	7e 91       	ld	r23, -X
    14c2:	73 95       	inc	r23
    14c4:	7a 33       	cpi	r23, 0x3A	; 58
    14c6:	08 f0       	brcs	.+2      	; 0x14ca <__ftoa_engine+0x180>
    14c8:	70 e3       	ldi	r23, 0x30	; 48
    14ca:	7c 93       	st	X, r23
    14cc:	20 13       	cpse	r18, r16
    14ce:	b8 f7       	brcc	.-18     	; 0x14be <__ftoa_engine+0x174>
    14d0:	7e 91       	ld	r23, -X
    14d2:	70 61       	ori	r23, 0x10	; 16
    14d4:	7d 93       	st	X+, r23
    14d6:	30 f0       	brcs	.+12     	; 0x14e4 <__ftoa_engine+0x19a>
    14d8:	83 95       	inc	r24
    14da:	71 e3       	ldi	r23, 0x31	; 49
    14dc:	7d 93       	st	X+, r23
    14de:	70 e3       	ldi	r23, 0x30	; 48
    14e0:	2a 95       	dec	r18
    14e2:	e1 f7       	brne	.-8      	; 0x14dc <__ftoa_engine+0x192>
    14e4:	11 24       	eor	r1, r1
    14e6:	ef 90       	pop	r14
    14e8:	ff 90       	pop	r15
    14ea:	0f 91       	pop	r16
    14ec:	1f 91       	pop	r17
    14ee:	cf 91       	pop	r28
    14f0:	df 91       	pop	r29
    14f2:	99 27       	eor	r25, r25
    14f4:	87 fd       	sbrc	r24, 7
    14f6:	90 95       	com	r25
    14f8:	08 95       	ret

000014fa <strrev>:
    14fa:	dc 01       	movw	r26, r24
    14fc:	fc 01       	movw	r30, r24
    14fe:	67 2f       	mov	r22, r23
    1500:	71 91       	ld	r23, Z+
    1502:	77 23       	and	r23, r23
    1504:	e1 f7       	brne	.-8      	; 0x14fe <strrev+0x4>
    1506:	32 97       	sbiw	r30, 0x02	; 2
    1508:	04 c0       	rjmp	.+8      	; 0x1512 <strrev+0x18>
    150a:	7c 91       	ld	r23, X
    150c:	6d 93       	st	X+, r22
    150e:	70 83       	st	Z, r23
    1510:	62 91       	ld	r22, -Z
    1512:	ae 17       	cp	r26, r30
    1514:	bf 07       	cpc	r27, r31
    1516:	c8 f3       	brcs	.-14     	; 0x150a <strrev+0x10>
    1518:	08 95       	ret

0000151a <__udivmodhi4>:
    151a:	aa 1b       	sub	r26, r26
    151c:	bb 1b       	sub	r27, r27
    151e:	51 e1       	ldi	r21, 0x11	; 17
    1520:	07 c0       	rjmp	.+14     	; 0x1530 <__udivmodhi4_ep>

00001522 <__udivmodhi4_loop>:
    1522:	aa 1f       	adc	r26, r26
    1524:	bb 1f       	adc	r27, r27
    1526:	a6 17       	cp	r26, r22
    1528:	b7 07       	cpc	r27, r23
    152a:	10 f0       	brcs	.+4      	; 0x1530 <__udivmodhi4_ep>
    152c:	a6 1b       	sub	r26, r22
    152e:	b7 0b       	sbc	r27, r23

00001530 <__udivmodhi4_ep>:
    1530:	88 1f       	adc	r24, r24
    1532:	99 1f       	adc	r25, r25
    1534:	5a 95       	dec	r21
    1536:	a9 f7       	brne	.-22     	; 0x1522 <__udivmodhi4_loop>
    1538:	80 95       	com	r24
    153a:	90 95       	com	r25
    153c:	bc 01       	movw	r22, r24
    153e:	cd 01       	movw	r24, r26
    1540:	08 95       	ret

00001542 <__prologue_saves__>:
    1542:	2f 92       	push	r2
    1544:	3f 92       	push	r3
    1546:	4f 92       	push	r4
    1548:	5f 92       	push	r5
    154a:	6f 92       	push	r6
    154c:	7f 92       	push	r7
    154e:	8f 92       	push	r8
    1550:	9f 92       	push	r9
    1552:	af 92       	push	r10
    1554:	bf 92       	push	r11
    1556:	cf 92       	push	r12
    1558:	df 92       	push	r13
    155a:	ef 92       	push	r14
    155c:	ff 92       	push	r15
    155e:	0f 93       	push	r16
    1560:	1f 93       	push	r17
    1562:	cf 93       	push	r28
    1564:	df 93       	push	r29
    1566:	cd b7       	in	r28, 0x3d	; 61
    1568:	de b7       	in	r29, 0x3e	; 62
    156a:	ca 1b       	sub	r28, r26
    156c:	db 0b       	sbc	r29, r27
    156e:	0f b6       	in	r0, 0x3f	; 63
    1570:	f8 94       	cli
    1572:	de bf       	out	0x3e, r29	; 62
    1574:	0f be       	out	0x3f, r0	; 63
    1576:	cd bf       	out	0x3d, r28	; 61
    1578:	09 94       	ijmp

0000157a <__epilogue_restores__>:
    157a:	2a 88       	ldd	r2, Y+18	; 0x12
    157c:	39 88       	ldd	r3, Y+17	; 0x11
    157e:	48 88       	ldd	r4, Y+16	; 0x10
    1580:	5f 84       	ldd	r5, Y+15	; 0x0f
    1582:	6e 84       	ldd	r6, Y+14	; 0x0e
    1584:	7d 84       	ldd	r7, Y+13	; 0x0d
    1586:	8c 84       	ldd	r8, Y+12	; 0x0c
    1588:	9b 84       	ldd	r9, Y+11	; 0x0b
    158a:	aa 84       	ldd	r10, Y+10	; 0x0a
    158c:	b9 84       	ldd	r11, Y+9	; 0x09
    158e:	c8 84       	ldd	r12, Y+8	; 0x08
    1590:	df 80       	ldd	r13, Y+7	; 0x07
    1592:	ee 80       	ldd	r14, Y+6	; 0x06
    1594:	fd 80       	ldd	r15, Y+5	; 0x05
    1596:	0c 81       	ldd	r16, Y+4	; 0x04
    1598:	1b 81       	ldd	r17, Y+3	; 0x03
    159a:	aa 81       	ldd	r26, Y+2	; 0x02
    159c:	b9 81       	ldd	r27, Y+1	; 0x01
    159e:	ce 0f       	add	r28, r30
    15a0:	d1 1d       	adc	r29, r1
    15a2:	0f b6       	in	r0, 0x3f	; 63
    15a4:	f8 94       	cli
    15a6:	de bf       	out	0x3e, r29	; 62
    15a8:	0f be       	out	0x3f, r0	; 63
    15aa:	cd bf       	out	0x3d, r28	; 61
    15ac:	ed 01       	movw	r28, r26
    15ae:	08 95       	ret

000015b0 <_exit>:
    15b0:	f8 94       	cli

000015b2 <__stop_program>:
    15b2:	ff cf       	rjmp	.-2      	; 0x15b2 <__stop_program>
