TimeQuest Timing Analyzer report for lab8_usb
Fri Apr 24 21:17:51 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'main_clk_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'main_clk_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 77. Slow 1200mV 0C Model Fmax Summary
 78. Slow 1200mV 0C Model Setup Summary
 79. Slow 1200mV 0C Model Hold Summary
 80. Slow 1200mV 0C Model Recovery Summary
 81. Slow 1200mV 0C Model Removal Summary
 82. Slow 1200mV 0C Model Minimum Pulse Width Summary
 83. Slow 1200mV 0C Model Setup: 'main_clk_50'
 84. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 85. Slow 1200mV 0C Model Hold: 'main_clk_50'
 86. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 87. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 88. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 89. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Removal: 'main_clk_50'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Output Enable Times
 98. Minimum Output Enable Times
 99. Output Disable Times
100. Minimum Output Disable Times
101. MTBF Summary
102. Synchronizer Summary
103. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
147. Fast 1200mV 0C Model Setup Summary
148. Fast 1200mV 0C Model Hold Summary
149. Fast 1200mV 0C Model Recovery Summary
150. Fast 1200mV 0C Model Removal Summary
151. Fast 1200mV 0C Model Minimum Pulse Width Summary
152. Fast 1200mV 0C Model Setup: 'main_clk_50'
153. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
154. Fast 1200mV 0C Model Hold: 'main_clk_50'
155. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
156. Fast 1200mV 0C Model Recovery: 'main_clk_50'
157. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
158. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
159. Fast 1200mV 0C Model Removal: 'main_clk_50'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
161. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
162. Setup Times
163. Hold Times
164. Clock to Output Times
165. Minimum Clock to Output Times
166. Output Enable Times
167. Minimum Output Enable Times
168. Output Disable Times
169. Minimum Output Disable Times
170. MTBF Summary
171. Synchronizer Summary
172. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
216. Multicorner Timing Analysis Summary
217. Setup Times
218. Hold Times
219. Clock to Output Times
220. Minimum Clock to Output Times
221. Board Trace Model Assignments
222. Input Transition Times
223. Signal Integrity Metrics (Slow 1200mv 0c Model)
224. Signal Integrity Metrics (Slow 1200mv 85c Model)
225. Signal Integrity Metrics (Fast 1200mv 0c Model)
226. Setup Transfers
227. Hold Transfers
228. Recovery Transfers
229. Removal Transfers
230. Report TCCS
231. Report RSKM
232. Unconstrained Paths
233. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; lab8_usb                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; usb_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 24 21:17:46 2015 ;
; usb_system/synthesis/submodules/usb_system_cpu.sdc          ; OK     ; Fri Apr 24 21:17:46 2015 ;
; lab8_usb.sdc                                                ; OK     ; Fri Apr 24 21:17:46 2015 ;
+-------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 101.27 MHz ; 101.27 MHz      ; main_clk_50         ;      ;
; 160.15 MHz ; 160.15 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 10.125 ; 0.000         ;
; altera_reserved_tck ; 46.878 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.282 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 13.543 ; 0.000         ;
; altera_reserved_tck ; 47.801 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.202 ; 0.000         ;
; main_clk_50         ; 3.286 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.547  ; 0.000              ;
; altera_reserved_tck ; 49.552 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.125 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 9.649      ;
; 10.195 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[28]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 9.724      ;
; 10.198 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted  ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 9.707      ;
; 10.203 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 9.577      ;
; 10.286 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.197     ; 9.422      ;
; 10.312 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                  ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.366     ; 9.340      ;
; 10.324 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[26]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 9.595      ;
; 10.351 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.165     ; 9.389      ;
; 10.374 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.165     ; 9.366      ;
; 10.378 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 9.409      ;
; 10.387 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 9.401      ;
; 10.404 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 9.379      ;
; 10.410 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 9.336      ;
; 10.423 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 9.365      ;
; 10.426 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 9.308      ;
; 10.429 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 9.343      ;
; 10.431 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 9.334      ;
; 10.462 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 9.308      ;
; 10.474 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 9.431      ;
; 10.475 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 9.288      ;
; 10.484 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.165     ; 9.256      ;
; 10.490 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                        ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 9.455      ;
; 10.495 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 9.283      ;
; 10.510 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[9]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 9.253      ;
; 10.519 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[15]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 9.244      ;
; 10.524 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[13]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 9.234      ;
; 10.534 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 9.372      ;
; 10.545 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[25]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 9.372      ;
; 10.579 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.165     ; 9.161      ;
; 10.583 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 9.171      ;
; 10.597 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 9.133      ;
; 10.619 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 9.155      ;
; 10.646 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.179     ; 9.080      ;
; 10.657 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.168     ; 9.080      ;
; 10.661 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 9.124      ;
; 10.665 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.167     ; 9.073      ;
; 10.668 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.168     ; 9.069      ;
; 10.670 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 9.116      ;
; 10.678 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 9.108      ;
; 10.689 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.161     ; 9.055      ;
; 10.692 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 9.214      ;
; 10.696 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 9.072      ;
; 10.697 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 9.083      ;
; 10.701 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 9.062      ;
; 10.705 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 9.041      ;
; 10.706 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 9.080      ;
; 10.707 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 9.063      ;
; 10.708 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 9.073      ;
; 10.741 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[7]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 9.024      ;
; 10.741 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[18]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.161     ; 9.003      ;
; 10.755 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[2]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 8.975      ;
; 10.756 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 9.024      ;
; 10.759 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 9.021      ;
; 10.760 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 9.001      ;
; 10.766 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[9]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 8.995      ;
; 10.773 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 9.004      ;
; 10.785 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 8.991      ;
; 10.797 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[15]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 8.964      ;
; 10.803 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[13]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.149     ; 8.953      ;
; 10.810 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 8.976      ;
; 10.828 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.149     ; 8.928      ;
; 10.828 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[10]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 8.946      ;
; 10.831 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[6]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 8.946      ;
; 10.832 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 8.902      ;
; 10.833 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 8.925      ;
; 10.854 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[8]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.154     ; 8.897      ;
; 10.864 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[31]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 8.919      ;
; 10.866 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 8.868      ;
; 10.868 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.165     ; 8.872      ;
; 10.872 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 8.915      ;
; 10.872 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[29]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 8.914      ;
; 10.878 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.167     ; 8.860      ;
; 10.881 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.907      ;
; 10.881 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.179     ; 8.845      ;
; 10.883 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_18                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.175     ; 8.818      ;
; 10.885 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[27]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 9.032      ;
; 10.893 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.895      ;
; 10.894 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 8.882      ;
; 10.898 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 8.885      ;
; 10.904 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 8.842      ;
; 10.909 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 8.861      ;
; 10.916 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 8.858      ;
; 10.916 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.153     ; 8.836      ;
; 10.917 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[7]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 8.846      ;
; 10.917 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.871      ;
; 10.917 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[8]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 8.846      ;
; 10.925 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 8.840      ;
; 10.929 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.161     ; 8.815      ;
; 10.946 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.181     ; 8.778      ;
; 10.954 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 8.829      ;
; 10.956 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 8.814      ;
; 10.956 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.169     ; 8.780      ;
; 10.960 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 8.823      ;
; 10.963 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[59]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 8.807      ;
; 10.965 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 8.818      ;
; 10.968 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 8.814      ;
; 10.969 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 8.794      ;
; 10.969 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 8.815      ;
; 10.974 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 8.802      ;
; 10.976 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[11]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 8.758      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.290      ;
; 46.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.224      ;
; 47.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.046      ;
; 47.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.967      ;
; 47.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.963      ;
; 47.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.952      ;
; 47.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.869      ;
; 47.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.802      ;
; 47.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.742      ;
; 47.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.607      ;
; 47.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.588      ;
; 47.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.549      ;
; 47.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.519      ;
; 47.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.412      ;
; 47.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.214      ;
; 47.974 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.192      ;
; 48.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.525      ;
; 49.195 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 0.980      ;
; 95.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.438      ;
; 95.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.417      ;
; 95.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.417      ;
; 95.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.417      ;
; 95.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.417      ;
; 95.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.417      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.421      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.421      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.421      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.421      ;
; 95.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.421      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.343      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.343      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.343      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.343      ;
; 95.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.343      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.347      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.347      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.347      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.347      ;
; 95.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.347      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.333      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.301      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.281      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.281      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.281      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.281      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.281      ;
; 95.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.268      ;
; 95.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.268      ;
; 95.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.268      ;
; 95.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.268      ;
; 95.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.268      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.272      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.272      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.272      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.272      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.272      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.271      ;
; 95.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.257      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.226      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.226      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.226      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.226      ;
; 95.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.226      ;
; 95.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; usb_system:usbsys_instance|usb_system_cpu:cpu|R_dst_regnum[2]                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.444      ; 0.948      ;
; 0.291 ; usb_system:usbsys_instance|usb_system_cpu:cpu|R_dst_regnum[4]                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.444      ; 0.957      ;
; 0.342 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 1.013      ;
; 0.346 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 1.017      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[12]                                                                 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 1.015      ;
; 0.355 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[11]                                                                 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.452      ; 1.029      ;
; 0.356 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 1.027      ;
; 0.357 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 1.028      ;
; 0.359 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.435      ; 1.016      ;
; 0.362 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.435      ; 1.019      ;
; 0.363 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 1.034      ;
; 0.368 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[10]                                                                 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.439      ; 1.029      ;
; 0.369 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                            ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.434      ; 1.025      ;
; 0.370 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                            ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.434      ; 1.026      ;
; 0.378 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                            ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.434      ; 1.034      ;
; 0.381 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[15]                                                                 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.446      ; 1.049      ;
; 0.386 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_aligning_data                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 1.059      ;
; 0.391 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.674      ;
; 0.398 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                            ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.434      ; 1.054      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg|oci_single_step_mode                               ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg|oci_single_step_mode                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_clocks:clocks|pfdena_reg                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_clocks:clocks|pfdena_reg                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_error                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_error                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|jtag_break                                           ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|jtag_break                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetlatch                                           ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetlatch                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|break_on_reset                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|break_on_reset                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready                               ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                            ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.434      ; 1.058      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_next.010000000                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_sdram:sdram|init_done                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|init_done                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[99][67]                                                                            ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[99][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[100][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[100][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[101][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[101][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[102][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[102][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[103][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[103][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                  ; usb_system:usbsys_instance|usb_system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|i_read                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|i_read                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                  ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                           ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_rd                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_rd                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_ram_wr                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_ram_wr                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[3]                                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                            ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[2]                                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[1]                                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[0]                                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_count[1]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_count[1]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000000001                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|ack_refresh_request                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000100000                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address                                                                                   ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|refresh_request                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_sdram:sdram|refresh_request                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.101                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.101                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.101                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.101                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[2]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[2]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[0]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[0]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[1]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[1]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.000                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.000                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.000                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.000                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][67]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][67]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                           ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|ac                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.692      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[9]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[23]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[11]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[10]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[3]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[2]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[5]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.721      ;
; 0.553 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.833      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.835      ;
; 0.574 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[37]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[4]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.576 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.583 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.849      ;
; 0.587 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.852      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.859      ;
; 0.597 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[13]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.864      ;
; 0.599 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.864      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[6]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.543 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 6.606      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[0]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[4]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.613 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.282      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[8]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[7]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[6]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.635 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.244      ;
; 13.670 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.265      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.671 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 6.257      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.236      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.236      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.236      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.236      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.236      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.236      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.678 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.237      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[3]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.222      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[5]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.222      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[2]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.222      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.222      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.222      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.235      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.679 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.242      ;
; 13.681 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[4]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.203      ;
; 13.681 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[5]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.203      ;
; 13.681 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[3]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.203      ;
; 13.681 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.203      ;
; 13.681 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.203      ;
; 13.681 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.203      ;
; 13.682 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 6.253      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.689 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 6.228      ;
; 13.751 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oINT                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.225      ;
; 13.752 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[5]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.190      ;
; 13.752 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[6]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.198      ;
; 13.752 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[7]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.190      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.372      ;
; 47.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.372      ;
; 48.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.073      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.884      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.863      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.827      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.421      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.421      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.410      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.399      ;
; 97.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.372      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.356      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.351      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.351      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.351      ;
; 97.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.351      ;
; 97.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.329      ;
; 97.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.239      ;
; 98.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.798      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.630      ;
; 98.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.601      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.202  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.470      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.218  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.486      ;
; 1.433  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.694      ;
; 1.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.099      ;
; 1.917  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.177      ;
; 1.929  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.191      ;
; 1.929  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.191      ;
; 1.929  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.191      ;
; 1.929  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.191      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.930  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.196      ;
; 1.953  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.215      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.237      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.981  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.245      ;
; 1.982  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.250      ;
; 1.982  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.250      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.379  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.638      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.678      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 2.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.688      ;
; 51.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.314      ; 1.952      ;
; 51.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.317      ; 2.215      ;
; 51.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.317      ; 2.215      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.286 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 4.015      ;
; 3.286 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 4.015      ;
; 3.286 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 4.015      ;
; 3.322 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.508      ; 4.016      ;
; 3.322 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.508      ; 4.016      ;
; 3.339 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.509      ; 4.034      ;
; 3.339 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.509      ; 4.034      ;
; 3.339 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.509      ; 4.034      ;
; 3.339 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.509      ; 4.034      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.745 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][105]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][105]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.024      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 4.021      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 4.019      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 4.019      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 4.019      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 4.019      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 4.019      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.024      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.024      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.024      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.024      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 4.010      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 4.009      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 4.010      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.006      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.006      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 4.016      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 4.009      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.006      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.006      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.017      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 4.010      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 4.013      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 4.013      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 4.007      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 4.006      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 4.013      ;
; 3.746 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.014      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                     ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                           ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                ;
; 9.550 ; 9.785        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                      ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                     ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                           ;
; 9.554 ; 9.789        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                      ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                               ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                               ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.566 ; 9.801        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                     ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                     ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                        ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                        ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                        ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                        ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                        ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                        ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                         ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                         ;
; 9.574 ; 9.809        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; 9.575 ; 9.810        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                        ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                         ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                         ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                         ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                         ;
; 9.590 ; 9.825        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                         ;
; 9.591 ; 9.826        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                         ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                        ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                        ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                        ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                        ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                        ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                        ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                         ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                         ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                        ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                        ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                        ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                        ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                        ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                         ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                         ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                         ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                         ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                             ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                             ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                             ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                              ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                             ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.552 ; 49.772       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ;
; 49.552 ; 49.772       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                    ;
; 49.554 ; 49.774       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[16] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[17] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[18] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[19] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[20] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[21] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[22] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[23] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                   ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                              ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                              ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[36] ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[37] ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                 ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                 ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.933 ; 3.182 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.835 ; 6.946 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; 5.125 ; 5.513 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 4.627 ; 5.052 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 4.496 ; 4.895 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 4.547 ; 4.937 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 4.468 ; 4.873 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 4.809 ; 5.211 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 4.752 ; 5.143 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 4.608 ; 5.015 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 5.125 ; 5.513 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 4.120 ; 4.515 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 4.986 ; 5.445 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 4.525 ; 4.927 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 4.787 ; 5.217 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 4.413 ; 4.808 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 4.828 ; 5.214 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 5.067 ; 5.506 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 4.643 ; 5.042 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; 4.144 ; 4.566 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; 1.452 ; 1.631 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; 1.404 ; 1.583 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; 1.400 ; 1.579 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; 1.390 ; 1.569 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; 1.415 ; 1.594 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; 1.380 ; 1.559 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; 1.403 ; 1.582 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; 1.413 ; 1.592 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; 1.383 ; 1.562 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; 1.397 ; 1.576 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; 1.407 ; 1.586 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; 1.426 ; 1.605 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; 1.426 ; 1.605 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; 1.406 ; 1.585 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; 1.452 ; 1.631 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; 1.434 ; 1.613 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; 1.427 ; 1.606 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; 1.376 ; 1.555 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; 1.386 ; 1.565 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; 1.392 ; 1.571 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; 1.399 ; 1.578 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; 1.389 ; 1.568 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; 1.418 ; 1.597 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; 1.386 ; 1.565 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; 1.372 ; 1.551 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; 1.367 ; 1.546 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; 1.342 ; 1.521 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; 1.372 ; 1.551 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; 1.372 ; 1.551 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; 1.353 ; 1.532 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; 1.354 ; 1.533 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; 1.383 ; 1.562 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; 1.397 ; 1.576 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.587  ; 0.344  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.708 ; -0.823 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; -3.320 ; -3.693 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -3.822 ; -4.233 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -3.681 ; -4.059 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -3.732 ; -4.100 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -3.654 ; -4.038 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -3.982 ; -4.362 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -3.927 ; -4.297 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -3.803 ; -4.197 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -4.285 ; -4.652 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -3.320 ; -3.693 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -4.154 ; -4.589 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -3.710 ; -4.091 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -3.978 ; -4.395 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -3.601 ; -3.975 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -4.002 ; -4.367 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -4.247 ; -4.671 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -3.837 ; -4.224 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; -3.334 ; -3.739 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; -0.708 ; -0.887 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; -0.771 ; -0.950 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; -0.767 ; -0.946 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; -0.756 ; -0.935 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; -0.781 ; -0.960 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; -0.746 ; -0.925 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; -0.769 ; -0.948 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; -0.779 ; -0.958 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; -0.749 ; -0.928 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; -0.764 ; -0.943 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; -0.774 ; -0.953 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; -0.792 ; -0.971 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; -0.794 ; -0.973 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; -0.772 ; -0.951 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; -0.819 ; -0.998 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; -0.801 ; -0.980 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; -0.794 ; -0.973 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; -0.743 ; -0.922 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; -0.753 ; -0.932 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; -0.758 ; -0.937 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; -0.766 ; -0.945 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; -0.756 ; -0.935 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; -0.786 ; -0.965 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; -0.753 ; -0.932 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; -0.739 ; -0.918 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; -0.734 ; -0.913 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; -0.708 ; -0.887 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; -0.738 ; -0.917 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; -0.738 ; -0.917 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; -0.719 ; -0.898 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; -0.719 ; -0.898 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; -0.749 ; -0.928 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; -0.763 ; -0.942 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.089 ; 13.571 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 6.776  ; 6.402  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 6.776  ; 6.402  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 5.628  ; 5.556  ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 4.969  ; 5.059  ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 5.502  ; 5.376  ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 3.729  ; 3.670  ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 4.127  ; 4.038  ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 4.428  ; 4.313  ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 4.324  ; 4.219  ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 4.679  ; 4.569  ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 4.874  ; 4.781  ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 3.724  ; 3.665  ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 5.338  ; 5.237  ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 5.077  ; 4.993  ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 4.803  ; 4.703  ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 4.528  ; 4.432  ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 4.590  ; 4.497  ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 5.502  ; 5.376  ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 4.982  ; 4.925  ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 4.915  ; 4.852  ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 5.380  ; 5.290  ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 5.254  ; 5.380  ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 6.529  ; 6.408  ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 5.426  ; 5.564  ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 8.256  ; 8.134  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.640  ; 0.741  ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 3.240  ; 3.142  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 3.217  ; 3.119  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 3.162  ; 3.064  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 3.009  ; 2.917  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 3.240  ; 3.142  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 3.172  ; 3.074  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 3.187  ; 3.089  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 3.045  ; 2.953  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 3.070  ; 2.978  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 3.190  ; 3.092  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 3.185  ; 3.087  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 3.082  ; 2.990  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 3.212  ; 3.114  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 3.197  ; 3.099  ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 3.216  ; 3.118  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 3.019  ; 2.927  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 3.216  ; 3.118  ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 3.178  ; 3.080  ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 3.236  ; 3.138  ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 3.274  ; 3.176  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 3.195  ; 3.097  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 3.239  ; 3.141  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 3.250  ; 3.152  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 3.245  ; 3.147  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 3.240  ; 3.142  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 3.257  ; 3.159  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 3.267  ; 3.169  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 3.257  ; 3.159  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 3.222  ; 3.124  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 3.232  ; 3.134  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 3.274  ; 3.176  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 3.192  ; 3.094  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 3.254  ; 3.156  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 3.267  ; 3.169  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 3.080  ; 2.988  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 3.252  ; 3.154  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 3.203  ; 3.105  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 3.193  ; 3.095  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 3.228  ; 3.130  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 3.220  ; 3.122  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 3.210  ; 3.112  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 3.180  ; 3.082  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 3.213  ; 3.115  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 3.187  ; 3.089  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 3.192  ; 3.094  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 3.218  ; 3.120  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 3.248  ; 3.150  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 3.248  ; 3.150  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 3.227  ; 3.129  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 3.227  ; 3.129  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 3.257  ; 3.159  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 3.263  ; 3.165  ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 3.253  ; 3.155  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 3.253  ; 3.155  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 3.188  ; 3.090  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 3.213  ; 3.115  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 3.055  ; 2.963  ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 3.195  ; 3.097  ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 3.174  ; 3.076  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.640  ; 0.741  ; Fall       ; main_clk_50         ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 10.730 ; 11.215 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 4.960  ; 4.887  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 6.139  ; 5.765  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 4.960  ; 4.887  ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 4.325  ; 4.416  ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 3.132  ; 3.072  ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 3.138  ; 3.078  ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 3.518  ; 3.429  ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 3.810  ; 3.695  ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 3.708  ; 3.603  ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 4.049  ; 3.939  ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 4.236  ; 4.143  ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 3.132  ; 3.072  ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 4.676  ; 4.575  ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 4.431  ; 4.346  ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 4.168  ; 4.069  ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 3.905  ; 3.809  ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 3.965  ; 3.872  ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 4.840  ; 4.714  ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 4.341  ; 4.283  ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 4.277  ; 4.212  ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 4.722  ; 4.632  ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 4.600  ; 4.724  ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 5.826  ; 5.706  ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 4.764  ; 4.901  ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 7.967  ; 7.846  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.182  ; 0.279  ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 2.527  ; 2.436  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 2.733  ; 2.636  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 2.680  ; 2.583  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 2.527  ; 2.436  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 2.756  ; 2.659  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 2.690  ; 2.593  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 2.704  ; 2.607  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 2.562  ; 2.471  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 2.586  ; 2.495  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 2.707  ; 2.610  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 2.702  ; 2.605  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 2.597  ; 2.506  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 2.729  ; 2.632  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 2.714  ; 2.617  ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 2.537  ; 2.446  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 2.537  ; 2.446  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 2.732  ; 2.635  ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 2.696  ; 2.599  ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 2.752  ; 2.655  ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 2.597  ; 2.506  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 2.712  ; 2.615  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 2.756  ; 2.659  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 2.766  ; 2.669  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 2.761  ; 2.664  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 2.756  ; 2.659  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 2.773  ; 2.676  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 2.783  ; 2.686  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 2.773  ; 2.676  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 2.739  ; 2.642  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 2.749  ; 2.652  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 2.790  ; 2.693  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 2.710  ; 2.613  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 2.770  ; 2.673  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 2.784  ; 2.687  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 2.597  ; 2.506  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 2.769  ; 2.672  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 2.720  ; 2.623  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 2.710  ; 2.613  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 2.744  ; 2.647  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 2.737  ; 2.640  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 2.727  ; 2.630  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 2.698  ; 2.601  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 2.730  ; 2.633  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 2.704  ; 2.607  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 2.709  ; 2.612  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 2.734  ; 2.637  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 2.764  ; 2.667  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 2.764  ; 2.667  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 2.743  ; 2.646  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 2.742  ; 2.645  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 2.773  ; 2.676  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 2.779  ; 2.682  ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 2.571  ; 2.480  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 2.769  ; 2.672  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 2.706  ; 2.609  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 2.730  ; 2.633  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 2.571  ; 2.480  ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 2.711  ; 2.614  ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 2.692  ; 2.595  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.182  ; 0.279  ; Fall       ; main_clk_50         ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------------+-------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-------+-------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 4.675 ; 4.530 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 5.068 ; 4.923 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 4.675 ; 4.530 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 5.068 ; 4.923 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 4.675 ; 4.530 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 4.840 ; 4.695 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 4.840 ; 4.695 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 5.061 ; 4.916 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.973 ; 4.835 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 5.411 ; 5.266 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 5.411 ; 5.266 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 4.847 ; 4.702 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 4.847 ; 4.702 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 5.386 ; 5.241 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 5.034 ; 4.889 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 5.107 ; 4.962 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 5.386 ; 5.241 ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.932 ; 2.794 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 3.072 ; 2.927 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 3.096 ; 2.951 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 3.107 ; 2.962 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 3.092 ; 2.947 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 3.107 ; 2.962 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 3.104 ; 2.959 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 3.104 ; 2.959 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 3.114 ; 2.969 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 3.089 ; 2.944 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 3.089 ; 2.944 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 3.101 ; 2.956 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 3.059 ; 2.914 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 3.101 ; 2.956 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 3.084 ; 2.939 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.932 ; 2.794 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 3.089 ; 2.944 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 3.090 ; 2.945 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 3.080 ; 2.935 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 3.095 ; 2.950 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 3.087 ; 2.942 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 3.087 ; 2.942 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 3.057 ; 2.912 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 3.090 ; 2.945 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 3.084 ; 2.939 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 3.089 ; 2.944 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 3.115 ; 2.970 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 3.115 ; 2.970 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 3.115 ; 2.970 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 3.114 ; 2.969 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 3.114 ; 2.969 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 3.114 ; 2.969 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 3.110 ; 2.965 ; Rise       ; main_clk_50     ;
+--------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                     ;
+--------------------+-------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-------+-------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 4.055 ; 3.910 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 4.432 ; 4.287 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 4.055 ; 3.910 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 4.432 ; 4.287 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 4.055 ; 3.910 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 4.213 ; 4.068 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 4.213 ; 4.068 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 4.425 ; 4.280 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.334 ; 4.196 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 4.761 ; 4.616 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 4.761 ; 4.616 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 4.219 ; 4.074 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 4.219 ; 4.074 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 4.737 ; 4.592 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 4.399 ; 4.254 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 4.469 ; 4.324 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 4.737 ; 4.592 ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.451 ; 2.313 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.591 ; 2.446 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 2.615 ; 2.470 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 2.625 ; 2.480 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 2.610 ; 2.465 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 2.625 ; 2.480 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 2.622 ; 2.477 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 2.622 ; 2.477 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 2.632 ; 2.487 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 2.608 ; 2.463 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 2.608 ; 2.463 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 2.619 ; 2.474 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.579 ; 2.434 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 2.619 ; 2.474 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 2.603 ; 2.458 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.451 ; 2.313 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 2.608 ; 2.463 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 2.609 ; 2.464 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 2.599 ; 2.454 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 2.613 ; 2.468 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 2.606 ; 2.461 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 2.606 ; 2.461 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.577 ; 2.432 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 2.609 ; 2.464 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 2.603 ; 2.458 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 2.608 ; 2.463 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 2.633 ; 2.488 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 2.633 ; 2.488 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 2.633 ; 2.488 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 2.632 ; 2.487 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 2.631 ; 2.486 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 2.632 ; 2.487 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 2.628 ; 2.483 ; Rise       ; main_clk_50     ;
+--------------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 4.512     ; 4.657     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 4.892     ; 5.037     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 4.512     ; 4.657     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 4.892     ; 5.037     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 4.512     ; 4.657     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 4.688     ; 4.833     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 4.688     ; 4.833     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 4.865     ; 5.010     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.859     ; 4.997     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 5.274     ; 5.419     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 5.274     ; 5.419     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 4.697     ; 4.842     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 4.697     ; 4.842     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 5.257     ; 5.402     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 4.895     ; 5.040     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 4.988     ; 5.133     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 5.257     ; 5.402     ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.862     ; 3.000     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.995     ; 3.140     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 3.019     ; 3.164     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 3.030     ; 3.175     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 3.015     ; 3.160     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 3.030     ; 3.175     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 3.027     ; 3.172     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 3.027     ; 3.172     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 3.037     ; 3.182     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 3.012     ; 3.157     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 3.012     ; 3.157     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 3.024     ; 3.169     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.982     ; 3.127     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 3.024     ; 3.169     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 3.007     ; 3.152     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.862     ; 3.000     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 3.012     ; 3.157     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 3.013     ; 3.158     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 3.003     ; 3.148     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 3.018     ; 3.163     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 3.010     ; 3.155     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 3.010     ; 3.155     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.980     ; 3.125     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 3.013     ; 3.158     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 3.007     ; 3.152     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 3.012     ; 3.157     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 3.038     ; 3.183     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 3.038     ; 3.183     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 3.038     ; 3.183     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 3.037     ; 3.182     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 3.037     ; 3.182     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 3.037     ; 3.182     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 3.033     ; 3.178     ; Rise       ; main_clk_50     ;
+--------------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 3.892     ; 4.037     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 4.257     ; 4.402     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 3.892     ; 4.037     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 4.257     ; 4.402     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 3.892     ; 4.037     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 4.061     ; 4.206     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 4.061     ; 4.206     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 4.231     ; 4.376     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.219     ; 4.357     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 4.624     ; 4.769     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 4.624     ; 4.769     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 4.069     ; 4.214     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 4.069     ; 4.214     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 4.608     ; 4.753     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 4.260     ; 4.405     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 4.349     ; 4.494     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 4.608     ; 4.753     ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.379     ; 2.517     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.512     ; 2.657     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 2.536     ; 2.681     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 2.546     ; 2.691     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 2.531     ; 2.676     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 2.546     ; 2.691     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 2.543     ; 2.688     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 2.543     ; 2.688     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 2.553     ; 2.698     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 2.529     ; 2.674     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 2.529     ; 2.674     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 2.540     ; 2.685     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.500     ; 2.645     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 2.540     ; 2.685     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 2.524     ; 2.669     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.379     ; 2.517     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 2.529     ; 2.674     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 2.530     ; 2.675     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 2.520     ; 2.665     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 2.534     ; 2.679     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 2.527     ; 2.672     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 2.527     ; 2.672     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.498     ; 2.643     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 2.530     ; 2.675     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 2.524     ; 2.669     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 2.529     ; 2.674     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 2.554     ; 2.699     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 2.554     ; 2.699     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 2.554     ; 2.699     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 2.553     ; 2.698     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 2.552     ; 2.697     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 2.553     ; 2.698     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 2.549     ; 2.694     ; Rise       ; main_clk_50     ;
+--------------------+-------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.805 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 33.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.971       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.834       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 33.888                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.971       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.917       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 34.077                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.565       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.512       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 34.634                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.618       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.016       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 34.709                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.149       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.560       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                           ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 35.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.972       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.270       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 35.913                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.971       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.942       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                           ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.968       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.216       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                ; 38.252                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                   ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.131       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.121       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                ; 38.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                   ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.120       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                  ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                       ; 38.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.147       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.128       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 51.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1  ;                        ;              ;                  ; 18.769       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[0] ;                        ;              ;                  ; 18.545       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[1] ;                        ;              ;                  ; 14.364       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.466                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ;                        ;              ;                  ; 18.955       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ;                        ;              ;                  ; 14.378       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.562                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.134       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 18.721       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 14.707       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 52.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1  ;                        ;              ;                  ; 18.721       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[0] ;                        ;              ;                  ; 18.968       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[1] ;                        ;              ;                  ; 14.974       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 18.723       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 14.861       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.833                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 18.954       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 14.746       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.872                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 18.722       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 18.973       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 15.177       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.945                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[0] ;                        ;              ;                  ; 19.134       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[1] ;                        ;              ;                  ; 14.678       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 52.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1  ;                        ;              ;                  ; 18.717       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[0] ;                        ;              ;                  ; 18.968       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[1] ;                        ;              ;                  ; 15.305       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.218                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.134       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 18.722       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 15.362       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.316                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1  ;                        ;              ;                  ; 18.718       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ;                        ;              ;                  ; 19.151       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ;                        ;              ;                  ; 15.447       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.525                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 18.718       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 18.969       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 15.838       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.572                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 18.723       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 18.972       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 15.877       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.590                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.954       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.542       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 16.094       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 18.717       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 18.972       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 16.060       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 18.954       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 15.725       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.902                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 18.718       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 18.970       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 16.214       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.925                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.148       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 18.970       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 15.807       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.312                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.129       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 18.951       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 16.232       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.431                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.150       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 18.970       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 16.311       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.504                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 18.954       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 16.417       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.146       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 18.970       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 16.606       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 54.729                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.149       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 18.969       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 16.611       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.104                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.147       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 18.972       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 16.985       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.719       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.970       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 17.759       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.845                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 18.717       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 18.971       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 18.157       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.715       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.972       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 18.502       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.326                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.971       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.543       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 18.812       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.133       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 18.722       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 18.986       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.968                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.148       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.149       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 18.671       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                   ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 57.442                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.148       ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.146       ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.148       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                 ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                          ; 197.354                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.748       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.606       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                          ; 197.399                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.147       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.252       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 109.79 MHz ; 109.79 MHz      ; main_clk_50         ;      ;
; 181.55 MHz ; 181.55 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 10.892 ; 0.000         ;
; altera_reserved_tck ; 47.246 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.296 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 14.103 ; 0.000         ;
; altera_reserved_tck ; 48.119 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.101 ; 0.000         ;
; main_clk_50         ; 2.910 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.554  ; 0.000             ;
; altera_reserved_tck ; 49.481 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.892 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 8.894      ;
; 10.918 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[28]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 9.010      ;
; 10.971 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.821      ;
; 10.984 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted  ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 8.930      ;
; 11.056 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.183     ; 8.670      ;
; 11.071 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[26]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 8.857      ;
; 11.094 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.157     ; 8.658      ;
; 11.121 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 8.636      ;
; 11.132 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 8.669      ;
; 11.139 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 8.662      ;
; 11.161 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                  ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.324     ; 8.534      ;
; 11.170 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 8.744      ;
; 11.171 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 8.587      ;
; 11.171 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 8.630      ;
; 11.176 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 8.574      ;
; 11.183 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 8.605      ;
; 11.199 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 8.595      ;
; 11.230 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 8.527      ;
; 11.233 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 8.542      ;
; 11.242 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 8.537      ;
; 11.242 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 8.541      ;
; 11.245 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 8.549      ;
; 11.246 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[9]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 8.529      ;
; 11.262 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[13]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 8.508      ;
; 11.265 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[15]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 8.510      ;
; 11.270 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[25]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 8.655      ;
; 11.272 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 8.643      ;
; 11.306 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.141     ; 8.462      ;
; 11.310 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.157     ; 8.442      ;
; 11.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 8.438      ;
; 11.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.162     ; 8.394      ;
; 11.368 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 8.370      ;
; 11.372 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 8.543      ;
; 11.382 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                        ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 8.571      ;
; 11.385 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 8.369      ;
; 11.398 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 8.356      ;
; 11.405 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 8.398      ;
; 11.408 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 8.346      ;
; 11.412 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 8.391      ;
; 11.430 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 8.355      ;
; 11.431 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 8.350      ;
; 11.431 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 8.365      ;
; 11.435 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 8.350      ;
; 11.445 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 8.358      ;
; 11.447 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 8.349      ;
; 11.448 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 8.310      ;
; 11.452 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 8.347      ;
; 11.462 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.149     ; 8.298      ;
; 11.467 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[9]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 8.310      ;
; 11.475 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[18]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 8.287      ;
; 11.480 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.312      ;
; 11.489 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.303      ;
; 11.497 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 8.292      ;
; 11.502 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 8.275      ;
; 11.502 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[2]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.162     ; 8.245      ;
; 11.510 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[7]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 8.269      ;
; 11.514 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 8.277      ;
; 11.516 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 8.283      ;
; 11.546 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[10]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 8.240      ;
; 11.553 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[13]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 8.219      ;
; 11.554 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.153     ; 8.202      ;
; 11.556 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[15]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 8.221      ;
; 11.556 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 8.214      ;
; 11.558 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[6]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 8.231      ;
; 11.568 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.164     ; 8.177      ;
; 11.573 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[27]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 8.352      ;
; 11.576 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 8.194      ;
; 11.580 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[31]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 8.214      ;
; 11.581 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 8.205      ;
; 11.581 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_18                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 8.139      ;
; 11.584 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[29]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 8.214      ;
; 11.592 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 8.213      ;
; 11.592 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.164     ; 8.153      ;
; 11.599 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 8.206      ;
; 11.601 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 8.153      ;
; 11.601 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 8.189      ;
; 11.604 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 8.185      ;
; 11.621 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.149     ; 8.139      ;
; 11.621 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 8.180      ;
; 11.622 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[8]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 8.153      ;
; 11.631 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 8.131      ;
; 11.631 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 8.174      ;
; 11.633 ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_addr[23]                                                                                   ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 8.149      ;
; 11.637 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.158     ; 8.114      ;
; 11.639 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[59]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 8.146      ;
; 11.639 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 8.126      ;
; 11.648 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[59]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 8.137      ;
; 11.649 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 8.147      ;
; 11.659 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 8.137      ;
; 11.659 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.169     ; 8.081      ;
; 11.659 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 8.139      ;
; 11.660 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 8.132      ;
; 11.660 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 8.078      ;
; 11.675 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[7]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 8.106      ;
; 11.675 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 8.125      ;
; 11.676 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 8.118      ;
; 11.679 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[8]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.145     ; 8.085      ;
; 11.680 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 8.116      ;
; 11.682 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 8.118      ;
; 11.682 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[11]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.164     ; 8.063      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.006      ;
; 47.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.953      ;
; 47.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.753      ;
; 47.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.741      ;
; 47.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.715      ;
; 47.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.696      ;
; 47.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.574      ;
; 47.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.516      ;
; 47.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.458      ;
; 47.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.376      ;
; 47.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.380      ;
; 47.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.358      ;
; 47.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.260      ;
; 48.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.182      ;
; 48.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.992      ;
; 48.283 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.967      ;
; 48.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.392      ;
; 49.384 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 0.874      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.045      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.027      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.995      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.995      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.995      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.995      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.995      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.986      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.986      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.986      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.986      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.986      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.970      ;
; 95.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.952      ;
; 95.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.952      ;
; 95.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.952      ;
; 95.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.952      ;
; 95.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.952      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.951      ;
; 95.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.946      ;
; 95.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.946      ;
; 95.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.946      ;
; 95.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.946      ;
; 95.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.946      ;
; 96.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.943      ;
; 96.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.890      ;
; 96.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.890      ;
; 96.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.890      ;
; 96.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.890      ;
; 96.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.890      ;
; 96.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.885      ;
; 96.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.885      ;
; 96.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.885      ;
; 96.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.885      ;
; 96.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.885      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.894      ;
; 96.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.882      ;
; 96.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.882      ;
; 96.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.882      ;
; 96.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.882      ;
; 96.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.882      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.854      ;
; 96.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.861      ;
; 96.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.861      ;
; 96.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.861      ;
; 96.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.861      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; usb_system:usbsys_instance|usb_system_cpu:cpu|R_dst_regnum[2]                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.397      ; 0.894      ;
; 0.304 ; usb_system:usbsys_instance|usb_system_cpu:cpu|R_dst_regnum[4]                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.397      ; 0.902      ;
; 0.337 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                               ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_aligning_data                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.343 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.402      ; 0.946      ;
; 0.346 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.402      ; 0.949      ;
; 0.346 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[11]                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.405      ; 0.952      ;
; 0.350 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.608      ;
; 0.351 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.402      ; 0.954      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.402      ; 0.955      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[3]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[2]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[1]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[0]                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_next.010000000                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_count[1]                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_count[1]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000000001                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000100000                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|init_done                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|init_done                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.101                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.101                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.101                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.101                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.000                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.000                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.000                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.000                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[12]                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.393      ; 0.946      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_clocks:clocks|pfdena_reg                                                                                                                                                            ; usb_system:usbsys_instance|usb_system_clocks:clocks|pfdena_reg                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_error                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_error                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                            ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|ack_refresh_request                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|refresh_request                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_sdram:sdram|refresh_request                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[2]                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[2]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[0]                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[0]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[1]                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[1]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg|oci_single_step_mode                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg|oci_single_step_mode                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|jtag_break                                          ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|jtag_break                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetlatch                                          ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetlatch                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|break_on_reset                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|break_on_reset                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_rd                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_rd                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_ram_wr                                               ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_ram_wr                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|read                                                                                                                  ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|read                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|write                                                                                                                 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|write                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[21][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[21][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[22][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[22][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[23][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[23][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[24][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[24][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[51][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[51][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[52][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[52][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[53][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[53][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[81][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[81][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[82][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[82][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[83][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[83][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[84][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[84][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[85][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[85][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[86][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[86][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[87][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[87][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[96][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[96][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[97][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[97][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[98][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[98][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[99][67]                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[99][67]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[100][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[100][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[101][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[101][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[102][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[102][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[103][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[103][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[120][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[120][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[121][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[121][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[122][67]                                                                          ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[122][67]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|i_read                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|i_read                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.628      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[10]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[9]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[23]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[11]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[3]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[2]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[5]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.663      ;
; 0.507 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.762      ;
; 0.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.764      ;
; 0.526 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[37]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[4]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.545 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.785      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.792      ;
; 0.555 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[13]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.797      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.558 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.559 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.799      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.103 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 6.029      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[0]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[4]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.255 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.654      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oINT                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 5.701      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[8]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[7]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[6]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.283 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.610      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.659      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.659      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.659      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.659      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oDATA[15]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.677      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oDATA[12]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.677      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oDATA[8]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 5.677      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[5]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.667      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[6]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 5.676      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[7]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.667      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[12]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.667      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[13]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.667      ;
; 14.284 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|TMP_DATA[15]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 5.667      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[7]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.649      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.649      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|HPI_RD_N                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.642      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|HPI_WR_N                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.642      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.642      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|read_latency_shift_reg[0]                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 5.651      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 5.653      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.652      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.642      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.642      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|HPI_CS_N                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.642      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.658      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.658      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[5]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.658      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.658      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.658      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.658      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 5.652      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[8]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[10]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 5.649      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[12]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 5.648      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[13]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 5.656      ;
; 14.285 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[15]                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 5.641      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.138      ;
; 48.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.138      ;
; 48.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.871      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.598      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.581      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.545      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.183      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.183      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.173      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.163      ;
; 97.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.138      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.128      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.122      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.122      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.122      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.122      ;
; 97.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.101      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.054      ;
; 98.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.618      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.464      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.439      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.101  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.345      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.367      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.547      ;
; 1.656  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.892      ;
; 1.761  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.998      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.011      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.011      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.011      ;
; 1.772  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.011      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.016      ;
; 1.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.032      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.051      ;
; 1.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.066      ;
; 1.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.066      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.063      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.416      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.454      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 2.227  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.468      ;
; 51.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.383      ; 1.780      ;
; 51.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.386      ; 2.032      ;
; 51.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.386      ; 2.032      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.910 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.580      ;
; 2.910 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.580      ;
; 2.910 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 3.580      ;
; 2.947 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.464      ; 3.582      ;
; 2.947 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.464      ; 3.582      ;
; 2.958 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.469      ; 3.598      ;
; 2.958 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.469      ; 3.598      ;
; 2.958 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.469      ; 3.598      ;
; 2.958 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.469      ; 3.598      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 3.589      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.586      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.584      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.584      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.584      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.584      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.584      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 3.589      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 3.589      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 3.589      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 3.589      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.580      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.580      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.581      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.573      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.570      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.571      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.580      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.573      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.571      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.570      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.570      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.573      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 3.573      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.571      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.571      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.571      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 3.578      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.581      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.582      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 3.570      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.579      ;
; 3.334 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.571      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.582      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][105]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.582      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.582      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.582      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][105]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.582      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.582      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
; 3.335 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.581      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.554 ; 9.787        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 9.554 ; 9.787        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                     ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                           ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                      ;
; 9.559 ; 9.792        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                               ;
; 9.559 ; 9.792        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                               ;
; 9.559 ; 9.792        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                     ;
; 9.559 ; 9.792        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                           ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                      ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ggg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2n81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                         ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                         ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                         ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                         ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                         ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                               ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                               ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                     ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                     ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                        ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                        ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                        ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                        ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                        ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                        ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                         ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                         ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                             ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                             ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                             ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                             ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                             ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                              ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                             ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                             ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                             ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                             ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                        ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                        ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                        ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                        ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                        ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                              ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                             ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.481 ; 49.699       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.481 ; 49.699       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                         ;
; 49.481 ; 49.699       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.000 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.010 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.100 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                           ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                    ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                    ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                    ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                    ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                    ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.910 ; 3.219 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.748 ; 6.904 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; 4.497 ; 4.762 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 4.025 ; 4.355 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 3.907 ; 4.200 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 3.952 ; 4.239 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 3.884 ; 4.180 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 4.203 ; 4.484 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 4.149 ; 4.425 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 4.007 ; 4.322 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 4.497 ; 4.761 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 3.554 ; 3.859 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 4.368 ; 4.697 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 3.938 ; 4.234 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 4.174 ; 4.512 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 3.829 ; 4.123 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 4.221 ; 4.495 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 4.436 ; 4.762 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 4.035 ; 4.344 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; 3.569 ; 3.899 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; 1.268 ; 1.439 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; 1.220 ; 1.391 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; 1.215 ; 1.386 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; 1.206 ; 1.377 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; 1.229 ; 1.400 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; 1.196 ; 1.367 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; 1.219 ; 1.390 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; 1.229 ; 1.400 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; 1.197 ; 1.368 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; 1.213 ; 1.384 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; 1.223 ; 1.394 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; 1.242 ; 1.413 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; 1.243 ; 1.414 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; 1.222 ; 1.393 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; 1.268 ; 1.439 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; 1.250 ; 1.421 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; 1.243 ; 1.414 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; 1.191 ; 1.362 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; 1.201 ; 1.372 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; 1.206 ; 1.377 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; 1.214 ; 1.385 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; 1.204 ; 1.375 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; 1.232 ; 1.403 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; 1.201 ; 1.372 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; 1.188 ; 1.359 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; 1.183 ; 1.354 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; 1.157 ; 1.328 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; 1.187 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; 1.187 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; 1.167 ; 1.338 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; 1.170 ; 1.341 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; 1.197 ; 1.368 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; 1.214 ; 1.385 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.402  ; 0.099  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.960 ; -1.116 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; -2.842 ; -3.129 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -3.311 ; -3.629 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -3.183 ; -3.458 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -3.227 ; -3.497 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -3.161 ; -3.439 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -3.467 ; -3.731 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -3.416 ; -3.675 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -3.293 ; -3.597 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -3.750 ; -3.997 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -2.842 ; -3.129 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -3.628 ; -3.938 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -3.214 ; -3.493 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -3.457 ; -3.783 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -3.107 ; -3.384 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -3.487 ; -3.744 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -3.707 ; -4.023 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -3.319 ; -3.617 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; -2.852 ; -3.167 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; -0.588 ; -0.759 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; -0.653 ; -0.824 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; -0.647 ; -0.818 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; -0.637 ; -0.808 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; -0.661 ; -0.832 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; -0.627 ; -0.798 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; -0.650 ; -0.821 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; -0.660 ; -0.831 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; -0.629 ; -0.800 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; -0.646 ; -0.817 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; -0.656 ; -0.827 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; -0.674 ; -0.845 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; -0.677 ; -0.848 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; -0.654 ; -0.825 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; -0.701 ; -0.872 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; -0.683 ; -0.854 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; -0.676 ; -0.847 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; -0.623 ; -0.794 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; -0.634 ; -0.805 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; -0.638 ; -0.809 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; -0.647 ; -0.818 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; -0.637 ; -0.808 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; -0.666 ; -0.837 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; -0.633 ; -0.804 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; -0.620 ; -0.791 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; -0.616 ; -0.787 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; -0.588 ; -0.759 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; -0.618 ; -0.789 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; -0.618 ; -0.789 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; -0.599 ; -0.770 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; -0.601 ; -0.772 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; -0.629 ; -0.800 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; -0.645 ; -0.816 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 12.224 ; 12.503 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 6.198  ; 5.713  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 6.198  ; 5.713  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 5.267  ; 5.065  ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 4.551  ; 4.722  ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 5.098  ; 4.856  ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 3.424  ; 3.323  ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 3.811  ; 3.645  ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 4.106  ; 3.897  ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 4.006  ; 3.805  ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 4.334  ; 4.122  ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 4.504  ; 4.317  ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 3.419  ; 3.318  ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 4.982  ; 4.794  ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 4.702  ; 4.494  ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 4.445  ; 4.250  ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 4.180  ; 4.001  ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 4.241  ; 4.062  ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 5.098  ; 4.856  ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 4.611  ; 4.446  ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 4.544  ; 4.374  ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 4.991  ; 4.769  ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 4.803  ; 5.025  ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 6.089  ; 5.840  ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 4.949  ; 5.200  ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 7.529  ; 7.355  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.710  ; 0.836  ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 2.950  ; 2.841  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 2.927  ; 2.818  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 2.869  ; 2.760  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 2.769  ; 2.691  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 2.950  ; 2.841  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 2.879  ; 2.770  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 2.895  ; 2.786  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 2.806  ; 2.728  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 2.832  ; 2.754  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 2.899  ; 2.790  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 2.893  ; 2.784  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 2.842  ; 2.764  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 2.920  ; 2.811  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 2.905  ; 2.796  ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 2.926  ; 2.817  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 2.779  ; 2.701  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 2.926  ; 2.817  ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 2.886  ; 2.777  ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 2.946  ; 2.837  ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 2.982  ; 2.873  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 2.903  ; 2.794  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 2.949  ; 2.840  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 2.959  ; 2.850  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 2.955  ; 2.846  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 2.949  ; 2.840  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 2.966  ; 2.857  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 2.976  ; 2.867  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 2.967  ; 2.858  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 2.930  ; 2.821  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 2.940  ; 2.831  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 2.982  ; 2.873  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 2.899  ; 2.790  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 2.962  ; 2.853  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 2.975  ; 2.866  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 2.840  ; 2.762  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 2.960  ; 2.851  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 2.913  ; 2.804  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 2.902  ; 2.793  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 2.938  ; 2.829  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 2.929  ; 2.820  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 2.919  ; 2.810  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 2.890  ; 2.781  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 2.923  ; 2.814  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 2.896  ; 2.787  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 2.900  ; 2.791  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 2.928  ; 2.819  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 2.958  ; 2.849  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 2.958  ; 2.849  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 2.937  ; 2.828  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 2.935  ; 2.826  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 2.967  ; 2.858  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 2.971  ; 2.862  ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 2.961  ; 2.852  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 2.961  ; 2.852  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 2.896  ; 2.787  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 2.922  ; 2.813  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 2.817  ; 2.739  ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 2.905  ; 2.796  ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 2.882  ; 2.773  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.710  ; 0.836  ; Fall       ; main_clk_50         ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+----------------------+---------------------+-------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 9.899 ; 10.186 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 4.651 ; 4.454  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 5.615 ; 5.132  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 4.651 ; 4.454  ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 3.961 ; 4.129  ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 2.878 ; 2.776  ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 2.883 ; 2.781  ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 3.255 ; 3.090  ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 3.539 ; 3.333  ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 3.441 ; 3.244  ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 3.756 ; 3.548  ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 3.920 ; 3.735  ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 2.878 ; 2.776  ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 4.374 ; 4.191  ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 4.109 ; 3.905  ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 3.864 ; 3.672  ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 3.610 ; 3.434  ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 3.669 ; 3.492  ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 4.491 ; 4.253  ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 4.025 ; 3.861  ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 3.959 ; 3.792  ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 4.387 ; 4.170  ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 4.204 ; 4.420  ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 5.440 ; 5.198  ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 4.344 ; 4.588  ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 7.251 ; 7.080  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.286 ; 0.410  ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 2.342 ; 2.263  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 2.498 ; 2.388  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 2.442 ; 2.332  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 2.342 ; 2.263  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 2.521 ; 2.411  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 2.452 ; 2.342  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 2.467 ; 2.357  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 2.378 ; 2.299  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 2.403 ; 2.324  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 2.471 ; 2.361  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 2.465 ; 2.355  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 2.412 ; 2.333  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 2.492 ; 2.382  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 2.477 ; 2.367  ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 2.352 ; 2.273  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 2.352 ; 2.273  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 2.497 ; 2.387  ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 2.459 ; 2.349  ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 2.517 ; 2.407  ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 2.412 ; 2.333  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 2.475 ; 2.365  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 2.520 ; 2.410  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 2.529 ; 2.419  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 2.526 ; 2.416  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 2.519 ; 2.409  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 2.536 ; 2.426  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 2.546 ; 2.436  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 2.538 ; 2.428  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 2.502 ; 2.392  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 2.512 ; 2.402  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 2.553 ; 2.443  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 2.472 ; 2.362  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 2.533 ; 2.423  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 2.547 ; 2.437  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 2.412 ; 2.333  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 2.532 ; 2.422  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 2.484 ; 2.374  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 2.474 ; 2.364  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 2.509 ; 2.399  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 2.501 ; 2.391  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 2.491 ; 2.381  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 2.463 ; 2.353  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 2.494 ; 2.384  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 2.467 ; 2.357  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 2.472 ; 2.362  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 2.498 ; 2.388  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 2.528 ; 2.418  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 2.528 ; 2.418  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 2.508 ; 2.398  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 2.505 ; 2.395  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 2.538 ; 2.428  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 2.541 ; 2.431  ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 2.388 ; 2.309  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 2.531 ; 2.421  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 2.469 ; 2.359  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 2.494 ; 2.384  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 2.388 ; 2.309  ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 2.476 ; 2.366  ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 2.455 ; 2.345  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.286 ; 0.410  ; Fall       ; main_clk_50         ;
+----------------------+---------------------+-------+--------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------------+-------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-------+-------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 4.322 ; 4.157 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 4.686 ; 4.521 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 4.322 ; 4.157 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 4.686 ; 4.521 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 4.322 ; 4.157 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 4.463 ; 4.298 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 4.463 ; 4.298 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 4.679 ; 4.514 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.627 ; 4.497 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 5.007 ; 4.842 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 5.007 ; 4.842 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 4.469 ; 4.304 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 4.469 ; 4.304 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 4.982 ; 4.817 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 4.653 ; 4.488 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 4.717 ; 4.552 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 4.982 ; 4.817 ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.704 ; 2.574 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.796 ; 2.631 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 2.822 ; 2.657 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 2.832 ; 2.667 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 2.818 ; 2.653 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 2.832 ; 2.667 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 2.829 ; 2.664 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 2.829 ; 2.664 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 2.840 ; 2.675 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 2.813 ; 2.648 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 2.813 ; 2.648 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 2.825 ; 2.660 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.782 ; 2.617 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 2.825 ; 2.660 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 2.808 ; 2.643 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.704 ; 2.574 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 2.813 ; 2.648 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 2.816 ; 2.651 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 2.805 ; 2.640 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 2.821 ; 2.656 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 2.812 ; 2.647 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 2.812 ; 2.647 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.783 ; 2.618 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 2.816 ; 2.651 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 2.809 ; 2.644 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 2.813 ; 2.648 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 2.841 ; 2.676 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 2.841 ; 2.676 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 2.841 ; 2.676 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 2.840 ; 2.675 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 2.838 ; 2.673 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 2.840 ; 2.675 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 2.834 ; 2.669 ; Rise       ; main_clk_50     ;
+--------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                     ;
+--------------------+-------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-------+-------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 3.765 ; 3.600 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 4.115 ; 3.950 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 3.765 ; 3.600 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 4.115 ; 3.950 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 3.765 ; 3.600 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 3.901 ; 3.736 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 3.901 ; 3.736 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 4.108 ; 3.943 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.054 ; 3.924 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 4.423 ; 4.258 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 4.423 ; 4.258 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 3.906 ; 3.741 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 3.906 ; 3.741 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 4.399 ; 4.234 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 4.084 ; 3.919 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 4.144 ; 3.979 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 4.399 ; 4.234 ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.279 ; 2.149 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.371 ; 2.206 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 2.396 ; 2.231 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 2.405 ; 2.240 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 2.392 ; 2.227 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 2.405 ; 2.240 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 2.402 ; 2.237 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 2.402 ; 2.237 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 2.414 ; 2.249 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 2.388 ; 2.223 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 2.388 ; 2.223 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 2.399 ; 2.234 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.358 ; 2.193 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 2.399 ; 2.234 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 2.383 ; 2.218 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.279 ; 2.149 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 2.388 ; 2.223 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 2.390 ; 2.225 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 2.380 ; 2.215 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 2.395 ; 2.230 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 2.387 ; 2.222 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 2.387 ; 2.222 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.359 ; 2.194 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 2.390 ; 2.225 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 2.383 ; 2.218 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 2.388 ; 2.223 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 2.414 ; 2.249 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 2.414 ; 2.249 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 2.414 ; 2.249 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 2.414 ; 2.249 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 2.411 ; 2.246 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 2.414 ; 2.249 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 2.407 ; 2.242 ; Rise       ; main_clk_50     ;
+--------------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 4.043     ; 4.208     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 4.387     ; 4.552     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 4.043     ; 4.208     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 4.387     ; 4.552     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 4.043     ; 4.208     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 4.205     ; 4.370     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 4.205     ; 4.370     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 4.363     ; 4.528     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 4.413     ; 4.543     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 4.723     ; 4.888     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 4.723     ; 4.888     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 4.213     ; 4.378     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 4.213     ; 4.378     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 4.708     ; 4.873     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 4.378     ; 4.543     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 4.467     ; 4.632     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 4.708     ; 4.873     ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.641     ; 2.771     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.698     ; 2.863     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 2.724     ; 2.889     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 2.734     ; 2.899     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 2.720     ; 2.885     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 2.734     ; 2.899     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 2.731     ; 2.896     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 2.731     ; 2.896     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 2.742     ; 2.907     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 2.715     ; 2.880     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 2.715     ; 2.880     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 2.727     ; 2.892     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.684     ; 2.849     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 2.727     ; 2.892     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 2.710     ; 2.875     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.641     ; 2.771     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 2.715     ; 2.880     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 2.718     ; 2.883     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 2.707     ; 2.872     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 2.723     ; 2.888     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 2.714     ; 2.879     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 2.714     ; 2.879     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.685     ; 2.850     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 2.718     ; 2.883     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 2.711     ; 2.876     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 2.715     ; 2.880     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 2.743     ; 2.908     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 2.743     ; 2.908     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 2.743     ; 2.908     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 2.742     ; 2.907     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 2.740     ; 2.905     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 2.742     ; 2.907     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 2.736     ; 2.901     ; Rise       ; main_clk_50     ;
+--------------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 3.490     ; 3.655     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 3.821     ; 3.986     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 3.490     ; 3.655     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 3.821     ; 3.986     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 3.490     ; 3.655     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 3.647     ; 3.812     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 3.647     ; 3.812     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 3.798     ; 3.963     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 3.844     ; 3.974     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 4.144     ; 4.309     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 4.144     ; 4.309     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 3.654     ; 3.819     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 3.654     ; 3.819     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 4.129     ; 4.294     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 3.813     ; 3.978     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 3.898     ; 4.063     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 4.129     ; 4.294     ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 2.213     ; 2.343     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 2.270     ; 2.435     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 2.295     ; 2.460     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 2.304     ; 2.469     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 2.291     ; 2.456     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 2.304     ; 2.469     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 2.301     ; 2.466     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 2.301     ; 2.466     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 2.313     ; 2.478     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 2.287     ; 2.452     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 2.287     ; 2.452     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 2.298     ; 2.463     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 2.257     ; 2.422     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 2.298     ; 2.463     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 2.282     ; 2.447     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 2.213     ; 2.343     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 2.287     ; 2.452     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 2.289     ; 2.454     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 2.279     ; 2.444     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 2.294     ; 2.459     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 2.286     ; 2.451     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 2.286     ; 2.451     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 2.258     ; 2.423     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 2.289     ; 2.454     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 2.282     ; 2.447     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 2.287     ; 2.452     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 2.313     ; 2.478     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 2.313     ; 2.478     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 2.313     ; 2.478     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 2.313     ; 2.478     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 2.310     ; 2.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 2.313     ; 2.478     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 2.306     ; 2.471     ; Rise       ; main_clk_50     ;
+--------------------+-------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.389 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 34.389                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.326       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 34.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.421       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 34.579                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.704       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.875       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 35.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.742       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.317       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 35.169                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.237       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.932       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                           ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 35.613                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.550       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 36.270                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.064       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.206       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                           ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.492                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.430       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                ; 38.431                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                   ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.220       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.211       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                ; 38.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                   ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.211       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                  ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                       ; 38.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.236       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.213       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 52.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1  ;                        ;              ;                  ; 18.892       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[0] ;                        ;              ;                  ; 18.673       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[1] ;                        ;              ;                  ; 14.853       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.123                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ;                        ;              ;                  ; 19.048       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ;                        ;              ;                  ; 14.854       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.244                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 18.843       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 15.180       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1  ;                        ;              ;                  ; 18.843       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[0] ;                        ;              ;                  ; 19.062       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[1] ;                        ;              ;                  ; 15.404       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.378                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 18.845       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 15.312       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.047       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 15.201       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.482                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 18.844       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.065       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 15.573       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 53.561                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[0] ;                        ;              ;                  ; 19.222       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[1] ;                        ;              ;                  ; 15.118       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1  ;                        ;              ;                  ; 18.840       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[0] ;                        ;              ;                  ; 19.062       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[1] ;                        ;              ;                  ; 15.698       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.830                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.222       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 18.843       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 15.765       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 53.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1  ;                        ;              ;                  ; 18.841       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ;                        ;              ;                  ; 19.239       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ;                        ;              ;                  ; 15.821       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.102                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 18.841       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 16.198       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 54.125                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 18.844       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.064       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 16.217       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 54.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.047       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.669       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 16.422       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 54.325                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 18.840       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.065       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 16.420       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.222       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.048       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 16.101       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 54.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 18.840       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 16.545       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 54.507                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.236       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 16.208       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.818                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.218       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.045       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 16.555       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 54.881                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.239       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.064       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 16.578       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.221       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.048       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 16.746       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.235       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.064       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 16.882       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 55.227                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.238       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.063       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 16.926       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.542                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.236       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.066       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 17.240       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 55.870                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.842       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.064       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 17.964       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.224                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 18.840       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.065       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 18.319       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.838       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.065       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 18.661       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.074       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.669       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 18.931       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.222       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 18.843       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 19.087       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 57.282                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.236       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.237       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 18.809       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                   ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 57.709                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.237       ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.235       ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.237       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                 ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                          ; 197.608                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.871       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.737       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                          ; 197.657                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.237       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.420       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 14.991 ; 0.000         ;
; altera_reserved_tck ; 48.798 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.097 ; 0.000         ;
; altera_reserved_tck ; 0.179 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 16.533 ; 0.000         ;
; altera_reserved_tck ; 49.198 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.565 ; 0.000         ;
; main_clk_50         ; 1.711 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.154  ; 0.000             ;
; altera_reserved_tck ; 49.305 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.991 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.890      ;
; 15.013 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.875      ;
; 15.029 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 4.801      ;
; 15.060 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 4.788      ;
; 15.113 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 4.748      ;
; 15.116 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.780      ;
; 15.117 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.779      ;
; 15.133 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.763      ;
; 15.136 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 4.718      ;
; 15.137 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 4.717      ;
; 15.139 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.742      ;
; 15.143 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.747      ;
; 15.147 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[28]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 4.800      ;
; 15.157 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                  ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.188     ; 4.662      ;
; 15.161 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.727      ;
; 15.162 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.707      ;
; 15.176 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 4.685      ;
; 15.177 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 4.697      ;
; 15.180 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 4.698      ;
; 15.184 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[9]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.685      ;
; 15.191 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 4.659      ;
; 15.191 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted  ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.744      ;
; 15.196 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 4.652      ;
; 15.207 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 4.653      ;
; 15.208 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[15]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.661      ;
; 15.208 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 4.640      ;
; 15.214 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[13]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 4.651      ;
; 15.232 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 4.602      ;
; 15.247 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.611      ;
; 15.248 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 4.634      ;
; 15.255 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 4.599      ;
; 15.255 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.603      ;
; 15.263 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[7]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 4.611      ;
; 15.264 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.632      ;
; 15.265 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.631      ;
; 15.270 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.619      ;
; 15.273 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                        ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 4.700      ;
; 15.280 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.655      ;
; 15.281 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 4.615      ;
; 15.282 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[2]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 4.568      ;
; 15.285 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 4.569      ;
; 15.291 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.599      ;
; 15.291 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 4.600      ;
; 15.301 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 4.540      ;
; 15.303 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[26]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 4.644      ;
; 15.307 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 4.567      ;
; 15.308 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[18]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 4.559      ;
; 15.310 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.559      ;
; 15.311 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 4.554      ;
; 15.311 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 4.567      ;
; 15.314 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 4.570      ;
; 15.316 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 4.545      ;
; 15.317 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 4.532      ;
; 15.330 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_18                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 4.517      ;
; 15.332 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[9]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.537      ;
; 15.333 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 4.552      ;
; 15.338 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.550      ;
; 15.344 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 4.504      ;
; 15.349 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[1]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 4.492      ;
; 15.353 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.527      ;
; 15.354 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 4.537      ;
; 15.356 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[15]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.513      ;
; 15.362 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[13]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 4.503      ;
; 15.364 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 4.470      ;
; 15.365 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[8]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 4.495      ;
; 15.367 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[6]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 4.518      ;
; 15.369 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 4.511      ;
; 15.369 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 4.510      ;
; 15.373 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.524      ;
; 15.374 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.523      ;
; 15.375 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 4.512      ;
; 15.375 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.562      ;
; 15.377 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[10]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 4.504      ;
; 15.380 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_cmd[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 4.454      ;
; 15.380 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.557      ;
; 15.385 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 4.469      ;
; 15.388 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[12]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 4.494      ;
; 15.390 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.507      ;
; 15.391 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 4.495      ;
; 15.394 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 4.461      ;
; 15.396 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[31]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 4.494      ;
; 15.400 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 4.491      ;
; 15.400 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[22]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 4.492      ;
; 15.405 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[8]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 4.464      ;
; 15.408 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[29]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 4.486      ;
; 15.410 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 4.479      ;
; 15.411 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[7]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 4.463      ;
; 15.416 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 4.425      ;
; 15.416 ; usb_system:usbsys_instance|usb_system_cpu:cpu|W_alu_result[25]                                                                                      ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 4.528      ;
; 15.419 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[24]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 4.451      ;
; 15.421 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 4.438      ;
; 15.422 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[58]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_dqm[1]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 4.425      ;
; 15.423 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 4.462      ;
; 15.425 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.463      ;
; 15.427 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_addr[5]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 4.438      ;
; 15.429 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[11]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 4.412      ;
; 15.433 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[61]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 4.455      ;
; 15.434 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_1[52]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[3]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 4.441      ;
; 15.435 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address            ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 4.399      ;
; 15.437 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entry_0[49]           ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.421      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.643      ;
; 48.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.572      ;
; 48.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.497      ;
; 48.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.499      ;
; 48.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.492      ;
; 48.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.450      ;
; 49.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.408      ;
; 49.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.379      ;
; 49.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.342      ;
; 49.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.285      ;
; 49.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.287      ;
; 49.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.254      ;
; 49.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.232      ;
; 49.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.149      ;
; 49.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.090      ;
; 49.364 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.075      ;
; 49.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.781      ;
; 49.969 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.475      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.239      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.215      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.215      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.215      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.215      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.215      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.201      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.201      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.201      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.201      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.201      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.217      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.177      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.177      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.177      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.177      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.177      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.165      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.139      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.139      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.139      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.139      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.139      ;
; 97.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.137      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.135      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.135      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.135      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.135      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.135      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.129      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.099      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.099      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.099      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.099      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.099      ;
; 97.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.089      ;
; 97.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.089      ;
; 97.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.089      ;
; 97.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.089      ;
; 97.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.089      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.078      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.074      ;
; 97.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.065      ;
; 97.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.065      ;
; 97.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.065      ;
; 97.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.065      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.097 ; usb_system:usbsys_instance|usb_system_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.437      ;
; 0.103 ; usb_system:usbsys_instance|usb_system_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.443      ;
; 0.132 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[11]                                                                                                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 0.475      ;
; 0.136 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.476      ;
; 0.138 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.478      ;
; 0.144 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.484      ;
; 0.144 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.484      ;
; 0.147 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.487      ;
; 0.147 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[12]                                                                                                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[15]                                                                                                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.231      ; 0.483      ;
; 0.152 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.236      ; 0.493      ;
; 0.153 ; usb_system:usbsys_instance|usb_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|av_readdata_pre[10]                                                                                                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.223      ; 0.480      ;
; 0.155 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.481      ;
; 0.157 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.483      ;
; 0.163 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.489      ;
; 0.169 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.496      ;
; 0.172 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                                                                                                           ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_clocks:clocks|pfdena_reg                                                                                                                                                                                                                                                                            ; usb_system:usbsys_instance|usb_system_clocks:clocks|pfdena_reg                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|jtag_break                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|jtag_break                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                              ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                               ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                           ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                            ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                         ; usb_system:usbsys_instance|usb_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                           ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.194      ; 0.479      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|i_read                                                                                                                                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_error                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_error                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                               ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                           ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.195      ; 0.481      ;
; 0.182 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                               ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                  ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                        ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                                                                                                                                                                                                      ; usb_system:usbsys_instance|usb_system_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                              ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[23]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[10]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[9]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[3]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[11]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[2]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[5]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.247 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                          ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[37]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[4]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[13]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[30]                                                       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[6]                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[0]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[4]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.533 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.405      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[8]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[7]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[6]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.545 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 3.377      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.547 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.108      ; 3.536      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 3.412      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.566 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.404      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.393      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.567 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.403      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[3]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.379      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[5]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.379      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[2]                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.379      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.379      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.379      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.568 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 3.392      ;
; 16.569 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.389      ;
; 16.569 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.389      ;
; 16.569 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.389      ;
; 16.569 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.389      ;
; 16.569 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.389      ;
; 16.569 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 3.389      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[4]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.357      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[5]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.357      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[3]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.357      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.357      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.357      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.357      ;
; 16.571 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 3.406      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.574 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 3.388      ;
; 16.618 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oINT                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.002     ; 3.387      ;
; 16.618 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oDATA[15]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.363      ;
; 16.618 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oDATA[12]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.363      ;
; 16.618 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|CY7C67200_IF:cy7c67200_if_0|oDATA[8]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.363      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.247      ;
; 49.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.247      ;
; 49.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.051      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.540      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.528      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.504      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.277      ;
; 98.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.277      ;
; 98.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.277      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.261      ;
; 98.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.247      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.246      ;
; 98.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.242      ;
; 98.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.242      ;
; 98.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.242      ;
; 98.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.242      ;
; 98.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.159      ;
; 99.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.900      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.812      ;
; 99.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.789      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.693      ;
; 0.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.698      ;
; 0.680  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.803      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.986      ;
; 0.945  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.068      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.071      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.949  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.078      ;
; 0.950  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.075      ;
; 0.950  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.075      ;
; 0.950  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.075      ;
; 0.950  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.075      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.082      ;
; 0.965  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.094      ;
; 0.965  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.094      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.097      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.153  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.274      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.300      ;
; 1.175  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.295      ;
; 50.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 0.921      ;
; 50.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.528      ; 1.071      ;
; 50.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.528      ; 1.071      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.711 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.259      ; 2.054      ;
; 1.711 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.259      ; 2.054      ;
; 1.711 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.259      ; 2.054      ;
; 1.726 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.246      ; 2.056      ;
; 1.726 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.246      ; 2.056      ;
; 1.737 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.069      ;
; 1.737 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.069      ;
; 1.737 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.069      ;
; 1.737 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.069      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.923 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][105]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][105]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|entries[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.059      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.057      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.057      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.057      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.057      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.057      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.057      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.059      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.059      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.059      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 2.059      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_sdram:sdram|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module|wr_address                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|usb_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.047      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 2.046      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 2.056      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.047      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 2.042      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 2.044      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 2.046      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 2.044      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 2.042      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.055      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.047      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 2.044      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 2.042      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
; 1.924 ; usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.054      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_evc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.154 ; 9.384        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.156 ; 9.386        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                      ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_16                                                                                                                                     ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_17                                                                                                                                     ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_22                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_19                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                      ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_20                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_23                                                                                                                                     ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                      ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                      ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe                                                                                                                                                   ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_18                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_21                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_24                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_25                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_26                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_27                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_29                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_31                                                                                                                                     ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                      ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                      ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                      ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                      ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_28                                                                                                                                     ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_30                                                                                                                                     ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                      ;
; 9.189 ; 9.373        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]            ;
; 9.189 ; 9.373        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                ;
; 9.189 ; 9.373        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[16]                                                                                                                                          ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[17]                                                                                                                                          ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[1]                                                                                                                                           ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[22]                                                                                                                                          ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~128                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~129                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~130                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~150                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~151                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~152                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~153                                                                      ;
; 9.190 ; 9.374        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~154                                                                      ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[10]                                                                                                                                          ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[11]                                                                                                                                          ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[12]                                                                                                                                          ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[19]                                                                                                                                          ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[20]                                                                                                                                          ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[23]                                                                                                                                          ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[2]                                                                                                                                           ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[3]                                                                                                                                           ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[4]                                                                                                                                           ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~134                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~135                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~136                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~137                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~138                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~143                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~146                                                                      ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~149                                                                      ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[0]                                                                                                                                           ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[13]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[14]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[15]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[18]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[21]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[24]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[25]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[26]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[27]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[29]                                                                                                                                          ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; usb_system:usbsys_instance|usb_system_sdram:sdram|za_data[31]                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.305 ; 49.521       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.305 ; 49.521       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ;
; 49.305 ; 49.521       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; usb_system:usbsys_instance|usb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                         ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[16]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[17]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[18]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[19]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[20]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[21]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[22]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[23]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[36]                                                      ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|sr[37]                                                      ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                           ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                      ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                      ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                               ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                               ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                               ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                               ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                               ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ;
; 49.349 ; 49.533       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.161 ; 1.567 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.716 ; 3.136 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; 2.665 ; 3.462 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 2.408 ; 3.159 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 2.336 ; 3.097 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 2.373 ; 3.133 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 2.327 ; 3.085 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 2.502 ; 3.283 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 2.474 ; 3.244 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 2.394 ; 3.135 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 2.665 ; 3.462 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 2.148 ; 2.879 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 2.623 ; 3.432 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 2.378 ; 3.137 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 2.527 ; 3.282 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 2.300 ; 3.047 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 2.533 ; 3.308 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 2.648 ; 3.427 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 2.394 ; 3.143 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; 2.171 ; 2.913 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; 0.780 ; 1.331 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; 0.731 ; 1.282 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; 0.727 ; 1.278 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; 0.717 ; 1.268 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; 0.741 ; 1.292 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; 0.707 ; 1.258 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; 0.730 ; 1.281 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; 0.740 ; 1.291 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; 0.709 ; 1.260 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; 0.726 ; 1.277 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; 0.736 ; 1.287 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; 0.754 ; 1.305 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; 0.754 ; 1.305 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; 0.734 ; 1.285 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; 0.780 ; 1.331 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; 0.761 ; 1.312 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; 0.756 ; 1.307 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; 0.699 ; 1.250 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; 0.710 ; 1.261 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; 0.713 ; 1.264 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; 0.722 ; 1.273 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; 0.712 ; 1.263 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; 0.740 ; 1.291 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; 0.709 ; 1.260 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; 0.696 ; 1.247 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; 0.696 ; 1.247 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; 0.669 ; 1.220 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; 0.699 ; 1.250 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; 0.699 ; 1.250 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; 0.679 ; 1.230 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; 0.681 ; 1.232 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; 0.709 ; 1.260 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; 0.725 ; 1.276 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.516  ; 0.109  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.095  ; -0.338 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; -1.738 ; -2.457 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -1.994 ; -2.739 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -1.919 ; -2.667 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -1.956 ; -2.702 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -1.911 ; -2.656 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -2.079 ; -2.845 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -2.052 ; -2.809 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -1.980 ; -2.715 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -2.236 ; -3.018 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -1.738 ; -2.457 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -2.198 ; -2.991 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -1.962 ; -2.708 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -2.112 ; -2.859 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -1.884 ; -2.618 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -2.111 ; -2.872 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -2.226 ; -2.998 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -1.979 ; -2.722 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; -1.761 ; -2.488 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; -0.348 ; -0.899 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; -0.412 ; -0.963 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; -0.407 ; -0.958 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; -0.397 ; -0.948 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; -0.421 ; -0.972 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; -0.387 ; -0.938 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; -0.409 ; -0.960 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; -0.419 ; -0.970 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; -0.388 ; -0.939 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; -0.406 ; -0.957 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; -0.416 ; -0.967 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; -0.433 ; -0.984 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; -0.436 ; -0.987 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; -0.413 ; -0.964 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; -0.461 ; -1.012 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; -0.442 ; -0.993 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; -0.436 ; -0.987 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; -0.379 ; -0.930 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; -0.391 ; -0.942 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; -0.393 ; -0.944 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; -0.402 ; -0.953 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; -0.392 ; -0.943 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; -0.421 ; -0.972 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; -0.389 ; -0.940 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; -0.376 ; -0.927 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; -0.376 ; -0.927 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; -0.348 ; -0.899 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; -0.378 ; -0.929 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; -0.378 ; -0.929 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; -0.358 ; -0.909 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; -0.360 ; -0.911 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; -0.388 ; -0.939 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; -0.404 ; -0.955 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.957 ; 7.474 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 3.883 ; 3.730 ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 3.883 ; 3.730 ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 2.873 ; 2.981 ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 2.682 ; 2.609 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 2.824 ; 2.889 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 1.945 ; 1.918 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 2.112 ; 2.104 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 2.274 ; 2.276 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 2.202 ; 2.203 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 2.375 ; 2.405 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 2.498 ; 2.541 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 1.939 ; 1.912 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 2.731 ; 2.834 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 2.573 ; 2.631 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 2.466 ; 2.500 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 2.328 ; 2.342 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 2.363 ; 2.384 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 2.824 ; 2.889 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 2.579 ; 2.639 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 2.526 ; 2.572 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 2.742 ; 2.825 ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 2.836 ; 2.748 ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 3.331 ; 3.486 ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 2.925 ; 2.831 ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 4.426 ; 4.440 ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.346 ; 0.893 ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 1.763 ; 1.691 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 1.736 ; 1.664 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 1.678 ; 1.606 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 1.591 ; 1.540 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 1.763 ; 1.691 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 1.688 ; 1.616 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 1.703 ; 1.631 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 1.628 ; 1.577 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 1.653 ; 1.602 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 1.708 ; 1.636 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 1.702 ; 1.630 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 1.664 ; 1.613 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 1.728 ; 1.656 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 1.713 ; 1.641 ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 1.735 ; 1.663 ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 1.601 ; 1.550 ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 1.735 ; 1.663 ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 1.696 ; 1.624 ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 1.755 ; 1.683 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 1.791 ; 1.719 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 1.712 ; 1.640 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 1.757 ; 1.685 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 1.767 ; 1.695 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 1.763 ; 1.691 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 1.757 ; 1.685 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 1.775 ; 1.703 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 1.785 ; 1.713 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 1.776 ; 1.704 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 1.738 ; 1.666 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 1.748 ; 1.676 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 1.791 ; 1.719 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 1.708 ; 1.636 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 1.771 ; 1.699 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 1.783 ; 1.711 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 1.662 ; 1.611 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 1.768 ; 1.696 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 1.725 ; 1.653 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 1.713 ; 1.641 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 1.751 ; 1.679 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 1.742 ; 1.670 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 1.732 ; 1.660 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 1.703 ; 1.631 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 1.735 ; 1.663 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 1.708 ; 1.636 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 1.708 ; 1.636 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 1.736 ; 1.664 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 1.766 ; 1.694 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 1.766 ; 1.694 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 1.746 ; 1.674 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 1.744 ; 1.672 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 1.776 ; 1.704 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 1.780 ; 1.708 ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 1.770 ; 1.698 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 1.770 ; 1.698 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 1.706 ; 1.634 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 1.733 ; 1.661 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 1.643 ; 1.592 ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 1.713 ; 1.641 ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 1.691 ; 1.619 ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.346 ; 0.893 ; Fall       ; main_clk_50         ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 5.753 ; 6.269 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 2.527 ; 2.629 ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 3.556 ; 3.398 ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 2.527 ; 2.629 ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 2.342 ; 2.275 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 1.633 ; 1.605 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 1.638 ; 1.610 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 1.799 ; 1.788 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 1.955 ; 1.955 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 1.886 ; 1.884 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 2.052 ; 2.078 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 2.170 ; 2.209 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 1.633 ; 1.605 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 2.391 ; 2.488 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 2.242 ; 2.295 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 2.139 ; 2.169 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 2.008 ; 2.020 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 2.043 ; 2.060 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 2.484 ; 2.544 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 2.250 ; 2.305 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 2.197 ; 2.239 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 2.405 ; 2.482 ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 2.491 ; 2.408 ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 2.967 ; 3.114 ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 2.576 ; 2.488 ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 4.275 ; 4.286 ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.106 ; 0.652 ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 1.338 ; 1.288 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 1.480 ; 1.409 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 1.425 ; 1.354 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 1.338 ; 1.288 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 1.507 ; 1.436 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 1.435 ; 1.364 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 1.449 ; 1.378 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 1.374 ; 1.324 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 1.398 ; 1.348 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 1.454 ; 1.383 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 1.448 ; 1.377 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 1.408 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 1.473 ; 1.402 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 1.459 ; 1.388 ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 1.348 ; 1.298 ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 1.348 ; 1.298 ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 1.479 ; 1.408 ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 1.442 ; 1.371 ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 1.499 ; 1.428 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 1.408 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 1.458 ; 1.387 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 1.502 ; 1.431 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 1.512 ; 1.441 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 1.508 ; 1.437 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 1.502 ; 1.431 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 1.519 ; 1.448 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 1.529 ; 1.458 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 1.520 ; 1.449 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 1.483 ; 1.412 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 1.493 ; 1.422 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 1.535 ; 1.464 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 1.455 ; 1.384 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 1.515 ; 1.444 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 1.529 ; 1.458 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 1.408 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 1.513 ; 1.442 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 1.470 ; 1.399 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 1.459 ; 1.388 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 1.496 ; 1.425 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 1.487 ; 1.416 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 1.477 ; 1.406 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 1.449 ; 1.378 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 1.480 ; 1.409 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 1.453 ; 1.382 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 1.453 ; 1.382 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 1.480 ; 1.409 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 1.510 ; 1.439 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 1.510 ; 1.439 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 1.490 ; 1.419 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 1.488 ; 1.417 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 1.520 ; 1.449 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 1.524 ; 1.453 ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 1.387 ; 1.337 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 1.514 ; 1.443 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 1.452 ; 1.381 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 1.479 ; 1.408 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 1.387 ; 1.337 ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 1.458 ; 1.387 ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 1.438 ; 1.367 ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.106 ; 0.652 ; Fall       ; main_clk_50         ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------------+-------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-------+-------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 2.387 ; 2.294 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 2.575 ; 2.482 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 2.387 ; 2.294 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 2.575 ; 2.482 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 2.387 ; 2.294 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 2.488 ; 2.395 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 2.488 ; 2.395 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 2.574 ; 2.481 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 2.531 ; 2.466 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 2.752 ; 2.659 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 2.752 ; 2.659 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 2.485 ; 2.392 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 2.485 ; 2.392 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 2.749 ; 2.656 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 2.562 ; 2.469 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 2.609 ; 2.516 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 2.749 ; 2.656 ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 1.575 ; 1.510 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 1.655 ; 1.562 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 1.680 ; 1.587 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 1.690 ; 1.597 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 1.676 ; 1.583 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 1.690 ; 1.597 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 1.688 ; 1.595 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 1.688 ; 1.595 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 1.699 ; 1.606 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 1.671 ; 1.578 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 1.671 ; 1.578 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 1.684 ; 1.591 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 1.641 ; 1.548 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 1.684 ; 1.591 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 1.666 ; 1.573 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 1.575 ; 1.510 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 1.671 ; 1.578 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 1.678 ; 1.585 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 1.666 ; 1.573 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 1.684 ; 1.591 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 1.675 ; 1.582 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 1.675 ; 1.582 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 1.646 ; 1.553 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 1.678 ; 1.585 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 1.671 ; 1.578 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 1.671 ; 1.578 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 1.699 ; 1.606 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 1.699 ; 1.606 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 1.699 ; 1.606 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 1.699 ; 1.606 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 1.697 ; 1.604 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 1.699 ; 1.606 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 1.693 ; 1.600 ; Rise       ; main_clk_50     ;
+--------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                     ;
+--------------------+-------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-------+-------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 2.069 ; 1.976 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 2.250 ; 2.157 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 2.069 ; 1.976 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 2.250 ; 2.157 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 2.069 ; 1.976 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 2.166 ; 2.073 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 2.166 ; 2.073 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 2.250 ; 2.157 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 2.204 ; 2.139 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 2.420 ; 2.327 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 2.420 ; 2.327 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 2.164 ; 2.071 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 2.164 ; 2.071 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 2.418 ; 2.325 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 2.238 ; 2.145 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 2.282 ; 2.189 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 2.418 ; 2.325 ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 1.322 ; 1.257 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 1.402 ; 1.309 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 1.426 ; 1.333 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 1.436 ; 1.343 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 1.422 ; 1.329 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 1.436 ; 1.343 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 1.433 ; 1.340 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 1.433 ; 1.340 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 1.444 ; 1.351 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 1.417 ; 1.324 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 1.417 ; 1.324 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 1.429 ; 1.336 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 1.389 ; 1.296 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 1.429 ; 1.336 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 1.413 ; 1.320 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 1.322 ; 1.257 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 1.417 ; 1.324 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 1.424 ; 1.331 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 1.413 ; 1.320 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 1.430 ; 1.337 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 1.421 ; 1.328 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 1.421 ; 1.328 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 1.393 ; 1.300 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 1.424 ; 1.331 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 1.417 ; 1.324 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 1.417 ; 1.324 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 1.444 ; 1.351 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 1.444 ; 1.351 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 1.444 ; 1.351 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 1.444 ; 1.351 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 1.442 ; 1.349 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 1.444 ; 1.351 ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 1.438 ; 1.345 ; Rise       ; main_clk_50     ;
+--------------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 2.383     ; 2.476     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 2.600     ; 2.693     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 2.383     ; 2.476     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 2.600     ; 2.693     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 2.383     ; 2.476     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 2.494     ; 2.587     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 2.494     ; 2.587     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 2.583     ; 2.676     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 2.596     ; 2.661     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 2.800     ; 2.893     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 2.800     ; 2.893     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 2.497     ; 2.590     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 2.497     ; 2.590     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 2.796     ; 2.889     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 2.576     ; 2.669     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 2.646     ; 2.739     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 2.796     ; 2.889     ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 1.542     ; 1.607     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 1.594     ; 1.687     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 1.619     ; 1.712     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 1.629     ; 1.722     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 1.615     ; 1.708     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 1.629     ; 1.722     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 1.627     ; 1.720     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 1.627     ; 1.720     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 1.638     ; 1.731     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 1.610     ; 1.703     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 1.610     ; 1.703     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 1.623     ; 1.716     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 1.580     ; 1.673     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 1.623     ; 1.716     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 1.605     ; 1.698     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 1.542     ; 1.607     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 1.610     ; 1.703     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 1.617     ; 1.710     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 1.605     ; 1.698     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 1.623     ; 1.716     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 1.614     ; 1.707     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 1.614     ; 1.707     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 1.585     ; 1.678     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 1.617     ; 1.710     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 1.610     ; 1.703     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 1.610     ; 1.703     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 1.638     ; 1.731     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 1.638     ; 1.731     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 1.638     ; 1.731     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 1.638     ; 1.731     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 1.636     ; 1.729     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 1.638     ; 1.731     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 1.632     ; 1.725     ; Rise       ; main_clk_50     ;
+--------------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; Data Port          ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------------+-------------+-----------+-----------+------------+-----------------+
; OTG_DATA[*]        ; main_clk_50 ; 2.062     ; 2.155     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]       ; main_clk_50 ; 2.270     ; 2.363     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]       ; main_clk_50 ; 2.062     ; 2.155     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]       ; main_clk_50 ; 2.270     ; 2.363     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]       ; main_clk_50 ; 2.062     ; 2.155     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]       ; main_clk_50 ; 2.169     ; 2.262     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]       ; main_clk_50 ; 2.169     ; 2.262     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]       ; main_clk_50 ; 2.254     ; 2.347     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]       ; main_clk_50 ; 2.265     ; 2.330     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]       ; main_clk_50 ; 2.462     ; 2.555     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]       ; main_clk_50 ; 2.462     ; 2.555     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]      ; main_clk_50 ; 2.172     ; 2.265     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]      ; main_clk_50 ; 2.172     ; 2.265     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]      ; main_clk_50 ; 2.459     ; 2.552     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]      ; main_clk_50 ; 2.247     ; 2.340     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]      ; main_clk_50 ; 2.314     ; 2.407     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]      ; main_clk_50 ; 2.459     ; 2.552     ; Rise       ; main_clk_50     ;
; sdram_wire_dq[*]   ; main_clk_50 ; 1.288     ; 1.353     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[0]  ; main_clk_50 ; 1.340     ; 1.433     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[1]  ; main_clk_50 ; 1.364     ; 1.457     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[2]  ; main_clk_50 ; 1.374     ; 1.467     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[3]  ; main_clk_50 ; 1.360     ; 1.453     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[4]  ; main_clk_50 ; 1.374     ; 1.467     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[5]  ; main_clk_50 ; 1.371     ; 1.464     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[6]  ; main_clk_50 ; 1.371     ; 1.464     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[7]  ; main_clk_50 ; 1.382     ; 1.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[8]  ; main_clk_50 ; 1.355     ; 1.448     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[9]  ; main_clk_50 ; 1.355     ; 1.448     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[10] ; main_clk_50 ; 1.367     ; 1.460     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[11] ; main_clk_50 ; 1.327     ; 1.420     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[12] ; main_clk_50 ; 1.367     ; 1.460     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[13] ; main_clk_50 ; 1.351     ; 1.444     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[14] ; main_clk_50 ; 1.288     ; 1.353     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[15] ; main_clk_50 ; 1.355     ; 1.448     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[16] ; main_clk_50 ; 1.362     ; 1.455     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[17] ; main_clk_50 ; 1.351     ; 1.444     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[18] ; main_clk_50 ; 1.368     ; 1.461     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[19] ; main_clk_50 ; 1.359     ; 1.452     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[20] ; main_clk_50 ; 1.359     ; 1.452     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[21] ; main_clk_50 ; 1.331     ; 1.424     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[22] ; main_clk_50 ; 1.362     ; 1.455     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[23] ; main_clk_50 ; 1.355     ; 1.448     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[24] ; main_clk_50 ; 1.355     ; 1.448     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[25] ; main_clk_50 ; 1.382     ; 1.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[26] ; main_clk_50 ; 1.382     ; 1.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[27] ; main_clk_50 ; 1.382     ; 1.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[28] ; main_clk_50 ; 1.382     ; 1.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[29] ; main_clk_50 ; 1.380     ; 1.473     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[30] ; main_clk_50 ; 1.382     ; 1.475     ; Rise       ; main_clk_50     ;
;  sdram_wire_dq[31] ; main_clk_50 ; 1.376     ; 1.469     ; Rise       ; main_clk_50     ;
+--------------------+-------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.980 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                          ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                     ; usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                        ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 36.980                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.452       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 37.009                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.527       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.482       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 37.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.311       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.866       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 37.367                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.336       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.031       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 37.480                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.594       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.886       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                           ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 37.665                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.137       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.055                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.527       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                           ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 38.195                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.526       ;
;  usb_system:usbsys_instance|usb_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.669       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                ; 39.162                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                   ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.584       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.578       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                ; 39.164                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                   ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.585       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.579       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                  ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                       ; 39.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.591       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.584       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 55.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|din_s1  ;                        ;              ;                  ; 19.420       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[0] ;                        ;              ;                  ; 19.329       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u|dreg[1] ;                        ;              ;                  ; 17.177       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.333                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|din_s1  ;                        ;              ;                  ; 19.585       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ;                        ;              ;                  ; 19.520       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ;                        ;              ;                  ; 17.228       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.341                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.586       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.392       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 17.363       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.585       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.394       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 17.444       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|din_s1  ;                        ;              ;                  ; 19.392       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[0] ;                        ;              ;                  ; 19.525       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u|dreg[1] ;                        ;              ;                  ; 17.513       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.497                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.586       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.518       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 17.393       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.530                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.394       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.531       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 17.605       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.533                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|din_s1  ;                        ;              ;                  ; 19.585       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[0] ;                        ;              ;                  ; 19.587       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u|dreg[1] ;                        ;              ;                  ; 17.361       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|din_s1  ;                        ;              ;                  ; 19.389       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[0] ;                        ;              ;                  ; 19.525       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u|dreg[1] ;                        ;              ;                  ; 17.667       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.587       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.393       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 17.682       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.759                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|din_s1  ;                        ;              ;                  ; 19.391       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[0] ;                        ;              ;                  ; 19.596       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u|dreg[1] ;                        ;              ;                  ; 17.772       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 56.874                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.390       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.528       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 17.956       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.875                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.394       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.531       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 17.950       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.520       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.327       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 18.054       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 56.978                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.391       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.528       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 18.059       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.010                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.586       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.519       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 17.905       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 57.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.592       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.527       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 17.919       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 57.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|din_s1  ;                        ;              ;                  ; 19.390       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[0] ;                        ;              ;                  ; 19.529       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u|dreg[1] ;                        ;              ;                  ; 18.148       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.581       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.516       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 18.145       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.300                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|din_s1  ;                        ;              ;                  ; 19.595       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[0] ;                        ;              ;                  ; 19.527       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u|dreg[1] ;                        ;              ;                  ; 18.178       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.342                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.584       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.520       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 18.238       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 57.457                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.594       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.527       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 18.336       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.478                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1  ;                        ;              ;                  ; 19.591       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0] ;                        ;              ;                  ; 19.527       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[1] ;                        ;              ;                  ; 18.360       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.647                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|din_s1  ;                        ;              ;                  ; 19.591       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[0] ;                        ;              ;                  ; 19.529       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u|dreg[1] ;                        ;              ;                  ; 18.527       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 57.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.393       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.528       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 18.934       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 58.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.390       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.530       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 19.105       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 58.202                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.388       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.530       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.284       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 58.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.513       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.328       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.440       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                             ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                  ; 58.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.585       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.393       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 19.520       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 58.536                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1  ;                        ;              ;                  ; 19.592       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0] ;                        ;              ;                  ; 19.592       ;
;  usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[1] ;                        ;              ;                  ; 19.352       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                   ;
; Synchronization Node    ; usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 58.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.592       ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.590       ;
;  usb_system:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.591       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                 ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                          ; 198.753                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.402       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.351       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                          ; 198.771                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  main_clk_50                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.591       ;
;  usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.180       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 10.125 ; 0.097 ; 13.543   ; 0.565   ; 9.154               ;
;  altera_reserved_tck ; 46.878 ; 0.179 ; 47.801   ; 0.565   ; 49.305              ;
;  main_clk_50         ; 10.125 ; 0.097 ; 13.543   ; 1.711   ; 9.154               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.933 ; 3.219 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.835 ; 6.946 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; 5.125 ; 5.513 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; 4.627 ; 5.052 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; 4.496 ; 4.895 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; 4.547 ; 4.937 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; 4.468 ; 4.873 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; 4.809 ; 5.211 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; 4.752 ; 5.143 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; 4.608 ; 5.015 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; 5.125 ; 5.513 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; 4.120 ; 4.515 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; 4.986 ; 5.445 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; 4.525 ; 4.927 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; 4.787 ; 5.217 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; 4.413 ; 4.808 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; 4.828 ; 5.214 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; 5.067 ; 5.506 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; 4.643 ; 5.042 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; 4.144 ; 4.566 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; 1.452 ; 1.631 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; 1.404 ; 1.583 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; 1.400 ; 1.579 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; 1.390 ; 1.569 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; 1.415 ; 1.594 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; 1.380 ; 1.559 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; 1.403 ; 1.582 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; 1.413 ; 1.592 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; 1.383 ; 1.562 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; 1.397 ; 1.576 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; 1.407 ; 1.586 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; 1.426 ; 1.605 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; 1.426 ; 1.605 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; 1.406 ; 1.585 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; 1.452 ; 1.631 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; 1.434 ; 1.613 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; 1.427 ; 1.606 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; 1.376 ; 1.555 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; 1.386 ; 1.565 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; 1.392 ; 1.571 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; 1.399 ; 1.578 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; 1.389 ; 1.568 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; 1.418 ; 1.597 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; 1.386 ; 1.565 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; 1.372 ; 1.551 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; 1.367 ; 1.546 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; 1.342 ; 1.521 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; 1.372 ; 1.551 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; 1.372 ; 1.551 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; 1.353 ; 1.532 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; 1.354 ; 1.533 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; 1.383 ; 1.562 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; 1.397 ; 1.576 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.587  ; 0.344  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.095  ; -0.338 ; Rise       ; altera_reserved_tck ;
; OTG_DATA[*]         ; main_clk_50         ; -1.738 ; -2.457 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]        ; main_clk_50         ; -1.994 ; -2.739 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]        ; main_clk_50         ; -1.919 ; -2.667 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]        ; main_clk_50         ; -1.956 ; -2.702 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]        ; main_clk_50         ; -1.911 ; -2.656 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]        ; main_clk_50         ; -2.079 ; -2.845 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]        ; main_clk_50         ; -2.052 ; -2.809 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]        ; main_clk_50         ; -1.980 ; -2.715 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]        ; main_clk_50         ; -2.236 ; -3.018 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]        ; main_clk_50         ; -1.738 ; -2.457 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]        ; main_clk_50         ; -2.198 ; -2.991 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]       ; main_clk_50         ; -1.962 ; -2.708 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]       ; main_clk_50         ; -2.112 ; -2.859 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]       ; main_clk_50         ; -1.884 ; -2.618 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]       ; main_clk_50         ; -2.111 ; -2.872 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]       ; main_clk_50         ; -2.226 ; -2.998 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]       ; main_clk_50         ; -1.979 ; -2.722 ; Rise       ; main_clk_50         ;
; OTG_INT             ; main_clk_50         ; -1.761 ; -2.488 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]    ; main_clk_50         ; -0.348 ; -0.759 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]   ; main_clk_50         ; -0.412 ; -0.824 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]   ; main_clk_50         ; -0.407 ; -0.818 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]   ; main_clk_50         ; -0.397 ; -0.808 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]   ; main_clk_50         ; -0.421 ; -0.832 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]   ; main_clk_50         ; -0.387 ; -0.798 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]   ; main_clk_50         ; -0.409 ; -0.821 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]   ; main_clk_50         ; -0.419 ; -0.831 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]   ; main_clk_50         ; -0.388 ; -0.800 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]   ; main_clk_50         ; -0.406 ; -0.817 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]   ; main_clk_50         ; -0.416 ; -0.827 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]  ; main_clk_50         ; -0.433 ; -0.845 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]  ; main_clk_50         ; -0.436 ; -0.848 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]  ; main_clk_50         ; -0.413 ; -0.825 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]  ; main_clk_50         ; -0.461 ; -0.872 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]  ; main_clk_50         ; -0.442 ; -0.854 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]  ; main_clk_50         ; -0.436 ; -0.847 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]  ; main_clk_50         ; -0.379 ; -0.794 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]  ; main_clk_50         ; -0.391 ; -0.805 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]  ; main_clk_50         ; -0.393 ; -0.809 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]  ; main_clk_50         ; -0.402 ; -0.818 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]  ; main_clk_50         ; -0.392 ; -0.808 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]  ; main_clk_50         ; -0.421 ; -0.837 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]  ; main_clk_50         ; -0.389 ; -0.804 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]  ; main_clk_50         ; -0.376 ; -0.791 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]  ; main_clk_50         ; -0.376 ; -0.787 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]  ; main_clk_50         ; -0.348 ; -0.759 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]  ; main_clk_50         ; -0.378 ; -0.789 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]  ; main_clk_50         ; -0.378 ; -0.789 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]  ; main_clk_50         ; -0.358 ; -0.770 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]  ; main_clk_50         ; -0.360 ; -0.772 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]  ; main_clk_50         ; -0.388 ; -0.800 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]  ; main_clk_50         ; -0.404 ; -0.816 ; Rise       ; main_clk_50         ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.089 ; 13.571 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 6.776  ; 6.402  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 6.776  ; 6.402  ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 5.628  ; 5.556  ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 4.969  ; 5.059  ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 5.502  ; 5.376  ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 3.729  ; 3.670  ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 4.127  ; 4.038  ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 4.428  ; 4.313  ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 4.324  ; 4.219  ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 4.679  ; 4.569  ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 4.874  ; 4.781  ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 3.724  ; 3.665  ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 5.338  ; 5.237  ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 5.077  ; 4.993  ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 4.803  ; 4.703  ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 4.528  ; 4.432  ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 4.590  ; 4.497  ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 5.502  ; 5.376  ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 4.982  ; 4.925  ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 4.915  ; 4.852  ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 5.380  ; 5.290  ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 5.254  ; 5.380  ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 6.529  ; 6.408  ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 5.426  ; 5.564  ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 8.256  ; 8.134  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.710  ; 0.893  ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 3.240  ; 3.142  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 3.217  ; 3.119  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 3.162  ; 3.064  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 3.009  ; 2.917  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 3.240  ; 3.142  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 3.172  ; 3.074  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 3.187  ; 3.089  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 3.045  ; 2.953  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 3.070  ; 2.978  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 3.190  ; 3.092  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 3.185  ; 3.087  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 3.082  ; 2.990  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 3.212  ; 3.114  ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 3.197  ; 3.099  ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 3.216  ; 3.118  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 3.019  ; 2.927  ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 3.216  ; 3.118  ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 3.178  ; 3.080  ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 3.236  ; 3.138  ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 3.274  ; 3.176  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 3.195  ; 3.097  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 3.239  ; 3.141  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 3.250  ; 3.152  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 3.245  ; 3.147  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 3.240  ; 3.142  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 3.257  ; 3.159  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 3.267  ; 3.169  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 3.257  ; 3.159  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 3.222  ; 3.124  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 3.232  ; 3.134  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 3.274  ; 3.176  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 3.192  ; 3.094  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 3.254  ; 3.156  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 3.267  ; 3.169  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 3.080  ; 2.988  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 3.252  ; 3.154  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 3.203  ; 3.105  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 3.193  ; 3.095  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 3.228  ; 3.130  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 3.220  ; 3.122  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 3.210  ; 3.112  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 3.180  ; 3.082  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 3.213  ; 3.115  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 3.187  ; 3.089  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 3.192  ; 3.094  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 3.218  ; 3.120  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 3.248  ; 3.150  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 3.248  ; 3.150  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 3.227  ; 3.129  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 3.227  ; 3.129  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 3.257  ; 3.159  ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 3.263  ; 3.165  ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 3.253  ; 3.155  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 3.253  ; 3.155  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 3.188  ; 3.090  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 3.213  ; 3.115  ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 3.055  ; 2.963  ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 3.195  ; 3.097  ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 3.174  ; 3.076  ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.710  ; 0.893  ; Fall       ; main_clk_50         ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 5.753 ; 6.269 ; Fall       ; altera_reserved_tck ;
; OTG_ADDR[*]          ; main_clk_50         ; 2.527 ; 2.629 ; Rise       ; main_clk_50         ;
;  OTG_ADDR[0]         ; main_clk_50         ; 3.556 ; 3.398 ; Rise       ; main_clk_50         ;
;  OTG_ADDR[1]         ; main_clk_50         ; 2.527 ; 2.629 ; Rise       ; main_clk_50         ;
; OTG_CS_N             ; main_clk_50         ; 2.342 ; 2.275 ; Rise       ; main_clk_50         ;
; OTG_DATA[*]          ; main_clk_50         ; 1.633 ; 1.605 ; Rise       ; main_clk_50         ;
;  OTG_DATA[0]         ; main_clk_50         ; 1.638 ; 1.610 ; Rise       ; main_clk_50         ;
;  OTG_DATA[1]         ; main_clk_50         ; 1.799 ; 1.788 ; Rise       ; main_clk_50         ;
;  OTG_DATA[2]         ; main_clk_50         ; 1.955 ; 1.955 ; Rise       ; main_clk_50         ;
;  OTG_DATA[3]         ; main_clk_50         ; 1.886 ; 1.884 ; Rise       ; main_clk_50         ;
;  OTG_DATA[4]         ; main_clk_50         ; 2.052 ; 2.078 ; Rise       ; main_clk_50         ;
;  OTG_DATA[5]         ; main_clk_50         ; 2.170 ; 2.209 ; Rise       ; main_clk_50         ;
;  OTG_DATA[6]         ; main_clk_50         ; 1.633 ; 1.605 ; Rise       ; main_clk_50         ;
;  OTG_DATA[7]         ; main_clk_50         ; 2.391 ; 2.488 ; Rise       ; main_clk_50         ;
;  OTG_DATA[8]         ; main_clk_50         ; 2.242 ; 2.295 ; Rise       ; main_clk_50         ;
;  OTG_DATA[9]         ; main_clk_50         ; 2.139 ; 2.169 ; Rise       ; main_clk_50         ;
;  OTG_DATA[10]        ; main_clk_50         ; 2.008 ; 2.020 ; Rise       ; main_clk_50         ;
;  OTG_DATA[11]        ; main_clk_50         ; 2.043 ; 2.060 ; Rise       ; main_clk_50         ;
;  OTG_DATA[12]        ; main_clk_50         ; 2.484 ; 2.544 ; Rise       ; main_clk_50         ;
;  OTG_DATA[13]        ; main_clk_50         ; 2.250 ; 2.305 ; Rise       ; main_clk_50         ;
;  OTG_DATA[14]        ; main_clk_50         ; 2.197 ; 2.239 ; Rise       ; main_clk_50         ;
;  OTG_DATA[15]        ; main_clk_50         ; 2.405 ; 2.482 ; Rise       ; main_clk_50         ;
; OTG_RD_N             ; main_clk_50         ; 2.491 ; 2.408 ; Rise       ; main_clk_50         ;
; OTG_RST_N            ; main_clk_50         ; 2.967 ; 3.114 ; Rise       ; main_clk_50         ;
; OTG_WR_N             ; main_clk_50         ; 2.576 ; 2.488 ; Rise       ; main_clk_50         ;
; VGA_clk              ; main_clk_50         ; 4.275 ; 4.286 ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.106 ; 0.279 ; Rise       ; main_clk_50         ;
; sdram_wire_addr[*]   ; main_clk_50         ; 1.338 ; 1.288 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[0]  ; main_clk_50         ; 1.480 ; 1.409 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[1]  ; main_clk_50         ; 1.425 ; 1.354 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[2]  ; main_clk_50         ; 1.338 ; 1.288 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[3]  ; main_clk_50         ; 1.507 ; 1.436 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[4]  ; main_clk_50         ; 1.435 ; 1.364 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[5]  ; main_clk_50         ; 1.449 ; 1.378 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[6]  ; main_clk_50         ; 1.374 ; 1.324 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[7]  ; main_clk_50         ; 1.398 ; 1.348 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[8]  ; main_clk_50         ; 1.454 ; 1.383 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[9]  ; main_clk_50         ; 1.448 ; 1.377 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[10] ; main_clk_50         ; 1.408 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[11] ; main_clk_50         ; 1.473 ; 1.402 ; Rise       ; main_clk_50         ;
;  sdram_wire_addr[12] ; main_clk_50         ; 1.459 ; 1.388 ; Rise       ; main_clk_50         ;
; sdram_wire_ba[*]     ; main_clk_50         ; 1.348 ; 1.298 ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[0]    ; main_clk_50         ; 1.348 ; 1.298 ; Rise       ; main_clk_50         ;
;  sdram_wire_ba[1]    ; main_clk_50         ; 1.479 ; 1.408 ; Rise       ; main_clk_50         ;
; sdram_wire_cas_n     ; main_clk_50         ; 1.442 ; 1.371 ; Rise       ; main_clk_50         ;
; sdram_wire_cs_n      ; main_clk_50         ; 1.499 ; 1.428 ; Rise       ; main_clk_50         ;
; sdram_wire_dq[*]     ; main_clk_50         ; 1.408 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[0]    ; main_clk_50         ; 1.458 ; 1.387 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[1]    ; main_clk_50         ; 1.502 ; 1.431 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[2]    ; main_clk_50         ; 1.512 ; 1.441 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[3]    ; main_clk_50         ; 1.508 ; 1.437 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[4]    ; main_clk_50         ; 1.502 ; 1.431 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[5]    ; main_clk_50         ; 1.519 ; 1.448 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[6]    ; main_clk_50         ; 1.529 ; 1.458 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[7]    ; main_clk_50         ; 1.520 ; 1.449 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[8]    ; main_clk_50         ; 1.483 ; 1.412 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[9]    ; main_clk_50         ; 1.493 ; 1.422 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[10]   ; main_clk_50         ; 1.535 ; 1.464 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[11]   ; main_clk_50         ; 1.455 ; 1.384 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[12]   ; main_clk_50         ; 1.515 ; 1.444 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[13]   ; main_clk_50         ; 1.529 ; 1.458 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[14]   ; main_clk_50         ; 1.408 ; 1.358 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[15]   ; main_clk_50         ; 1.513 ; 1.442 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[16]   ; main_clk_50         ; 1.470 ; 1.399 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[17]   ; main_clk_50         ; 1.459 ; 1.388 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[18]   ; main_clk_50         ; 1.496 ; 1.425 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[19]   ; main_clk_50         ; 1.487 ; 1.416 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[20]   ; main_clk_50         ; 1.477 ; 1.406 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[21]   ; main_clk_50         ; 1.449 ; 1.378 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[22]   ; main_clk_50         ; 1.480 ; 1.409 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[23]   ; main_clk_50         ; 1.453 ; 1.382 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[24]   ; main_clk_50         ; 1.453 ; 1.382 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[25]   ; main_clk_50         ; 1.480 ; 1.409 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[26]   ; main_clk_50         ; 1.510 ; 1.439 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[27]   ; main_clk_50         ; 1.510 ; 1.439 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[28]   ; main_clk_50         ; 1.490 ; 1.419 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[29]   ; main_clk_50         ; 1.488 ; 1.417 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[30]   ; main_clk_50         ; 1.520 ; 1.449 ; Rise       ; main_clk_50         ;
;  sdram_wire_dq[31]   ; main_clk_50         ; 1.524 ; 1.453 ; Rise       ; main_clk_50         ;
; sdram_wire_dqm[*]    ; main_clk_50         ; 1.387 ; 1.337 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[0]   ; main_clk_50         ; 1.514 ; 1.443 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[1]   ; main_clk_50         ; 1.452 ; 1.381 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[2]   ; main_clk_50         ; 1.479 ; 1.408 ; Rise       ; main_clk_50         ;
;  sdram_wire_dqm[3]   ; main_clk_50         ; 1.387 ; 1.337 ; Rise       ; main_clk_50         ;
; sdram_wire_ras_n     ; main_clk_50         ; 1.458 ; 1.387 ; Rise       ; main_clk_50         ;
; sdram_wire_we_n      ; main_clk_50         ; 1.438 ; 1.367 ; Rise       ; main_clk_50         ;
; sdram_clk            ; main_clk_50         ; 0.106 ; 0.279 ; Fall       ; main_clk_50         ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_clk             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blank               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vs                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hs                  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dqm[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wire_dq[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[4]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[5]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[6]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[7]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[8]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[9]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[10]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[11]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[12]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[13]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[14]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[15]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[16]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[17]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[18]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[19]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[20]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[21]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[22]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[23]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[24]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[25]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[26]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[27]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[28]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[29]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[30]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_wire_dq[31]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Reset                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LEDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LEDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Red[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Green[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Blue[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sync                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blank               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vs                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; hs                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_clk           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Red[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Green[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; Blue[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sync                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blank               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vs                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; hs                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dqm[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dqm[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_clk           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sdram_wire_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_wire_dq[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Red[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_clk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sync                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blank               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vs                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hs                  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_wire_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dqm[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_clk           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_wire_dq[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1731       ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; 62233      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1731       ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; 62233      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 1698     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 1698     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 171   ; 171  ;
; Unconstrained Output Ports      ; 106   ; 106  ;
; Unconstrained Output Port Paths ; 1058  ; 1058 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Apr 24 21:17:44 2015
Info: Command: quartus_sta lab8_usb -c lab8_usb
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'usb_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'usb_system/synthesis/submodules/usb_system_cpu.sdc'
Info (332104): Reading SDC File: 'lab8_usb.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab8_usb.sdc(22): m_usb_system|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab8_usb.sdc(22): m_usb_system|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(22): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_usb_system|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_usb_system|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_usb_system|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(22): Argument -source is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(23): m_usb_system|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(23): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_usb_system|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_usb_system|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_usb_system|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(23): Argument -source is an empty collection
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab8_usb.sdc(56): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at lab8_usb.sdc(56): Argument <targets> is an empty collection
    Info (332050): create_clock -name {main_clk_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {CLOCK_50}]
Critical Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(63): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_usb_system|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_usb_system|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_usb_system|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(63): Argument -source is an empty collection
Critical Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(64): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_usb_system|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_usb_system|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_usb_system|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at lab8_usb.sdc(64): Argument -source is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(82): m_usb_system|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(82): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[0]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(83): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[0]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(84): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[1]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(85): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[1]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(86): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[2]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(87): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[2]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(88): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[3]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(89): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[3]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(90): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[4]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(91): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[4]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(92): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[5]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(93): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[5]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(94): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[6]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(95): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[6]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(96): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[7]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(97): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[7]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(98): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[8]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(99): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[8]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(100): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[9]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(101): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[9]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(102): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[10]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(103): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[10]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(104): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[11]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(105): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[11]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(106): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[12]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(107): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[12]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(108): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[13]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(109): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[13]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(110): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[14]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(111): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[14]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(112): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_DATA[15]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(113): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[15]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(114): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {Reset}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(115): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Reset}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(116): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {OTG_INT}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(117): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_INT}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(119): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[0]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(120): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[0]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(121): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[1]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(122): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[1]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(123): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[2]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(124): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[2]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(125): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[3]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(126): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[3]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(127): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[4]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(128): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[4]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(129): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[5]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(130): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[5]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(131): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[6]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(132): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[6]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(133): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[7]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(134): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[7]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(135): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[8]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(136): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[8]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(137): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[9]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(138): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[9]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(139): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[10]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(140): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[10]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(141): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[11]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(142): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[11]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(143): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[12]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(144): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[12]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(145): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[13]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(146): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[13]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(147): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[14]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(148): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[14]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(149): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[15]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(150): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[15]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(151): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[16]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(152): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[16]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(153): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[17]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(154): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[17]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(155): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[18]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(156): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[18]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(157): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[19]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(158): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[19]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(159): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[20]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(160): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[20]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(161): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[21]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(162): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[21]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(163): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[22]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(164): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[22]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(165): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[23]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(166): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[23]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(167): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[24]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(168): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[24]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(169): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[25]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(170): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[25]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(171): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[26]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(172): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[26]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(173): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[27]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(174): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[27]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(175): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[28]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(176): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[28]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(177): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[29]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(178): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[29]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(179): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {sdram_wire_dq[31]}]
Warning (332049): Ignored set_input_delay at lab8_usb.sdc(180): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[31]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(188): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(189): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(190): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(191): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(192): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(193): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(194): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX0[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(197): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(198): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(199): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(200): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(201): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(202): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(203): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX1[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(204): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(205): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(206): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(207): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(208): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(209): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(210): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX2[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(211): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(212): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(213): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(214): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(215): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(216): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(217): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX3[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(218): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(219): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(220): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(221): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(222): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(223): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(224): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX4[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(225): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(226): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(227): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(228): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(229): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(230): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(231): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX5[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(232): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(233): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(234): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(235): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(236): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(237): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(238): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX6[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(239): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(240): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(241): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(242): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(243): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(244): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(245): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {HEX7[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(247): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(248): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(249): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(250): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(251): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(252): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(253): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(254): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(255): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDG[8]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(257): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(258): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(259): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(260): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(261): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(262): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(263): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(264): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(265): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[8]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(266): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[9]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(267): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[10]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(268): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[11]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(269): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[12]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(270): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[13]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(271): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[14]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(272): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[15]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(273): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[16]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(274): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {LEDR[17]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(276): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(277): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(278): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(279): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(280): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(281): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(282): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(283): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Red[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(285): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(286): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(287): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(288): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(289): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(290): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(291): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(292): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Blue[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(294): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(295): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(296): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(297): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(298): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(299): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(300): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(301): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {Green[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(303): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {VGA_clk}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(304): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sync}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(305): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {blank}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(306): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {vs}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(307): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {hs}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(309): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(310): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(311): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(312): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(313): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(314): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(315): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(316): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(317): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[8]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(318): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[9]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(319): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[10]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(320): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[11]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(321): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[12]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(322): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[13]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(323): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[14]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(324): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_DATA[15]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(327): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_CS_N}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(328): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_RD_N}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(329): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_WR_N}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(330): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_RST_N}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(331): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_ADDR[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(332): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {OTG_ADDR[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(334): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(335): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(336): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(337): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(338): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(339): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(340): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(341): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(342): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[8]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(343): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[9]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(344): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[10]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(345): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[11]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(346): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_addr[12]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(348): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(349): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(351): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(352): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(353): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[4]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(354): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[5]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(355): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[6]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(356): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[7]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(357): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[8]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(358): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[9]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(359): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[10]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(360): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[11]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(361): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[12]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(362): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[13]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(363): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[14]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(364): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[15]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(365): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[16]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(366): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[17]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(367): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[18]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(368): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[19]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(369): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[20]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(370): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[21]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(372): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[22]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(374): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[23]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(376): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[24]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(377): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[25]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(378): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[26]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(379): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[27]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(380): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[28]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(381): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[29]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(382): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[30]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(383): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dq[31]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(385): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_ba[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(386): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_ba[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(387): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dqm[0]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(388): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dqm[1]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(389): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dqm[2]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(390): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_dqm[3]}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(392): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_ras_n}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(393): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_cas_n}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(394): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_cke}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(395): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_we_n}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(396): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_cs_n}]
Warning (332174): Ignored filter at lab8_usb.sdc(397): sdram_wire_clk could not be matched with a port
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(397): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_usb_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {sdram_wire_clk}]
Warning (332049): Ignored set_output_delay at lab8_usb.sdc(397): Argument -clock is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(416): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_break:the_usb_system_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at lab8_usb.sdc(416): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(416): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_break:the_usb_system_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab8_usb.sdc(416): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(417): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at lab8_usb.sdc(417): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(417): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at lab8_usb.sdc(417): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(418): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at lab8_usb.sdc(418): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(418): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at lab8_usb.sdc(418): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(419): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at lab8_usb.sdc(419): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(419): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at lab8_usb.sdc(419): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(420): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_ocimem:the_usb_system_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(420): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_ocimem:the_usb_system_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab8_usb.sdc(420): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(421): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(421): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_tck:the_usb_system_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at lab8_usb.sdc(421): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8_usb.sdc(422): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(422): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_jtag_debug_module_wrapper:the_usb_system_nios2_qsys_0_jtag_debug_module_wrapper|usb_system_nios2_qsys_0_jtag_debug_module_sysclk:the_usb_system_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at lab8_usb.sdc(423): *usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8_usb.sdc(423): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*usb_system_nios2_qsys_0:*|usb_system_nios2_qsys_0_nios2_oci:the_usb_system_nios2_qsys_0_nios2_oci|usb_system_nios2_qsys_0_nios2_oci_debug:the_usb_system_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Warning (332060): Node: vga_controller:vgactl_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgactl_instance|vc[2] is being clocked by vga_controller:vgactl_instance|clkdiv
Warning (332060): Node: vga_controller:vgactl_instance|vs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register figure:fg_instance|FG_X[9] is being clocked by vga_controller:vgactl_instance|vs
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: usbsys_instance|clocks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: usbsys_instance|clocks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.125               0.000 main_clk_50 
    Info (332119):    46.878               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.282               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.543               0.000 main_clk_50 
    Info (332119):    47.801               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.202               0.000 altera_reserved_tck 
    Info (332119):     3.286               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.547               0.000 main_clk_50 
    Info (332119):    49.552               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.805 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga_controller:vgactl_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgactl_instance|vc[2] is being clocked by vga_controller:vgactl_instance|clkdiv
Warning (332060): Node: vga_controller:vgactl_instance|vs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register figure:fg_instance|FG_X[9] is being clocked by vga_controller:vgactl_instance|vs
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: usbsys_instance|clocks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: usbsys_instance|clocks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.892               0.000 main_clk_50 
    Info (332119):    47.246               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 main_clk_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.103               0.000 main_clk_50 
    Info (332119):    48.119               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.101               0.000 altera_reserved_tck 
    Info (332119):     2.910               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.554               0.000 main_clk_50 
    Info (332119):    49.481               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.389 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga_controller:vgactl_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgactl_instance|vc[2] is being clocked by vga_controller:vgactl_instance|clkdiv
Warning (332060): Node: vga_controller:vgactl_instance|vs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register figure:fg_instance|FG_X[9] is being clocked by vga_controller:vgactl_instance|vs
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: usbsys_instance|clocks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: usbsys_instance|clocks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.991               0.000 main_clk_50 
    Info (332119):    48.798               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.097               0.000 main_clk_50 
    Info (332119):     0.179               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.533               0.000 main_clk_50 
    Info (332119):    49.198               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.565               0.000 altera_reserved_tck 
    Info (332119):     1.711               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.154               0.000 main_clk_50 
    Info (332119):    49.305               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.980 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 363 warnings
    Info: Peak virtual memory: 738 megabytes
    Info: Processing ended: Fri Apr 24 21:17:51 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


