-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xts_aes_process_data is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_data_V_AWVALID : OUT STD_LOGIC;
    m_axi_data_V_AWREADY : IN STD_LOGIC;
    m_axi_data_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_data_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_data_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_WVALID : OUT STD_LOGIC;
    m_axi_data_V_WREADY : IN STD_LOGIC;
    m_axi_data_V_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_data_V_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_WLAST : OUT STD_LOGIC;
    m_axi_data_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_ARVALID : OUT STD_LOGIC;
    m_axi_data_V_ARREADY : IN STD_LOGIC;
    m_axi_data_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_data_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_data_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_RVALID : IN STD_LOGIC;
    m_axi_data_V_RREADY : OUT STD_LOGIC;
    m_axi_data_V_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_data_V_RLAST : IN STD_LOGIC;
    m_axi_data_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_BVALID : IN STD_LOGIC;
    m_axi_data_V_BREADY : OUT STD_LOGIC;
    m_axi_data_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_V_offset : IN STD_LOGIC_VECTOR (30 downto 0);
    num_blocks_orig_V : IN STD_LOGIC_VECTOR (15 downto 0);
    mode_V : IN STD_LOGIC_VECTOR (15 downto 0);
    tweak_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    tweak_V_ce0 : OUT STD_LOGIC;
    tweak_V_we0 : OUT STD_LOGIC;
    tweak_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    tweak_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    expanded_key_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expanded_key_V_ce0 : OUT STD_LOGIC;
    expanded_key_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    expanded_key_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expanded_key_V_ce1 : OUT STD_LOGIC;
    expanded_key_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    s_boxes_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    s_boxes_V_ce0 : OUT STD_LOGIC;
    s_boxes_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    s_boxes_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    s_boxes_V_ce1 : OUT STD_LOGIC;
    s_boxes_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    multiplication_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    multiplication_V_ce0 : OUT STD_LOGIC;
    multiplication_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    multiplication_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    multiplication_V_ce1 : OUT STD_LOGIC;
    multiplication_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    blocks_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    blocks_V_ce0 : OUT STD_LOGIC;
    blocks_V_we0 : OUT STD_LOGIC;
    blocks_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    blocks_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of xts_aes_process_data is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv16_87 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal data_V_blk_n_AR : STD_LOGIC;
    signal data_V_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln299_fu_251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_fu_233_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_365 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln301_fu_247_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln301_reg_370 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln297_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_257_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_383 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state9 : BOOLEAN;
    signal add_ln180_fu_267_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln180_reg_388 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_V_addr_read_reg_393 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_fu_286_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_1_reg_401 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln887_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_406 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln306_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_303_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_413 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tweak_V_addr_1_reg_418 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln258_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_xts_aes_process_bloc_fu_199_ap_start : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_ap_done : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_ap_idle : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_ap_ready : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_block_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_block_V_ce0 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_block_V_we0 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_block_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_tweak_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_tweak_V_ce0 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_expanded_key_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_expanded_key_V_ce0 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_expanded_key_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_expanded_key_V_ce1 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_s_boxes_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_s_boxes_V_ce0 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_s_boxes_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_s_boxes_V_ce1 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_multiplication_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_multiplication_V_ce0 : STD_LOGIC;
    signal grp_xts_aes_process_bloc_fu_199_multiplication_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_multiplication_V_ce1 : STD_LOGIC;
    signal i_0_reg_142 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_0_reg_153 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal i_op_assign_reg_164 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_p_0111_0_i_phi_fu_180_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0111_0_i_reg_176 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal j_0_i_reg_188 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_xts_aes_process_bloc_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln180_2_fu_272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln260_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_fu_216_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_fu_334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln719_fu_339_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_239_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln180_1_fu_263_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln306_fu_276_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln68_fu_322_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln_fu_326_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);

    component xts_aes_process_bloc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        block_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        block_V_ce0 : OUT STD_LOGIC;
        block_V_we0 : OUT STD_LOGIC;
        block_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        block_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        block_V_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        tweak_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tweak_V_ce0 : OUT STD_LOGIC;
        tweak_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mode_V : IN STD_LOGIC_VECTOR (15 downto 0);
        expanded_key_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expanded_key_V_ce0 : OUT STD_LOGIC;
        expanded_key_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        expanded_key_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expanded_key_V_ce1 : OUT STD_LOGIC;
        expanded_key_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        s_boxes_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        s_boxes_V_ce0 : OUT STD_LOGIC;
        s_boxes_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        s_boxes_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        s_boxes_V_ce1 : OUT STD_LOGIC;
        s_boxes_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        multiplication_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        multiplication_V_ce0 : OUT STD_LOGIC;
        multiplication_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        multiplication_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        multiplication_V_ce1 : OUT STD_LOGIC;
        multiplication_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_xts_aes_process_bloc_fu_199 : component xts_aes_process_bloc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xts_aes_process_bloc_fu_199_ap_start,
        ap_done => grp_xts_aes_process_bloc_fu_199_ap_done,
        ap_idle => grp_xts_aes_process_bloc_fu_199_ap_idle,
        ap_ready => grp_xts_aes_process_bloc_fu_199_ap_ready,
        block_V_address0 => grp_xts_aes_process_bloc_fu_199_block_V_address0,
        block_V_ce0 => grp_xts_aes_process_bloc_fu_199_block_V_ce0,
        block_V_we0 => grp_xts_aes_process_bloc_fu_199_block_V_we0,
        block_V_d0 => grp_xts_aes_process_bloc_fu_199_block_V_d0,
        block_V_q0 => blocks_V_q0,
        block_V_offset => i_op_assign_reg_164,
        tweak_V_address0 => grp_xts_aes_process_bloc_fu_199_tweak_V_address0,
        tweak_V_ce0 => grp_xts_aes_process_bloc_fu_199_tweak_V_ce0,
        tweak_V_q0 => tweak_V_q0,
        mode_V => mode_V,
        expanded_key_V_address0 => grp_xts_aes_process_bloc_fu_199_expanded_key_V_address0,
        expanded_key_V_ce0 => grp_xts_aes_process_bloc_fu_199_expanded_key_V_ce0,
        expanded_key_V_q0 => expanded_key_V_q0,
        expanded_key_V_address1 => grp_xts_aes_process_bloc_fu_199_expanded_key_V_address1,
        expanded_key_V_ce1 => grp_xts_aes_process_bloc_fu_199_expanded_key_V_ce1,
        expanded_key_V_q1 => expanded_key_V_q1,
        s_boxes_V_address0 => grp_xts_aes_process_bloc_fu_199_s_boxes_V_address0,
        s_boxes_V_ce0 => grp_xts_aes_process_bloc_fu_199_s_boxes_V_ce0,
        s_boxes_V_q0 => s_boxes_V_q0,
        s_boxes_V_address1 => grp_xts_aes_process_bloc_fu_199_s_boxes_V_address1,
        s_boxes_V_ce1 => grp_xts_aes_process_bloc_fu_199_s_boxes_V_ce1,
        s_boxes_V_q1 => s_boxes_V_q1,
        multiplication_V_address0 => grp_xts_aes_process_bloc_fu_199_multiplication_V_address0,
        multiplication_V_ce0 => grp_xts_aes_process_bloc_fu_199_multiplication_V_ce0,
        multiplication_V_q0 => multiplication_V_q0,
        multiplication_V_address1 => grp_xts_aes_process_bloc_fu_199_multiplication_V_address1,
        multiplication_V_ce1 => grp_xts_aes_process_bloc_fu_199_multiplication_V_ce1,
        multiplication_V_q1 => multiplication_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xts_aes_process_bloc_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xts_aes_process_bloc_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln306_fu_280_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln887_fu_292_p2 = ap_const_lv1_1))) then 
                    grp_xts_aes_process_bloc_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xts_aes_process_bloc_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_xts_aes_process_bloc_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln299_fu_251_p2 = ap_const_lv1_1))) then 
                i_0_reg_142 <= i_reg_365;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_0_reg_142 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    i_op_assign_reg_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln297_fu_227_p2 = ap_const_lv1_1))) then 
                i_op_assign_reg_164 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_op_assign_reg_164 <= i_1_reg_401;
            end if; 
        end if;
    end process;

    j_0_i_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                j_0_i_reg_188 <= j_1_reg_413;
            elsif (((grp_xts_aes_process_bloc_fu_199_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                j_0_i_reg_188 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_0_reg_153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln297_fu_227_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                j_0_reg_153 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                j_0_reg_153 <= j_reg_383;
            end if; 
        end if;
    end process;

    p_0111_0_i_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                p_0111_0_i_reg_176 <= tweak_V_q0(7 downto 7);
            elsif (((grp_xts_aes_process_bloc_fu_199_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                p_0111_0_i_reg_176 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0))) and (icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                add_ln180_reg_388 <= add_ln180_fu_267_p2;
                data_V_addr_read_reg_393 <= m_axi_data_V_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                i_1_reg_401 <= i_1_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_reg_365 <= i_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln306_fu_280_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                icmp_ln887_reg_406 <= icmp_ln887_fu_292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                j_1_reg_413 <= j_1_fu_303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                j_reg_383 <= j_fu_257_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln258_fu_297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                tweak_V_addr_1_reg_418 <= zext_ln260_fu_309_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln297_fu_227_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    zext_ln301_reg_370(10 downto 4) <= zext_ln301_fu_247_p1(10 downto 4);
            end if;
        end if;
    end process;
    zext_ln301_reg_370(3 downto 0) <= "0000";
    zext_ln301_reg_370(11) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_data_V_ARREADY, m_axi_data_V_RVALID, ap_CS_fsm_state9, icmp_ln299_fu_251_p2, ap_CS_fsm_state8, icmp_ln297_fu_227_p2, ap_CS_fsm_state11, icmp_ln887_fu_292_p2, icmp_ln306_fu_280_p2, ap_CS_fsm_state13, icmp_ln258_fu_297_p2, grp_xts_aes_process_bloc_fu_199_ap_done, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_data_V_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln297_fu_227_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if ((not(((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln299_fu_251_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif ((not(((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0))) and (icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln306_fu_280_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln306_fu_280_p2 = ap_const_lv1_0) and (icmp_ln887_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_xts_aes_process_bloc_fu_199_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln258_fu_297_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln180_fu_267_p2 <= std_logic_vector(unsigned(zext_ln301_reg_370) + unsigned(zext_ln180_1_fu_263_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state9_assign_proc : process(m_axi_data_V_RVALID, icmp_ln299_fu_251_p2)
    begin
                ap_block_state9 <= ((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11, icmp_ln306_fu_280_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln306_fu_280_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_p_0111_0_i_phi_fu_180_p4 <= p_0111_0_i_reg_176;

    ap_ready_assign_proc : process(ap_CS_fsm_state11, icmp_ln306_fu_280_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln306_fu_280_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    blocks_V_address0_assign_proc : process(grp_xts_aes_process_bloc_fu_199_block_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, zext_ln180_2_fu_272_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            blocks_V_address0 <= zext_ln180_2_fu_272_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            blocks_V_address0 <= grp_xts_aes_process_bloc_fu_199_block_V_address0;
        else 
            blocks_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    blocks_V_ce0_assign_proc : process(grp_xts_aes_process_bloc_fu_199_block_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            blocks_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            blocks_V_ce0 <= grp_xts_aes_process_bloc_fu_199_block_V_ce0;
        else 
            blocks_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blocks_V_d0_assign_proc : process(data_V_addr_read_reg_393, grp_xts_aes_process_bloc_fu_199_block_V_d0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            blocks_V_d0 <= data_V_addr_read_reg_393;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            blocks_V_d0 <= grp_xts_aes_process_bloc_fu_199_block_V_d0;
        else 
            blocks_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blocks_V_we0_assign_proc : process(grp_xts_aes_process_bloc_fu_199_block_V_we0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            blocks_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            blocks_V_we0 <= grp_xts_aes_process_bloc_fu_199_block_V_we0;
        else 
            blocks_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_data_V_ARREADY)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_blk_n_AR <= m_axi_data_V_ARREADY;
        else 
            data_V_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    data_V_blk_n_R_assign_proc : process(m_axi_data_V_RVALID, ap_CS_fsm_state9, icmp_ln299_fu_251_p2)
    begin
        if (((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            data_V_blk_n_R <= m_axi_data_V_RVALID;
        else 
            data_V_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    expanded_key_V_address0 <= grp_xts_aes_process_bloc_fu_199_expanded_key_V_address0;
    expanded_key_V_address1 <= grp_xts_aes_process_bloc_fu_199_expanded_key_V_address1;
    expanded_key_V_ce0 <= grp_xts_aes_process_bloc_fu_199_expanded_key_V_ce0;
    expanded_key_V_ce1 <= grp_xts_aes_process_bloc_fu_199_expanded_key_V_ce1;
    grp_xts_aes_process_bloc_fu_199_ap_start <= grp_xts_aes_process_bloc_fu_199_ap_start_reg;
    i_1_fu_286_p2 <= std_logic_vector(unsigned(i_op_assign_reg_164) + unsigned(ap_const_lv7_1));
    i_fu_233_p2 <= std_logic_vector(unsigned(i_0_reg_142) + unsigned(ap_const_lv7_1));
    icmp_ln258_fu_297_p2 <= "1" when (j_0_i_reg_188 = ap_const_lv5_10) else "0";
    icmp_ln297_fu_227_p2 <= "1" when (i_0_reg_142 = ap_const_lv7_40) else "0";
    icmp_ln299_fu_251_p2 <= "1" when (j_0_reg_153 = ap_const_lv5_10) else "0";
    icmp_ln306_fu_280_p2 <= "1" when (i_op_assign_reg_164 = ap_const_lv7_40) else "0";
    icmp_ln887_fu_292_p2 <= "1" when (signed(zext_ln306_fu_276_p1) < signed(num_blocks_orig_V)) else "0";
    j_1_fu_303_p2 <= std_logic_vector(unsigned(j_0_i_reg_188) + unsigned(ap_const_lv5_1));
    j_fu_257_p2 <= std_logic_vector(unsigned(j_0_reg_153) + unsigned(ap_const_lv5_1));
    m_axi_data_V_ARADDR <= zext_ln180_fu_216_p1(32 - 1 downto 0);
    m_axi_data_V_ARBURST <= ap_const_lv2_0;
    m_axi_data_V_ARCACHE <= ap_const_lv4_0;
    m_axi_data_V_ARID <= ap_const_lv1_0;
    m_axi_data_V_ARLEN <= ap_const_lv32_400;
    m_axi_data_V_ARLOCK <= ap_const_lv2_0;
    m_axi_data_V_ARPROT <= ap_const_lv3_0;
    m_axi_data_V_ARQOS <= ap_const_lv4_0;
    m_axi_data_V_ARREGION <= ap_const_lv4_0;
    m_axi_data_V_ARSIZE <= ap_const_lv3_0;
    m_axi_data_V_ARUSER <= ap_const_lv1_0;

    m_axi_data_V_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_data_V_ARREADY)
    begin
        if ((not(((m_axi_data_V_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_data_V_ARVALID <= ap_const_logic_1;
        else 
            m_axi_data_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_data_V_AWADDR <= ap_const_lv32_0;
    m_axi_data_V_AWBURST <= ap_const_lv2_0;
    m_axi_data_V_AWCACHE <= ap_const_lv4_0;
    m_axi_data_V_AWID <= ap_const_lv1_0;
    m_axi_data_V_AWLEN <= ap_const_lv32_0;
    m_axi_data_V_AWLOCK <= ap_const_lv2_0;
    m_axi_data_V_AWPROT <= ap_const_lv3_0;
    m_axi_data_V_AWQOS <= ap_const_lv4_0;
    m_axi_data_V_AWREGION <= ap_const_lv4_0;
    m_axi_data_V_AWSIZE <= ap_const_lv3_0;
    m_axi_data_V_AWUSER <= ap_const_lv1_0;
    m_axi_data_V_AWVALID <= ap_const_logic_0;
    m_axi_data_V_BREADY <= ap_const_logic_0;

    m_axi_data_V_RREADY_assign_proc : process(m_axi_data_V_RVALID, ap_CS_fsm_state9, icmp_ln299_fu_251_p2)
    begin
        if ((not(((icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (m_axi_data_V_RVALID = ap_const_logic_0))) and (icmp_ln299_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_data_V_RREADY <= ap_const_logic_1;
        else 
            m_axi_data_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_data_V_WDATA <= ap_const_lv16_0;
    m_axi_data_V_WID <= ap_const_lv1_0;
    m_axi_data_V_WLAST <= ap_const_logic_0;
    m_axi_data_V_WSTRB <= ap_const_lv2_0;
    m_axi_data_V_WUSER <= ap_const_lv1_0;
    m_axi_data_V_WVALID <= ap_const_logic_0;
    multiplication_V_address0 <= grp_xts_aes_process_bloc_fu_199_multiplication_V_address0;
    multiplication_V_address1 <= grp_xts_aes_process_bloc_fu_199_multiplication_V_address1;
    multiplication_V_ce0 <= grp_xts_aes_process_bloc_fu_199_multiplication_V_ce0;
    multiplication_V_ce1 <= grp_xts_aes_process_bloc_fu_199_multiplication_V_ce1;
    or_ln_fu_326_p3 <= (trunc_ln68_fu_322_p1 & p_0111_0_i_reg_176);
    s_boxes_V_address0 <= grp_xts_aes_process_bloc_fu_199_s_boxes_V_address0;
    s_boxes_V_address1 <= grp_xts_aes_process_bloc_fu_199_s_boxes_V_address1;
    s_boxes_V_ce0 <= grp_xts_aes_process_bloc_fu_199_s_boxes_V_ce0;
    s_boxes_V_ce1 <= grp_xts_aes_process_bloc_fu_199_s_boxes_V_ce1;
    tmp_1_fu_239_p3 <= (i_0_reg_142 & ap_const_lv4_0);
    trunc_ln68_fu_322_p1 <= tweak_V_q0(7 - 1 downto 0);

    tweak_V_address0_assign_proc : process(ap_CS_fsm_state13, tweak_V_addr_1_reg_418, icmp_ln258_fu_297_p2, ap_CS_fsm_state14, grp_xts_aes_process_bloc_fu_199_tweak_V_address0, ap_CS_fsm_state15, ap_phi_mux_p_0111_0_i_phi_fu_180_p4, ap_CS_fsm_state12, zext_ln260_fu_309_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            tweak_V_address0 <= tweak_V_addr_1_reg_418;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_phi_mux_p_0111_0_i_phi_fu_180_p4 = ap_const_lv1_1) and (icmp_ln258_fu_297_p2 = ap_const_lv1_1)))) then 
            tweak_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif (((icmp_ln258_fu_297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            tweak_V_address0 <= zext_ln260_fu_309_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tweak_V_address0 <= grp_xts_aes_process_bloc_fu_199_tweak_V_address0;
        else 
            tweak_V_address0 <= "XXXX";
        end if; 
    end process;


    tweak_V_ce0_assign_proc : process(ap_CS_fsm_state13, icmp_ln258_fu_297_p2, ap_CS_fsm_state14, grp_xts_aes_process_bloc_fu_199_tweak_V_ce0, ap_CS_fsm_state15, ap_phi_mux_p_0111_0_i_phi_fu_180_p4, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_phi_mux_p_0111_0_i_phi_fu_180_p4 = ap_const_lv1_1) and (icmp_ln258_fu_297_p2 = ap_const_lv1_1)) or ((icmp_ln258_fu_297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            tweak_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tweak_V_ce0 <= grp_xts_aes_process_bloc_fu_199_tweak_V_ce0;
        else 
            tweak_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tweak_V_d0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state15, zext_ln68_fu_334_p1, xor_ln719_fu_339_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            tweak_V_d0 <= xor_ln719_fu_339_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            tweak_V_d0 <= zext_ln68_fu_334_p1;
        else 
            tweak_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tweak_V_we0_assign_proc : process(icmp_ln887_reg_406, ap_CS_fsm_state14, ap_CS_fsm_state15, p_0111_0_i_reg_176)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (p_0111_0_i_reg_176 = ap_const_lv1_1) and (icmp_ln887_reg_406 = ap_const_lv1_1)))) then 
            tweak_V_we0 <= ap_const_logic_1;
        else 
            tweak_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln719_fu_339_p2 <= (tweak_V_q0 xor ap_const_lv16_87);
    zext_ln180_1_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_153),12));
    zext_ln180_2_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_reg_388),64));
    zext_ln180_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_V_offset),64));
    zext_ln260_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_reg_188),64));
    zext_ln301_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_239_p3),12));
    zext_ln306_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_reg_164),16));
    zext_ln68_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_326_p3),16));
end behav;
