-- generated by newgenasym Mon Apr 20 14:41:15 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lt1640alcs8 is
    port (    
	DRAIN:     INOUT  STD_LOGIC;    
	GATE:      INOUT  STD_LOGIC;    
	OV:        INOUT  STD_LOGIC;    
	\pwrgd#\:  INOUT  STD_LOGIC;    
	SENSE:     INOUT  STD_LOGIC;    
	UV:        INOUT  STD_LOGIC;    
	VDD:       IN     STD_LOGIC;    
	VEE:       INOUT  STD_LOGIC);
end lt1640alcs8;
