[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultiSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 186
LIB: work
FILE: ${SURELOG_DIR}/tests/MultiSelect/dut.sv
n<> u<185> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<185> s<184> l<1:1>
  n<> u<184> t<Source_text> p<185> c<183> l<1:1> el<11:10>
    n<> u<183> t<Description> p<184> c<182> l<1:1> el<11:10>
      n<> u<182> t<Module_declaration> p<183> c<5> l<1:1> el<11:10>
        n<> u<5> t<Module_ansi_header> p<182> c<2> s<39> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<39> t<Non_port_module_item> p<182> c<38> s<73> l<2:2> el<2:21>
          n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:2> el<2:21>
            n<> u<37> t<Module_common_item> p<38> c<36> l<2:2> el<2:21>
              n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:2> el<2:21>
                n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:2> el<2:21>
                  n<> u<34> t<Data_declaration> p<35> c<33> l<2:2> el<2:21>
                    n<> u<33> t<Variable_declaration> p<34> c<7> l<2:2> el<2:21>
                      n<> u<7> t<Data_type> p<33> c<6> s<32> l<2:2> el<2:7>
                        n<> u<6> t<IntVec_TypeLogic> p<7> l<2:2> el<2:7>
                      n<> u<32> t<Variable_decl_assignment_list> p<33> c<31> l<2:8> el<2:20>
                        n<> u<31> t<Variable_decl_assignment> p<32> c<8> l<2:8> el<2:20>
                          n<a> u<8> t<STRING_CONST> p<31> s<19> l<2:8> el<2:9>
                          n<> u<19> t<Variable_dimension> p<31> c<18> s<30> l<2:10> el<2:15>
                            n<> u<18> t<Unpacked_dimension> p<19> c<17> l<2:10> el<2:15>
                              n<> u<17> t<Constant_range> p<18> c<12> l<2:11> el<2:14>
                                n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<2:11> el<2:12>
                                  n<> u<11> t<Constant_primary> p<12> c<10> l<2:11> el<2:12>
                                    n<> u<10> t<Primary_literal> p<11> c<9> l<2:11> el<2:12>
                                      n<1> u<9> t<INT_CONST> p<10> l<2:11> el<2:12>
                                n<> u<16> t<Constant_expression> p<17> c<15> l<2:13> el<2:14>
                                  n<> u<15> t<Constant_primary> p<16> c<14> l<2:13> el<2:14>
                                    n<> u<14> t<Primary_literal> p<15> c<13> l<2:13> el<2:14>
                                      n<0> u<13> t<INT_CONST> p<14> l<2:13> el<2:14>
                          n<> u<30> t<Variable_dimension> p<31> c<29> l<2:15> el<2:20>
                            n<> u<29> t<Unpacked_dimension> p<30> c<28> l<2:15> el<2:20>
                              n<> u<28> t<Constant_range> p<29> c<23> l<2:16> el<2:19>
                                n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<2:16> el<2:17>
                                  n<> u<22> t<Constant_primary> p<23> c<21> l<2:16> el<2:17>
                                    n<> u<21> t<Primary_literal> p<22> c<20> l<2:16> el<2:17>
                                      n<1> u<20> t<INT_CONST> p<21> l<2:16> el<2:17>
                                n<> u<27> t<Constant_expression> p<28> c<26> l<2:18> el<2:19>
                                  n<> u<26> t<Constant_primary> p<27> c<25> l<2:18> el<2:19>
                                    n<> u<25> t<Primary_literal> p<26> c<24> l<2:18> el<2:19>
                                      n<0> u<24> t<INT_CONST> p<25> l<2:18> el<2:19>
        n<> u<73> t<Non_port_module_item> p<182> c<72> s<96> l<3:2> el<3:21>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<3:2> el<3:21>
            n<> u<71> t<Module_common_item> p<72> c<70> l<3:2> el<3:21>
              n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<3:2> el<3:21>
                n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<3:2> el<3:21>
                  n<> u<68> t<Data_declaration> p<69> c<67> l<3:2> el<3:21>
                    n<> u<67> t<Variable_declaration> p<68> c<41> l<3:2> el<3:21>
                      n<> u<41> t<Data_type> p<67> c<40> s<66> l<3:2> el<3:7>
                        n<> u<40> t<IntVec_TypeLogic> p<41> l<3:2> el<3:7>
                      n<> u<66> t<Variable_decl_assignment_list> p<67> c<65> l<3:8> el<3:20>
                        n<> u<65> t<Variable_decl_assignment> p<66> c<42> l<3:8> el<3:20>
                          n<b> u<42> t<STRING_CONST> p<65> s<53> l<3:8> el<3:9>
                          n<> u<53> t<Variable_dimension> p<65> c<52> s<64> l<3:10> el<3:15>
                            n<> u<52> t<Unpacked_dimension> p<53> c<51> l<3:10> el<3:15>
                              n<> u<51> t<Constant_range> p<52> c<46> l<3:11> el<3:14>
                                n<> u<46> t<Constant_expression> p<51> c<45> s<50> l<3:11> el<3:12>
                                  n<> u<45> t<Constant_primary> p<46> c<44> l<3:11> el<3:12>
                                    n<> u<44> t<Primary_literal> p<45> c<43> l<3:11> el<3:12>
                                      n<1> u<43> t<INT_CONST> p<44> l<3:11> el<3:12>
                                n<> u<50> t<Constant_expression> p<51> c<49> l<3:13> el<3:14>
                                  n<> u<49> t<Constant_primary> p<50> c<48> l<3:13> el<3:14>
                                    n<> u<48> t<Primary_literal> p<49> c<47> l<3:13> el<3:14>
                                      n<0> u<47> t<INT_CONST> p<48> l<3:13> el<3:14>
                          n<> u<64> t<Variable_dimension> p<65> c<63> l<3:15> el<3:20>
                            n<> u<63> t<Unpacked_dimension> p<64> c<62> l<3:15> el<3:20>
                              n<> u<62> t<Constant_range> p<63> c<57> l<3:16> el<3:19>
                                n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<3:16> el<3:17>
                                  n<> u<56> t<Constant_primary> p<57> c<55> l<3:16> el<3:17>
                                    n<> u<55> t<Primary_literal> p<56> c<54> l<3:16> el<3:17>
                                      n<1> u<54> t<INT_CONST> p<55> l<3:16> el<3:17>
                                n<> u<61> t<Constant_expression> p<62> c<60> l<3:18> el<3:19>
                                  n<> u<60> t<Constant_primary> p<61> c<59> l<3:18> el<3:19>
                                    n<> u<59> t<Primary_literal> p<60> c<58> l<3:18> el<3:19>
                                      n<0> u<58> t<INT_CONST> p<59> l<3:18> el<3:19>
        n<> u<96> t<Non_port_module_item> p<182> c<95> s<119> l<5:2> el<5:24>
          n<> u<95> t<Module_or_generate_item> p<96> c<94> l<5:2> el<5:24>
            n<> u<94> t<Module_common_item> p<95> c<93> l<5:2> el<5:24>
              n<> u<93> t<Continuous_assign> p<94> c<92> l<5:2> el<5:24>
                n<> u<92> t<Net_assignment_list> p<93> c<91> l<5:9> el<5:23>
                  n<> u<91> t<Net_assignment> p<92> c<86> l<5:9> el<5:23>
                    n<> u<86> t<Net_lvalue> p<91> c<75> s<90> l<5:9> el<5:16>
                      n<> u<75> t<Ps_or_hierarchical_identifier> p<86> c<74> s<85> l<5:9> el<5:10>
                        n<a> u<74> t<STRING_CONST> p<75> l<5:9> el<5:10>
                      n<> u<85> t<Constant_select> p<86> c<84> l<5:10> el<5:16>
                        n<> u<84> t<Constant_bit_select> p<85> c<79> l<5:10> el<5:16>
                          n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<5:11> el<5:12>
                            n<> u<78> t<Constant_primary> p<79> c<77> l<5:11> el<5:12>
                              n<> u<77> t<Primary_literal> p<78> c<76> l<5:11> el<5:12>
                                n<0> u<76> t<INT_CONST> p<77> l<5:11> el<5:12>
                          n<> u<83> t<Constant_expression> p<84> c<82> l<5:14> el<5:15>
                            n<> u<82> t<Constant_primary> p<83> c<81> l<5:14> el<5:15>
                              n<> u<81> t<Primary_literal> p<82> c<80> l<5:14> el<5:15>
                                n<0> u<80> t<INT_CONST> p<81> l<5:14> el<5:15>
                    n<> u<90> t<Expression> p<91> c<89> l<5:19> el<5:23>
                      n<> u<89> t<Primary> p<90> c<88> l<5:19> el<5:23>
                        n<> u<88> t<Primary_literal> p<89> c<87> l<5:19> el<5:23>
                          n<> u<87> t<Number_1Tickb0> p<88> l<5:19> el<5:23>
        n<> u<119> t<Non_port_module_item> p<182> c<118> s<142> l<6:2> el<6:24>
          n<> u<118> t<Module_or_generate_item> p<119> c<117> l<6:2> el<6:24>
            n<> u<117> t<Module_common_item> p<118> c<116> l<6:2> el<6:24>
              n<> u<116> t<Continuous_assign> p<117> c<115> l<6:2> el<6:24>
                n<> u<115> t<Net_assignment_list> p<116> c<114> l<6:9> el<6:23>
                  n<> u<114> t<Net_assignment> p<115> c<109> l<6:9> el<6:23>
                    n<> u<109> t<Net_lvalue> p<114> c<98> s<113> l<6:9> el<6:16>
                      n<> u<98> t<Ps_or_hierarchical_identifier> p<109> c<97> s<108> l<6:9> el<6:10>
                        n<a> u<97> t<STRING_CONST> p<98> l<6:9> el<6:10>
                      n<> u<108> t<Constant_select> p<109> c<107> l<6:10> el<6:16>
                        n<> u<107> t<Constant_bit_select> p<108> c<102> l<6:10> el<6:16>
                          n<> u<102> t<Constant_expression> p<107> c<101> s<106> l<6:11> el<6:12>
                            n<> u<101> t<Constant_primary> p<102> c<100> l<6:11> el<6:12>
                              n<> u<100> t<Primary_literal> p<101> c<99> l<6:11> el<6:12>
                                n<0> u<99> t<INT_CONST> p<100> l<6:11> el<6:12>
                          n<> u<106> t<Constant_expression> p<107> c<105> l<6:14> el<6:15>
                            n<> u<105> t<Constant_primary> p<106> c<104> l<6:14> el<6:15>
                              n<> u<104> t<Primary_literal> p<105> c<103> l<6:14> el<6:15>
                                n<1> u<103> t<INT_CONST> p<104> l<6:14> el<6:15>
                    n<> u<113> t<Expression> p<114> c<112> l<6:19> el<6:23>
                      n<> u<112> t<Primary> p<113> c<111> l<6:19> el<6:23>
                        n<> u<111> t<Primary_literal> p<112> c<110> l<6:19> el<6:23>
                          n<> u<110> t<Number_1Tickb1> p<111> l<6:19> el<6:23>
        n<> u<142> t<Non_port_module_item> p<182> c<141> s<165> l<7:2> el<7:24>
          n<> u<141> t<Module_or_generate_item> p<142> c<140> l<7:2> el<7:24>
            n<> u<140> t<Module_common_item> p<141> c<139> l<7:2> el<7:24>
              n<> u<139> t<Continuous_assign> p<140> c<138> l<7:2> el<7:24>
                n<> u<138> t<Net_assignment_list> p<139> c<137> l<7:9> el<7:23>
                  n<> u<137> t<Net_assignment> p<138> c<132> l<7:9> el<7:23>
                    n<> u<132> t<Net_lvalue> p<137> c<121> s<136> l<7:9> el<7:16>
                      n<> u<121> t<Ps_or_hierarchical_identifier> p<132> c<120> s<131> l<7:9> el<7:10>
                        n<a> u<120> t<STRING_CONST> p<121> l<7:9> el<7:10>
                      n<> u<131> t<Constant_select> p<132> c<130> l<7:10> el<7:16>
                        n<> u<130> t<Constant_bit_select> p<131> c<125> l<7:10> el<7:16>
                          n<> u<125> t<Constant_expression> p<130> c<124> s<129> l<7:11> el<7:12>
                            n<> u<124> t<Constant_primary> p<125> c<123> l<7:11> el<7:12>
                              n<> u<123> t<Primary_literal> p<124> c<122> l<7:11> el<7:12>
                                n<1> u<122> t<INT_CONST> p<123> l<7:11> el<7:12>
                          n<> u<129> t<Constant_expression> p<130> c<128> l<7:14> el<7:15>
                            n<> u<128> t<Constant_primary> p<129> c<127> l<7:14> el<7:15>
                              n<> u<127> t<Primary_literal> p<128> c<126> l<7:14> el<7:15>
                                n<0> u<126> t<INT_CONST> p<127> l<7:14> el<7:15>
                    n<> u<136> t<Expression> p<137> c<135> l<7:19> el<7:23>
                      n<> u<135> t<Primary> p<136> c<134> l<7:19> el<7:23>
                        n<> u<134> t<Primary_literal> p<135> c<133> l<7:19> el<7:23>
                          n<> u<133> t<Number_1Tickb1> p<134> l<7:19> el<7:23>
        n<> u<165> t<Non_port_module_item> p<182> c<164> s<180> l<8:2> el<8:24>
          n<> u<164> t<Module_or_generate_item> p<165> c<163> l<8:2> el<8:24>
            n<> u<163> t<Module_common_item> p<164> c<162> l<8:2> el<8:24>
              n<> u<162> t<Continuous_assign> p<163> c<161> l<8:2> el<8:24>
                n<> u<161> t<Net_assignment_list> p<162> c<160> l<8:9> el<8:23>
                  n<> u<160> t<Net_assignment> p<161> c<155> l<8:9> el<8:23>
                    n<> u<155> t<Net_lvalue> p<160> c<144> s<159> l<8:9> el<8:16>
                      n<> u<144> t<Ps_or_hierarchical_identifier> p<155> c<143> s<154> l<8:9> el<8:10>
                        n<a> u<143> t<STRING_CONST> p<144> l<8:9> el<8:10>
                      n<> u<154> t<Constant_select> p<155> c<153> l<8:10> el<8:16>
                        n<> u<153> t<Constant_bit_select> p<154> c<148> l<8:10> el<8:16>
                          n<> u<148> t<Constant_expression> p<153> c<147> s<152> l<8:11> el<8:12>
                            n<> u<147> t<Constant_primary> p<148> c<146> l<8:11> el<8:12>
                              n<> u<146> t<Primary_literal> p<147> c<145> l<8:11> el<8:12>
                                n<1> u<145> t<INT_CONST> p<146> l<8:11> el<8:12>
                          n<> u<152> t<Constant_expression> p<153> c<151> l<8:14> el<8:15>
                            n<> u<151> t<Constant_primary> p<152> c<150> l<8:14> el<8:15>
                              n<> u<150> t<Primary_literal> p<151> c<149> l<8:14> el<8:15>
                                n<1> u<149> t<INT_CONST> p<150> l<8:14> el<8:15>
                    n<> u<159> t<Expression> p<160> c<158> l<8:19> el<8:23>
                      n<> u<158> t<Primary> p<159> c<157> l<8:19> el<8:23>
                        n<> u<157> t<Primary_literal> p<158> c<156> l<8:19> el<8:23>
                          n<> u<156> t<Number_1Tickb1> p<157> l<8:19> el<8:23>
        n<> u<180> t<Non_port_module_item> p<182> c<179> s<181> l<10:2> el<10:15>
          n<> u<179> t<Module_or_generate_item> p<180> c<178> l<10:2> el<10:15>
            n<> u<178> t<Module_common_item> p<179> c<177> l<10:2> el<10:15>
              n<> u<177> t<Continuous_assign> p<178> c<176> l<10:2> el<10:15>
                n<> u<176> t<Net_assignment_list> p<177> c<175> l<10:9> el<10:14>
                  n<> u<175> t<Net_assignment> p<176> c<170> l<10:9> el<10:14>
                    n<> u<170> t<Net_lvalue> p<175> c<167> s<174> l<10:9> el<10:10>
                      n<> u<167> t<Ps_or_hierarchical_identifier> p<170> c<166> s<169> l<10:9> el<10:10>
                        n<b> u<166> t<STRING_CONST> p<167> l<10:9> el<10:10>
                      n<> u<169> t<Constant_select> p<170> c<168> l<10:11> el<10:11>
                        n<> u<168> t<Constant_bit_select> p<169> l<10:11> el<10:11>
                    n<> u<174> t<Expression> p<175> c<173> l<10:13> el<10:14>
                      n<> u<173> t<Primary> p<174> c<172> l<10:13> el<10:14>
                        n<> u<172> t<Primary_literal> p<173> c<171> l<10:13> el<10:14>
                          n<a> u<171> t<STRING_CONST> p<172> l<10:13> el<10:14>
        n<> u<181> t<ENDMODULE> p<182> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiSelect/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MultiSelect/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               2
ArrayTypespec                                          2
Constant                                              20
ContAssign                                             5
Design                                                 1
Identifier                                             1
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Range                                                  4
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
VarSelect                                              4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultiSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/MultiSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:15, endln:2:20
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:16, endln:2:17
        |vpiParent:
        \_Range: , line:2:15, endln:2:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:18, endln:2:19
        |vpiParent:
        \_Range: , line:2:15, endln:2:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:2, endln:2:7
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:10, endln:3:15
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:10, endln:3:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_Range: , line:3:10, endln:3:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:3:15, endln:3:20
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:18, endln:3:19
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:3:2, endln:3:7
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@top.a), line:2:8, endln:2:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:2, endln:2:7
      |vpiParent:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@top.b), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:3:2, endln:3:7
      |vpiParent:
      \_ArrayNet: (work@top.b), line:3:8, endln:3:9
      |vpiFullName:work@top.b
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiArrayNet:
  \_ArrayNet: (work@top.a), line:2:8, endln:2:9
  |vpiArrayNet:
  \_ArrayNet: (work@top.b), line:3:8, endln:3:9
  |vpiContAssign:
  \_ContAssign: , line:5:9, endln:5:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:5:19, endln:5:23
      |vpiParent:
      \_ContAssign: , line:5:9, endln:5:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:5:9, endln:5:16
      |vpiParent:
      \_ContAssign: , line:5:9, endln:5:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiIndex:
      \_Constant: , line:5:11, endln:5:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:5:9, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:5:9, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:6:9, endln:6:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:6:19, endln:6:23
      |vpiParent:
      \_ContAssign: , line:6:9, endln:6:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:6:9, endln:6:16
      |vpiParent:
      \_ContAssign: , line:6:9, endln:6:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiIndex:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:6:9, endln:6:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:6:14, endln:6:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:6:9, endln:6:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:7:9, endln:7:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:7:19, endln:7:23
      |vpiParent:
      \_ContAssign: , line:7:9, endln:7:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:7:9, endln:7:16
      |vpiParent:
      \_ContAssign: , line:7:9, endln:7:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiIndex:
      \_Constant: , line:7:11, endln:7:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:7:9, endln:7:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:7:14, endln:7:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:7:9, endln:7:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:8:9, endln:8:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:8:19, endln:8:23
      |vpiParent:
      \_ContAssign: , line:8:9, endln:8:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:8:9, endln:8:16
      |vpiParent:
      \_ContAssign: , line:8:9, endln:8:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiIndex:
      \_Constant: , line:8:11, endln:8:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:8:9, endln:8:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:8:14, endln:8:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:8:9, endln:8:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:10:9, endln:10:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_RefObj: (work@top.a), line:10:13, endln:10:14
      |vpiParent:
      \_ContAssign: , line:10:9, endln:10:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
    |vpiLhs:
    \_RefObj: (work@top.b), line:10:9, endln:10:10
      |vpiParent:
      \_ContAssign: , line:10:9, endln:10:14
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_ArrayNet: (work@top.b), line:3:8, endln:3:9
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
