============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Dec 26 2023  02:29:58 pm
  Module:                 multiplier
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

             Pin                      Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         launch                                    0 R 
partial_products_reg[6][0]/CK                                1000    +0       0 R 
partial_products_reg[6][0]/Q        DFFR_X1           2  7.2    9   +40      40 F 
add_29_52_I6_g381/B                                                 +27      67   
add_29_52_I6_g381/CO                HA_X1             1  3.0    5   +21      88 F 
add_29_52_I6_g380/CI                                                +19     106   
add_29_52_I6_g380/CO                FA_X1             1  3.0   10   +37     143 F 
add_29_52_I6_g379/CI                                                +19     162   
add_29_52_I6_g379/CO                FA_X1             1  3.0   10   +38     201 F 
add_29_52_I6_g378/CI                                                +19     219   
add_29_52_I6_g378/CO                FA_X1             1  3.0   10   +38     258 F 
add_29_52_I6_g377/CI                                                +19     276   
add_29_52_I6_g377/CO                FA_X1             1  3.0   10   +38     315 F 
add_29_52_I6_g376/CI                                                +19     334   
add_29_52_I6_g376/CO                FA_X1             1  3.0   10   +38     372 F 
add_29_52_I6_g375/CI                                                +19     391   
add_29_52_I6_g375/CO                FA_X1             1  3.0   10   +38     429 F 
add_29_52_I6_g374/CI                                                +19     448   
add_29_52_I6_g374/CO                FA_X1             1  3.0   10   +38     487 F 
add_29_52_I6_g373/CI                                                +19     505   
add_29_52_I6_g373/CO                FA_X1             1  3.0   10   +38     544 F 
add_29_52_I6_g372/CI                                                +19     562   
add_29_52_I6_g372/CO                FA_X1             1  3.0   10   +38     601 F 
add_29_52_I6_g371/CI                                                +19     620   
add_29_52_I6_g371/CO                FA_X1             1  3.0   10   +38     658 F 
add_29_52_I6_g370/CI                                                +19     677   
add_29_52_I6_g370/CO                FA_X1             1  3.0   10   +38     715 F 
add_29_52_I6_g369/CI                                                +19     734   
add_29_52_I6_g369/CO                FA_X1             1  3.0   10   +38     773 F 
add_29_52_I6_g368/CI                                                +19     791   
add_29_52_I6_g368/CO                FA_X1             1  3.0   10   +38     830 F 
add_29_52_I6_g367/CI                                                +19     848   
add_29_52_I6_g367/CO                FA_X1             1  2.5    9   +38     886 F 
add_29_52_I6_g366/A                                                 +16     902   
add_29_52_I6_g366/Z                 XOR2_X1           1  1.4   11   +14     916 R 
partial_products_reg[6][15]/D  <<<  DFFR_X1                          +9     925   
partial_products_reg[6][15]/CK      setup                    1000  +136    1061 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                               10000 R 
                                    uncertainty                    -500    9500 R 
----------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8439ps 
Start-point  : partial_products_reg[6][0]/CK
End-point    : partial_products_reg[6][15]/D

