\hypertarget{classverilog__generator_1_1Port}{\section{verilog\-\_\-generator.\-Port Class Reference}
\label{classverilog__generator_1_1Port}\index{verilog\-\_\-generator.\-Port@{verilog\-\_\-generator.\-Port}}
}
Inheritance diagram for verilog\-\_\-generator.\-Port\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classverilog__generator_1_1Port}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1Port_a7b2609c751eda67a2a7e35d8f57d75fd}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1Port_ad3d21f70d7e366a31ad6fc97dbd2468e}{\-\_\-\-\_\-str\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1Port_a5987469ac2f49188cad0e77d288fdebe}{\-\_\-\-\_\-repr\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1Port_acedd4bff848ca18e07a04923fe9efba8}{\-\_\-\-\_\-invert\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1Port_a71569971a55c6a770c57f90a7a0a07b4}{flip\-\_\-direction}
\item 
def \hyperlink{classverilog__generator_1_1Port_a4c73cf8c4d9e342315e3e16d6903b492}{name}
\item 
def \hyperlink{classverilog__generator_1_1Port_a4c73cf8c4d9e342315e3e16d6903b492}{name}
\item 
def \hyperlink{classverilog__generator_1_1Port_a8b2b98d9a590fe243267303755fa6bd2}{port\-\_\-name}
\item 
def \hyperlink{classverilog__generator_1_1Port_ac99dae90da0d5a3d99e91955bad1cf86}{wire\-\_\-name}
\item 
def \hyperlink{classverilog__generator_1_1Port_a135b3a72ead7190ec7904431a0c493ec}{width\-\_\-str}
\item 
def \hyperlink{classverilog__generator_1_1Port_a543bcf22497b1223689dfa71ed628136}{array\-\_\-str}
\item 
def \hyperlink{classverilog__generator_1_1Port_aabb16d350aad41501088c31cdafb74cf}{display\-\_\-port}
\item 
def \hyperlink{classverilog__generator_1_1Port_a642131cb676f34f6001fae56e586d132}{display\-\_\-logic}
\item 
def \hyperlink{classverilog__generator_1_1Port_a178f35dae82ee7c28c186523a2686bd7}{set\-\_\-physical\-\_\-conn}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classverilog__generator_1_1Port_a7b2a8292d0545a4cf35ac056b2570d2e}{dir}
\item 
\hyperlink{classverilog__generator_1_1Port_aeae9d721aea818e4632e95841cfd3c9e}{dst}
\item 
\hyperlink{classverilog__generator_1_1Port_a628bc4ff9e6134c811e34bc9cd0b079c}{phy\-\_\-dst}
\item 
\hyperlink{classverilog__generator_1_1Port_a3f3622f36b1f3f9ee2318e94b79a55bb}{width}
\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
dictionary \hyperlink{classverilog__generator_1_1Port_a0ea87b8342a1ac4fe26ef336eab5c3cf}{dir2int} = \{\char`\"{}input\char`\"{}\-:0, \char`\"{}output\char`\"{}\-:1\}
\item 
dictionary \hyperlink{classverilog__generator_1_1Port_a32e2aa34b25401e3b4cdfe996d236d9b}{int2dir} = \{v\-:k for k, v in dir2int.\-items()\}
\item 
\hyperlink{classverilog__generator_1_1Port_a9f897dd8b1f10342ea181e7cf3d80af3}{self} = $\sim$self
\item 
string \hyperlink{classverilog__generator_1_1Port_aee949dd28d29fdbab884785abddc2e06}{end\-\_\-str} = \char`\"{}\char`\"{}
\item 
\hyperlink{classverilog__generator_1_1Port_aa1ecb52cdeafd852c6e6fb75c9c1b5b4}{x} = t3)
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classverilog__generator_1_1Port_a7b2609c751eda67a2a7e35d8f57d75fd}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{direction}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a7b2609c751eda67a2a7e35d8f57d75fd}


\subsection{Member Function Documentation}
\hypertarget{classverilog__generator_1_1Port_acedd4bff848ca18e07a04923fe9efba8}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!\-\_\-\-\_\-invert\-\_\-\-\_\-@{\-\_\-\-\_\-invert\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-invert\-\_\-\-\_\-@{\-\_\-\-\_\-invert\-\_\-\-\_\-}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{\-\_\-\-\_\-invert\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-\_\-\-\_\-invert\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{Port}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_acedd4bff848ca18e07a04923fe9efba8}
\begin{DoxyVerb}negate a port changes the direction of the port
and also swap the src and destination
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1Port_a5987469ac2f49188cad0e77d288fdebe}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!\-\_\-\-\_\-repr\-\_\-\-\_\-@{\-\_\-\-\_\-repr\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-repr\-\_\-\-\_\-@{\-\_\-\-\_\-repr\-\_\-\-\_\-}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{\-\_\-\-\_\-repr\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-\_\-\-\_\-repr\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a5987469ac2f49188cad0e77d288fdebe}
\hypertarget{classverilog__generator_1_1Port_ad3d21f70d7e366a31ad6fc97dbd2468e}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!\-\_\-\-\_\-str\-\_\-\-\_\-@{\-\_\-\-\_\-str\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-str\-\_\-\-\_\-@{\-\_\-\-\_\-str\-\_\-\-\_\-}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{\-\_\-\-\_\-str\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-\_\-\-\_\-str\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_ad3d21f70d7e366a31ad6fc97dbd2468e}
\hypertarget{classverilog__generator_1_1Port_a543bcf22497b1223689dfa71ed628136}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!array\-\_\-str@{array\-\_\-str}}
\index{array\-\_\-str@{array\-\_\-str}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{array\-\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-array\-\_\-str (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a543bcf22497b1223689dfa71ed628136}
\begin{DoxyVerb}convert the array integer to a string that can be displayed in verilog port
declarations
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1Port_a642131cb676f34f6001fae56e586d132}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!display\-\_\-logic@{display\-\_\-logic}}
\index{display\-\_\-logic@{display\-\_\-logic}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{display\-\_\-logic}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-display\-\_\-logic (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{end}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a642131cb676f34f6001fae56e586d132}
\hypertarget{classverilog__generator_1_1Port_aabb16d350aad41501088c31cdafb74cf}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!display\-\_\-port@{display\-\_\-port}}
\index{display\-\_\-port@{display\-\_\-port}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{display\-\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-display\-\_\-port (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{end}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_aabb16d350aad41501088c31cdafb74cf}
\hypertarget{classverilog__generator_1_1Port_a71569971a55c6a770c57f90a7a0a07b4}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!flip\-\_\-direction@{flip\-\_\-direction}}
\index{flip\-\_\-direction@{flip\-\_\-direction}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{flip\-\_\-direction}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-flip\-\_\-direction (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{Port}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a71569971a55c6a770c57f90a7a0a07b4}
\hypertarget{classverilog__generator_1_1Port_a4c73cf8c4d9e342315e3e16d6903b492}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!name@{name}}
\index{name@{name}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a4c73cf8c4d9e342315e3e16d6903b492}
\hypertarget{classverilog__generator_1_1Port_a4c73cf8c4d9e342315e3e16d6903b492}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!name@{name}}
\index{name@{name}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{n, }
\item[{}]{None}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a4c73cf8c4d9e342315e3e16d6903b492}
\hypertarget{classverilog__generator_1_1Port_a8b2b98d9a590fe243267303755fa6bd2}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!port\-\_\-name@{port\-\_\-name}}
\index{port\-\_\-name@{port\-\_\-name}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{port\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-port\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a8b2b98d9a590fe243267303755fa6bd2}
\hypertarget{classverilog__generator_1_1Port_a178f35dae82ee7c28c186523a2686bd7}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!set\-\_\-physical\-\_\-conn@{set\-\_\-physical\-\_\-conn}}
\index{set\-\_\-physical\-\_\-conn@{set\-\_\-physical\-\_\-conn}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{set\-\_\-physical\-\_\-conn}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-set\-\_\-physical\-\_\-conn (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-name, }
\item[{}]{modules, }
\item[{}]{None}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a178f35dae82ee7c28c186523a2686bd7}
\hypertarget{classverilog__generator_1_1Port_a135b3a72ead7190ec7904431a0c493ec}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!width\-\_\-str@{width\-\_\-str}}
\index{width\-\_\-str@{width\-\_\-str}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{width\-\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-width\-\_\-str (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_a135b3a72ead7190ec7904431a0c493ec}
\begin{DoxyVerb}convert the width integer to a string that can be displayed in verilog port
declarations
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1Port_ac99dae90da0d5a3d99e91955bad1cf86}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!wire\-\_\-name@{wire\-\_\-name}}
\index{wire\-\_\-name@{wire\-\_\-name}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{wire\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Port.\-wire\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1Port_ac99dae90da0d5a3d99e91955bad1cf86}


\subsection{Member Data Documentation}
\hypertarget{classverilog__generator_1_1Port_a7b2a8292d0545a4cf35ac056b2570d2e}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!dir@{dir}}
\index{dir@{dir}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{dir}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Port.\-dir}}\label{classverilog__generator_1_1Port_a7b2a8292d0545a4cf35ac056b2570d2e}
\hypertarget{classverilog__generator_1_1Port_a0ea87b8342a1ac4fe26ef336eab5c3cf}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!dir2int@{dir2int}}
\index{dir2int@{dir2int}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{dir2int}]{\setlength{\rightskip}{0pt plus 5cm}dictionary verilog\-\_\-generator.\-Port.\-dir2int = \{\char`\"{}input\char`\"{}\-:0, \char`\"{}output\char`\"{}\-:1\}\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1Port_a0ea87b8342a1ac4fe26ef336eab5c3cf}
\hypertarget{classverilog__generator_1_1Port_aeae9d721aea818e4632e95841cfd3c9e}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!dst@{dst}}
\index{dst@{dst}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{dst}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Port.\-dst}}\label{classverilog__generator_1_1Port_aeae9d721aea818e4632e95841cfd3c9e}
\hypertarget{classverilog__generator_1_1Port_aee949dd28d29fdbab884785abddc2e06}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!end\-\_\-str@{end\-\_\-str}}
\index{end\-\_\-str@{end\-\_\-str}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{end\-\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string verilog\-\_\-generator.\-Port.\-end\-\_\-str = \char`\"{}\char`\"{}\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1Port_aee949dd28d29fdbab884785abddc2e06}
\hypertarget{classverilog__generator_1_1Port_a32e2aa34b25401e3b4cdfe996d236d9b}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!int2dir@{int2dir}}
\index{int2dir@{int2dir}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{int2dir}]{\setlength{\rightskip}{0pt plus 5cm}dictionary verilog\-\_\-generator.\-Port.\-int2dir = \{v\-:k for k, v in dir2int.\-items()\}\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1Port_a32e2aa34b25401e3b4cdfe996d236d9b}
\hypertarget{classverilog__generator_1_1Port_a628bc4ff9e6134c811e34bc9cd0b079c}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!phy\-\_\-dst@{phy\-\_\-dst}}
\index{phy\-\_\-dst@{phy\-\_\-dst}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{phy\-\_\-dst}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Port.\-phy\-\_\-dst}}\label{classverilog__generator_1_1Port_a628bc4ff9e6134c811e34bc9cd0b079c}
\hypertarget{classverilog__generator_1_1Port_a9f897dd8b1f10342ea181e7cf3d80af3}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!self@{self}}
\index{self@{self}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{self}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Port.\-self = $\sim$self\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1Port_a9f897dd8b1f10342ea181e7cf3d80af3}
\hypertarget{classverilog__generator_1_1Port_a3f3622f36b1f3f9ee2318e94b79a55bb}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!width@{width}}
\index{width@{width}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{width}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Port.\-width}}\label{classverilog__generator_1_1Port_a3f3622f36b1f3f9ee2318e94b79a55bb}
\hypertarget{classverilog__generator_1_1Port_aa1ecb52cdeafd852c6e6fb75c9c1b5b4}{\index{verilog\-\_\-generator\-::\-Port@{verilog\-\_\-generator\-::\-Port}!x@{x}}
\index{x@{x}!verilog_generator::Port@{verilog\-\_\-generator\-::\-Port}}
\subsubsection[{x}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Port.\-x = t3)\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1Port_aa1ecb52cdeafd852c6e6fb75c9c1b5b4}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{verilog__generator_8py}{verilog\-\_\-generator.\-py}\end{DoxyCompactItemize}
