# TCL File Generated by Component Editor 18.1
# Sat May 09 15:07:58 CEST 2020
# DO NOT MODIFY


# 
# eth_rx "eth_rx" v1.0
#  2020.05.09.15:07:58
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module eth_rx
# 
set_module_property DESCRIPTION ""
set_module_property NAME eth_rx
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME eth_rx
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL eth_rx
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file eth_rx.v VERILOG PATH ../../../src/eth_rx.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter MMU_SIZE INTEGER 10
set_parameter_property MMU_SIZE DEFAULT_VALUE 10
set_parameter_property MMU_SIZE DISPLAY_NAME MMU_SIZE
set_parameter_property MMU_SIZE TYPE INTEGER
set_parameter_property MMU_SIZE UNITS None
set_parameter_property MMU_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MMU_SIZE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point receive
# 
add_interface receive avalon_streaming end
set_interface_property receive associatedClock clock
set_interface_property receive associatedReset reset_sink
set_interface_property receive dataBitsPerSymbol 8
set_interface_property receive errorDescriptor ""
set_interface_property receive firstSymbolInHighOrderBits true
set_interface_property receive maxChannel 0
set_interface_property receive readyLatency 0
set_interface_property receive ENABLED true
set_interface_property receive EXPORT_OF ""
set_interface_property receive PORT_NAME_MAP ""
set_interface_property receive CMSIS_SVD_VARIABLES ""
set_interface_property receive SVD_ADDRESS_GROUP ""

add_interface_port receive startofpacket startofpacket Input 1
add_interface_port receive valid valid Input 1
add_interface_port receive ready ready Output 1
add_interface_port receive error error Input 6
add_interface_port receive data data Input 8
add_interface_port receive endofpacket endofpacket Input 1
add_interface_port receive mod empty Input 2


# 
# connection point rx_tx
# 
add_interface rx_tx conduit end
set_interface_property rx_tx associatedClock clock
set_interface_property rx_tx associatedReset reset_sink
set_interface_property rx_tx ENABLED true
set_interface_property rx_tx EXPORT_OF ""
set_interface_property rx_tx PORT_NAME_MAP ""
set_interface_property rx_tx CMSIS_SVD_VARIABLES ""
set_interface_property rx_tx SVD_ADDRESS_GROUP ""

add_interface_port rx_tx rx_error rx_error Output 8
add_interface_port rx_tx host_mac host_mac Output 48


# 
# connection point rx_mac_misc_connection
# 
add_interface rx_mac_misc_connection conduit end
set_interface_property rx_mac_misc_connection associatedClock clock
set_interface_property rx_mac_misc_connection associatedReset reset_sink
set_interface_property rx_mac_misc_connection ENABLED true
set_interface_property rx_mac_misc_connection EXPORT_OF ""
set_interface_property rx_mac_misc_connection PORT_NAME_MAP ""
set_interface_property rx_mac_misc_connection CMSIS_SVD_VARIABLES ""
set_interface_property rx_mac_misc_connection SVD_ADDRESS_GROUP ""

add_interface_port rx_mac_misc_connection dsav ff_rx_dsav Input 1
add_interface_port rx_mac_misc_connection a_empty ff_rx_a_empty Input 1
add_interface_port rx_mac_misc_connection a_full ff_rx_a_full Input 1
add_interface_port rx_mac_misc_connection err_stat rx_err_stat Input 18
add_interface_port rx_mac_misc_connection frm_type rx_frm_type Input 4


# 
# connection point mpu_rx
# 
add_interface mpu_rx conduit end
set_interface_property mpu_rx associatedClock clock
set_interface_property mpu_rx associatedReset reset_sink
set_interface_property mpu_rx ENABLED true
set_interface_property mpu_rx EXPORT_OF ""
set_interface_property mpu_rx PORT_NAME_MAP ""
set_interface_property mpu_rx CMSIS_SVD_VARIABLES ""
set_interface_property mpu_rx SVD_ADDRESS_GROUP ""

add_interface_port mpu_rx mpu_ready mpu_ready Input 1
add_interface_port mpu_rx activation activation Output 8
add_interface_port mpu_rx bias bias Output 24
add_interface_port mpu_rx buffer_a_b buffer_a_b Output 1
add_interface_port mpu_rx buffer_a_data buffer_a_data Output 8
add_interface_port mpu_rx buffer_a_idx buffer_a_idx Output 5
add_interface_port mpu_rx buffer_b_data buffer_b_data Output 8
add_interface_port mpu_rx buffer_b_idx buffer_b_idx Output 5
add_interface_port mpu_rx buffer_stop buffer_ab_stop Output 1
add_interface_port mpu_rx dim_x dim_x Output 8
add_interface_port mpu_rx dim_y dim_y Output 8
add_interface_port mpu_rx load load Output 1
add_interface_port mpu_rx multiply multiply Output 1
add_interface_port mpu_rx pooling pooling Output 8

