; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_abs_div_isnan_lt_mul_pow_sub_where_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 7, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = and i32 %7, 127, !dbg !12
  %9 = or disjoint i32 %6, %8, !dbg !13
  %10 = icmp slt i32 %9, 256, !dbg !14
  %11 = sext i32 %9 to i64, !dbg !15
  %12 = getelementptr float, ptr addrspace(1) %0, i64 %11, !dbg !15
  %13 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %12, i1 %10) #2, !dbg !16
  %14 = bitcast i32 %13 to float, !dbg !16
  %15 = getelementptr float, ptr addrspace(1) %1, i64 %11, !dbg !17
  %16 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %15, i1 %10) #2, !dbg !18
  %17 = bitcast i32 %16 to float, !dbg !18
  %18 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not.i = icmp eq i32 %18, 0, !dbg !19
  %19 = tail call float @llvm.nvvm.fabs.ftz.f(float %17) #2, !dbg !19
  %20 = tail call float @llvm.nvvm.fabs.f(float %17) #2, !dbg !19
  %.0.i = select i1 %.not.i, float %20, float %19, !dbg !19
  %21 = fcmp ord float %.0.i, 0.000000e+00, !dbg !19
  %22 = select i1 %21, float %17, float %14, !dbg !20
  %23 = fsub float %14, %22, !dbg !21
  %24 = tail call float @llvm.fabs.f32(float %23), !dbg !22
  %25 = fcmp olt float %24, 0x3FBC71C720000000, !dbg !23
  %26 = fmul float %23, %23, !dbg !24
  %27 = fmul float %26, 5.000000e-01, !dbg !25
  %28 = fmul float %27, 9.000000e+00, !dbg !26
  %29 = fadd float %24, 0xBFAC71C720000000, !dbg !27
  %30 = select i1 %25, float %28, float %29, !dbg !28
  %31 = getelementptr float, ptr addrspace(1) %2, i64 %11, !dbg !29
  %32 = bitcast float %30 to i32, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %32, ptr addrspace(1) %31, i1 %10) #2, !dbg !30
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ct4m4d32b3ipvdubnbnkovp7t7fl545otsjboahapkedotalrdg4.py", directory: "inductor_cache/t4")
!4 = !{ptr @triton_poi_fused_abs_div_isnan_lt_mul_pow_sub_where_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_abs_div_isnan_lt_mul_pow_sub_where_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_abs_div_isnan_lt_mul_pow_sub_where_0", linkageName: "triton_poi_fused_abs_div_isnan_lt_mul_pow_sub_where_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 26, column: 30, scope: !7)
!18 = !DILocation(line: 26, column: 35, scope: !7)
!19 = !DILocation(line: 27, column: 27, scope: !7)
!20 = !DILocation(line: 28, column: 32, scope: !7)
!21 = !DILocation(line: 29, column: 18, scope: !7)
!22 = !DILocation(line: 30, column: 23, scope: !7)
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 18, scope: !7)
!25 = !DILocation(line: 35, column: 19, scope: !7)
!26 = !DILocation(line: 37, column: 20, scope: !7)
!27 = !DILocation(line: 39, column: 19, scope: !7)
!28 = !DILocation(line: 40, column: 34, scope: !7)
!29 = !DILocation(line: 41, column: 25, scope: !7)
!30 = !DILocation(line: 41, column: 37, scope: !7)
!31 = !DILocation(line: 41, column: 4, scope: !7)
