<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proj1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motheboard_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="motheboard_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="motheboard_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motheboard_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="motherboard.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="motherboard.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="motherboard.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="processador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="processador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rom_descodificacao_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rom_descodificacao_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rom_descodificacao_TB_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1677960257" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1677960257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677962011" xil_pn:in_ck="-2278651678685186039" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1677962011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RegistoA.vhd"/>
      <outfile xil_pn:name="RegistoB.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_TB.vhd"/>
      <outfile xil_pn:name="gesto_perifericos_TB.vhd"/>
      <outfile xil_pn:name="gestor_perifericos.vhd"/>
      <outfile xil_pn:name="memoria_instrocoes.vhd"/>
      <outfile xil_pn:name="memoria_instrocoes_TB.vhd"/>
      <outfile xil_pn:name="motheboard_TB.vhd"/>
      <outfile xil_pn:name="motherboard.vhd"/>
      <outfile xil_pn:name="muxPc.vhd"/>
      <outfile xil_pn:name="muxR.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="pc_TB.vhd"/>
      <outfile xil_pn:name="processador.vhd"/>
      <outfile xil_pn:name="ram_TB.vhd"/>
      <outfile xil_pn:name="registo_flags.vhd"/>
      <outfile xil_pn:name="registo_flagsTB.vhd"/>
      <outfile xil_pn:name="resgisto_a_TB.vhd"/>
      <outfile xil_pn:name="resgisto_b_TB.vhd"/>
      <outfile xil_pn:name="rom_descudificacao.vhd"/>
      <outfile xil_pn:name="rom_descudificacao_TB.vhd"/>
      <outfile xil_pn:name="test_muxPC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1677960257" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7538494081256328592" xil_pn:start_ts="1677960257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677960257" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6964266021764009106" xil_pn:start_ts="1677960257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677960257" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-779174525106464676" xil_pn:start_ts="1677960257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677962011" xil_pn:in_ck="-2278651678685186039" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1677962011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RegistoA.vhd"/>
      <outfile xil_pn:name="RegistoB.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_TB.vhd"/>
      <outfile xil_pn:name="gesto_perifericos_TB.vhd"/>
      <outfile xil_pn:name="gestor_perifericos.vhd"/>
      <outfile xil_pn:name="memoria_instrocoes.vhd"/>
      <outfile xil_pn:name="memoria_instrocoes_TB.vhd"/>
      <outfile xil_pn:name="motheboard_TB.vhd"/>
      <outfile xil_pn:name="motherboard.vhd"/>
      <outfile xil_pn:name="muxPc.vhd"/>
      <outfile xil_pn:name="muxR.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="pc_TB.vhd"/>
      <outfile xil_pn:name="processador.vhd"/>
      <outfile xil_pn:name="ram_TB.vhd"/>
      <outfile xil_pn:name="registo_flags.vhd"/>
      <outfile xil_pn:name="registo_flagsTB.vhd"/>
      <outfile xil_pn:name="resgisto_a_TB.vhd"/>
      <outfile xil_pn:name="resgisto_b_TB.vhd"/>
      <outfile xil_pn:name="rom_descudificacao.vhd"/>
      <outfile xil_pn:name="rom_descudificacao_TB.vhd"/>
      <outfile xil_pn:name="test_muxPC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1677962016" xil_pn:in_ck="-2278651678685186039" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5495572629516580656" xil_pn:start_ts="1677962011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="motheboard_TB_beh.prj"/>
      <outfile xil_pn:name="motheboard_TB_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1677962017" xil_pn:in_ck="697770606258539020" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7636903132423046525" xil_pn:start_ts="1677962016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="motheboard_TB_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
