[{"name": "\u9673\u5f65\u9716", "email": "ylchen@csie.ntut.edu.tw", "latestUpdate": "2012-02-01 14:13:42", "objective": "1.\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e4b\u539f\u5247\u8207\u65b9\u6cd5\uff0c2. ASM (Algorithm State Machine) Chart \u4e4b\u61c9\u7528\u8207\u5e8f\u5411\u908f\u8f2f\u65b9\u6cd5\uff1a\u50b3\u7d71\u5f0f\u5408\u6210\u6cd5\u3001\u591a\u5de5\u5668\u63a7\u5236\u6cd5\u3001One-Hot \u6cd5\u3001ROM-Based \u6cd5\uff0c3. SSI/MSI \u5143\u4ef6\uff0c4.\u4f7f\u7528 SSI/MSI \u57fa\u672c\u5143\u4ef6\u89e3\u6c7a\u908f\u8f2f\u554f\u984c\uff0c5.\u63a1\u7528\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e4b\u539f\u7406\u8207\u65b9\u6cd5\uff0c\u5229\u7528 ASIC\u4e4b\u57fa\u672c\u5143\u4ef6\uff0c\u518d\u914d\u5408\u57fa\u672c\u9598\u8a2d\u8a08 ALU\u3001CPU \u63a7\u5236\u5668\u3001\u4e2d\u65b7\u63a7\u5236\u5668\u3001DMA \u63a7\u5236\u5668\u7b49IC\u5143\u4ef6\uff0c6.Bit-Slice \u8a08\u7b97\u6a5f\u8a2d\u8a08\uff0c7.\u5fae\u7a0b\u5f0f\u8a2d\u8a08\uff0c8.Hardwired CPU\u8a2d\u8a08\u3002", "schedule": "1. Brief Review of Digital Logic Design (1 week)\r\n2. Introduction to CAD Tools \u2013 VHDL Language (2 weeks)\r\n3. Number Representation and Arithmetic Circuits (1 week)\r\n4. Combinational Logic Systems (2 weeks)\r\n5. Hierarchy in Large Circuit System Design(1 week)\r\n6. Midterm Exam\r\n7. Basic Elements of Sequential Circuits (2 weeks)\r\n8. Synchronous Sequential Circuits and Finite State Machines (2 weeks)\r\n9. Processor Designs, and FPGA System Implementation(2 weeks)\r\n10. Advanced Topics in VHDL Design (2 weeks)\r\n11. Final Project.", "scorePolicy": "Lab Practices & Reports: 50%\r\nMid-term Exam: 20%\r\nFinal Project: 30%", "materials": "1.\u201cFundamentals of Digital Logic With VHDL Design\u201d, 2nd Edition, Stephen Brown and Zvonko Vranesic, McGraw \u2013Hill\uff08\u6ec4\u6d77\u66f8\u5c40\u4ee3\u7406\uff09, 2005.\r\n2. \u4e2d\u8b6f\u672c: \u6578\u4f4d\u908f\u8f2f\uff0d\u4f7f\u7528VHDL\u8a2d\u8a08 \u9ec3\u9756\u9594\u8b6f \u6ec4\u6d77\u66f8\u5c40\r\n3. \u5be6\u9a57\u8b1b\u7fa9", "foreignLanguageTextbooks": false}]