{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638588375897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638588375903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 21:26:15 2021 " "Processing started: Fri Dec 03 21:26:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638588375903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1638588375903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off tetris -c tetris " "Command: quartus_pow --read_settings_files=off --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1638588375903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1638588376390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1638588376399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1638588376399 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1638588377242 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638588377284 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1638588377284 ""}
{ "Info" "ISTA_SDC_FOUND" "tetris_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'tetris_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1638588377327 ""}
{ "Info" "ISTA_SDC_FOUND" "tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1638588377338 ""}
{ "Info" "ISTA_SDC_FOUND" "tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1638588377343 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[4\]~2\|combout " "Node \"fp0\|x1\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector5~0\|datad " "Node \"fp0\|Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector5~0\|combout " "Node \"fp0\|Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[4\]~2\|datad " "Node \"fp0\|x1\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[4\]~2\|combout " "Node \"fp0\|x0\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector0~0\|datac " "Node \"fp0\|Selector0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector0~0\|combout " "Node \"fp0\|Selector0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[4\]~2\|datad " "Node \"fp0\|x0\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[4\]~2\|combout " "Node \"fp0\|x2\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector10~0\|datac " "Node \"fp0\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector10~0\|combout " "Node \"fp0\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[4\]~2\|datac " "Node \"fp0\|x2\[4\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377370 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[4\]~2\|combout " "Node \"fp0\|x3\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector15~0\|datad " "Node \"fp0\|Selector15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector15~0\|combout " "Node \"fp0\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[4\]~2\|datac " "Node \"fp0\|x3\[4\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[0\]~18\|combout " "Node \"fp0\|x1\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector9~0\|datac " "Node \"fp0\|Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector9~0\|combout " "Node \"fp0\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[0\]~18\|datac " "Node \"fp0\|x1\[0\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[1\]~14\|combout " "Node \"fp0\|x1\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector8~0\|datad " "Node \"fp0\|Selector8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector8~0\|combout " "Node \"fp0\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[1\]~14\|datad " "Node \"fp0\|x1\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[2\]~10\|combout " "Node \"fp0\|x1\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector7~0\|datac " "Node \"fp0\|Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector7~0\|combout " "Node \"fp0\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[2\]~10\|datad " "Node \"fp0\|x1\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[3\]~6\|combout " "Node \"fp0\|x1\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector6~0\|datac " "Node \"fp0\|Selector6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector6~0\|combout " "Node \"fp0\|Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x1\[3\]~6\|datad " "Node \"fp0\|x1\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[3\]~10\|combout " "Node \"fp0\|y1\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector28~0\|datac " "Node \"fp0\|Selector28~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector28~0\|combout " "Node \"fp0\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[3\]~10\|datad " "Node \"fp0\|y1\[3\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[5\]~2\|combout " "Node \"fp0\|y1\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector26~0\|datac " "Node \"fp0\|Selector26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector26~0\|combout " "Node \"fp0\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[5\]~2\|datad " "Node \"fp0\|y1\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377371 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[0\]~22\|combout " "Node \"fp0\|y1\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector31~0\|datad " "Node \"fp0\|Selector31~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector31~0\|combout " "Node \"fp0\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[0\]~22\|datac " "Node \"fp0\|y1\[0\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[1\]~18\|combout " "Node \"fp0\|y1\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector30~0\|datac " "Node \"fp0\|Selector30~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector30~0\|combout " "Node \"fp0\|Selector30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[1\]~18\|datad " "Node \"fp0\|y1\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377372 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[2\]~14\|combout " "Node \"fp0\|y1\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector29~0\|datac " "Node \"fp0\|Selector29~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector29~0\|combout " "Node \"fp0\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[2\]~14\|datac " "Node \"fp0\|y1\[2\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[5\]~2\|combout " "Node \"fp0\|y0\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector20~0\|datac " "Node \"fp0\|Selector20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector20~0\|combout " "Node \"fp0\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[5\]~2\|datad " "Node \"fp0\|y0\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[5\]~2\|combout " "Node \"fp0\|y2\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector32~0\|datad " "Node \"fp0\|Selector32~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector32~0\|combout " "Node \"fp0\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[5\]~2\|datad " "Node \"fp0\|y2\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[4\]~6\|combout " "Node \"fp0\|y1\[4\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector27~0\|datac " "Node \"fp0\|Selector27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector27~0\|combout " "Node \"fp0\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y1\[4\]~6\|datad " "Node \"fp0\|y1\[4\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[5\]~2\|combout " "Node \"fp0\|y3\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector38~0\|datad " "Node \"fp0\|Selector38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector38~0\|combout " "Node \"fp0\|Selector38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[5\]~2\|datad " "Node \"fp0\|y3\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[0\]~18\|combout " "Node \"fp0\|x3\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector19~0\|datac " "Node \"fp0\|Selector19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector19~0\|combout " "Node \"fp0\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[0\]~18\|datad " "Node \"fp0\|x3\[0\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377373 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[4\]~6\|combout " "Node \"fp0\|y3\[4\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector39~0\|datac " "Node \"fp0\|Selector39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector39~0\|combout " "Node \"fp0\|Selector39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[4\]~6\|datad " "Node \"fp0\|y3\[4\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[3\]~10\|combout " "Node \"fp0\|y3\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector40~0\|datad " "Node \"fp0\|Selector40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector40~0\|combout " "Node \"fp0\|Selector40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[3\]~10\|datac " "Node \"fp0\|y3\[3\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[0\]~22\|combout " "Node \"fp0\|y3\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector43~0\|datac " "Node \"fp0\|Selector43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector43~0\|combout " "Node \"fp0\|Selector43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[0\]~22\|datad " "Node \"fp0\|y3\[0\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[1\]~18\|combout " "Node \"fp0\|y3\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector42~0\|datad " "Node \"fp0\|Selector42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector42~0\|combout " "Node \"fp0\|Selector42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[1\]~18\|datad " "Node \"fp0\|y3\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[2\]~14\|combout " "Node \"fp0\|y3\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector41~0\|datad " "Node \"fp0\|Selector41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector41~0\|combout " "Node \"fp0\|Selector41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y3\[2\]~14\|datad " "Node \"fp0\|y3\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[1\]~14\|combout " "Node \"fp0\|x3\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector18~0\|datac " "Node \"fp0\|Selector18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector18~0\|combout " "Node \"fp0\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[1\]~14\|datac " "Node \"fp0\|x3\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[3\]~6\|combout " "Node \"fp0\|x3\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector16~0\|datac " "Node \"fp0\|Selector16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector16~0\|combout " "Node \"fp0\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[3\]~6\|datad " "Node \"fp0\|x3\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[2\]~10\|combout " "Node \"fp0\|x3\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector17~0\|datad " "Node \"fp0\|Selector17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector17~0\|combout " "Node \"fp0\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x3\[2\]~10\|datac " "Node \"fp0\|x3\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377374 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[3\]~10\|combout " "Node \"fp0\|y0\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector22~0\|datad " "Node \"fp0\|Selector22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector22~0\|combout " "Node \"fp0\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[3\]~10\|datad " "Node \"fp0\|y0\[3\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[2\]~14\|combout " "Node \"fp0\|y0\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector23~0\|datad " "Node \"fp0\|Selector23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector23~0\|combout " "Node \"fp0\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[2\]~14\|datad " "Node \"fp0\|y0\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[1\]~18\|combout " "Node \"fp0\|y0\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector24~0\|datac " "Node \"fp0\|Selector24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector24~0\|combout " "Node \"fp0\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[1\]~18\|datac " "Node \"fp0\|y0\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[0\]~22\|combout " "Node \"fp0\|y0\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector25~0\|datad " "Node \"fp0\|Selector25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector25~0\|combout " "Node \"fp0\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[0\]~22\|datac " "Node \"fp0\|y0\[0\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[1\]~14\|combout " "Node \"fp0\|x0\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector3~0\|datac " "Node \"fp0\|Selector3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector3~0\|combout " "Node \"fp0\|Selector3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[1\]~14\|datad " "Node \"fp0\|x0\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[0\]~18\|combout " "Node \"fp0\|x0\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector4~0\|datac " "Node \"fp0\|Selector4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector4~0\|combout " "Node \"fp0\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[0\]~18\|datad " "Node \"fp0\|x0\[0\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[2\]~10\|combout " "Node \"fp0\|x0\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector2~0\|datac " "Node \"fp0\|Selector2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector2~0\|combout " "Node \"fp0\|Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[2\]~10\|datad " "Node \"fp0\|x0\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[3\]~6\|combout " "Node \"fp0\|x0\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector1~0\|datac " "Node \"fp0\|Selector1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector1~0\|combout " "Node \"fp0\|Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x0\[3\]~6\|datad " "Node \"fp0\|x0\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[4\]~6\|combout " "Node \"fp0\|y0\[4\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector21~0\|datad " "Node \"fp0\|Selector21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector21~0\|combout " "Node \"fp0\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y0\[4\]~6\|datad " "Node \"fp0\|y0\[4\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377375 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377375 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[3\]~10\|combout " "Node \"fp0\|y2\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector34~0\|datad " "Node \"fp0\|Selector34~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector34~0\|combout " "Node \"fp0\|Selector34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[3\]~10\|datac " "Node \"fp0\|y2\[3\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[1\]~18\|combout " "Node \"fp0\|y2\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector36~0\|datad " "Node \"fp0\|Selector36~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector36~0\|combout " "Node \"fp0\|Selector36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[1\]~18\|datac " "Node \"fp0\|y2\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[3\]~6\|combout " "Node \"fp0\|x2\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector11~0\|datad " "Node \"fp0\|Selector11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector11~0\|combout " "Node \"fp0\|Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[3\]~6\|datad " "Node \"fp0\|x2\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[0\]~22\|combout " "Node \"fp0\|y2\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector37~0\|datac " "Node \"fp0\|Selector37~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector37~0\|combout " "Node \"fp0\|Selector37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[0\]~22\|datad " "Node \"fp0\|y2\[0\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[2\]~10\|combout " "Node \"fp0\|x2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector12~0\|datac " "Node \"fp0\|Selector12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector12~0\|combout " "Node \"fp0\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[2\]~10\|datac " "Node \"fp0\|x2\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[1\]~14\|combout " "Node \"fp0\|x2\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector13~0\|datad " "Node \"fp0\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector13~0\|combout " "Node \"fp0\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[1\]~14\|datad " "Node \"fp0\|x2\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[0\]~18\|combout " "Node \"fp0\|x2\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector14~0\|datac " "Node \"fp0\|Selector14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector14~0\|combout " "Node \"fp0\|Selector14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|x2\[0\]~18\|datac " "Node \"fp0\|x2\[0\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[2\]~14\|combout " "Node \"fp0\|y2\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector35~0\|datac " "Node \"fp0\|Selector35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector35~0\|combout " "Node \"fp0\|Selector35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[2\]~14\|datac " "Node \"fp0\|y2\[2\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377376 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377376 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[4\]~6\|combout " "Node \"fp0\|y2\[4\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377377 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector33~0\|datad " "Node \"fp0\|Selector33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377377 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|Selector33~0\|combout " "Node \"fp0\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377377 ""} { "Warning" "WSTA_SCC_NODE" "fp0\|y2\[4\]~6\|datad " "Node \"fp0\|y2\[4\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638588377377 ""}  } { { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 113 -1 0 } } { "falling_piece.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1638588377377 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tetris_soc:u0\|tetris_soc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register tetris_soc:u0\|tetris_soc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638588377385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1638588377385 "|tetris|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] vga_controller:vga0\|vs " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638588377385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1638588377385 "|tetris|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|vs vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|vs is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638588377385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1638588377385 "|tetris|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "game_logic:g0\|curr_state.spawn " "Node: game_logic:g0\|curr_state.spawn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch falling_piece:fp0\|y3\[4\]~5 game_logic:g0\|curr_state.spawn " "Latch falling_piece:fp0\|y3\[4\]~5 is being clocked by game_logic:g0\|curr_state.spawn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638588377385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1638588377385 "|tetris|game_logic:g0|curr_state.spawn"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638588377386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1638588377386 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638588377439 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638588377439 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1638588377439 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638588377440 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638588377440 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638588377440 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1638588377440 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1638588377516 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1638588377529 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1638588377599 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1638588377825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1638588377940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1638588379785 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.173 millions of transitions / sec " "Average toggle rate for this design is 0.173 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1638588381817 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "107.26 mW " "Total thermal power estimate for the design is 107.26 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1638588382109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 234 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5039 " "Peak virtual memory: 5039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638588382371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 03 21:26:22 2021 " "Processing ended: Fri Dec 03 21:26:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638588382371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638588382371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638588382371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1638588382371 ""}
