// Seed: 1628728200
module module_0 (
    output tri id_0#(
        .id_30(1),
        .id_31(1'h0)
    ),
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wire id_6
    , id_32,
    output wire id_7,
    output wand id_8,
    input wor id_9,
    input wire id_10,
    input wire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input tri id_20,
    input supply0 id_21,
    output uwire id_22,
    input uwire id_23,
    output uwire id_24,
    output wor id_25,
    output wor id_26,
    output uwire id_27,
    input uwire id_28
);
  wire id_33;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wand id_7;
  id_8(
      .id_0(id_5),
      .id_1(id_4),
      .id_2(),
      .id_3(id_7),
      .id_4(id_1),
      .id_5(),
      .id_6(1),
      .id_7(1'h0),
      .id_8(1'b0),
      .id_9(),
      .id_10(id_7),
      .id_11(id_5),
      .id_12(1),
      .id_13(1),
      .id_14(!1),
      .id_15(id_0),
      .id_16(id_2),
      .id_17(id_7 < (id_3)),
      .id_18(1'b0)
  );
  always begin
    id_1 = id_7 - id_0;
  end
  module_0(
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_1,
      id_5,
      id_2,
      id_2,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_4,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
