<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3807" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3807{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3807{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3807{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3807{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t5_3807{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t6_3807{left:96px;bottom:1054px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t7_3807{left:96px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#t8_3807{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_3807{left:70px;bottom:657px;}
#ta_3807{left:96px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3807{left:420px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3807{left:96px;bottom:644px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_3807{left:70px;bottom:594px;letter-spacing:-0.09px;}
#te_3807{left:156px;bottom:594px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tf_3807{left:70px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3807{left:70px;bottom:553px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_3807{left:70px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3807{left:70px;bottom:510px;}
#tj_3807{left:96px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_3807{left:96px;bottom:497px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3807{left:70px;bottom:470px;}
#tm_3807{left:96px;bottom:474px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tn_3807{left:96px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3807{left:70px;bottom:430px;}
#tp_3807{left:96px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tq_3807{left:96px;bottom:417px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3807{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3807{left:70px;bottom:354px;letter-spacing:-0.15px;}
#tt_3807{left:118px;bottom:354px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tu_3807{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tv_3807{left:70px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3807{left:279px;bottom:705px;letter-spacing:0.12px;word-spacing:0.02px;}
#tx_3807{left:381px;bottom:705px;letter-spacing:0.14px;word-spacing:-0.04px;}
#ty_3807{left:752px;bottom:739px;letter-spacing:-0.02px;}
#tz_3807{left:126px;bottom:971px;letter-spacing:-0.15px;}
#t10_3807{left:771px;bottom:971px;}
#t11_3807{left:760px;bottom:971px;}
#t12_3807{left:750px;bottom:971px;}
#t13_3807{left:740px;bottom:971px;}
#t14_3807{left:730px;bottom:971px;}
#t15_3807{left:720px;bottom:971px;}
#t16_3807{left:700px;bottom:971px;}
#t17_3807{left:689px;bottom:971px;}
#t18_3807{left:680px;bottom:971px;}
#t19_3807{left:658px;bottom:971px;letter-spacing:-0.15px;}
#t1a_3807{left:644px;bottom:971px;letter-spacing:-0.15px;}
#t1b_3807{left:765px;bottom:945px;}
#t1c_3807{left:765px;bottom:936px;}
#t1d_3807{left:740px;bottom:950px;}
#t1e_3807{left:740px;bottom:941px;}
#t1f_3807{left:742px;bottom:931px;}
#t1g_3807{left:725px;bottom:945px;}
#t1h_3807{left:725px;bottom:936px;}
#t1i_3807{left:700px;bottom:950px;}
#t1j_3807{left:700px;bottom:941px;}
#t1k_3807{left:701px;bottom:931px;}
#t1l_3807{left:685px;bottom:945px;}
#t1m_3807{left:684px;bottom:936px;}
#t1n_3807{left:659px;bottom:950px;}
#t1o_3807{left:659px;bottom:941px;}
#t1p_3807{left:660px;bottom:931px;}
#t1q_3807{left:133px;bottom:859px;letter-spacing:0.03px;word-spacing:0.36px;}
#t1r_3807{left:133px;bottom:842px;letter-spacing:0.03px;word-spacing:0.36px;}
#t1s_3807{left:133px;bottom:824px;word-spacing:0.11px;}
#t1t_3807{left:133px;bottom:807px;letter-spacing:0.06px;word-spacing:0.16px;}
#t1u_3807{left:133px;bottom:790px;letter-spacing:0.11px;word-spacing:-0.24px;}
#t1v_3807{left:180px;bottom:762px;letter-spacing:0.04px;}

.s1_3807{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3807{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3807{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3807{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3807{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3807{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3807{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3807{font-size:9px;font-family:Arial_b5v;color:#000;}
.s9_3807{font-size:8px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3807" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3807Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3807" style="-webkit-user-select: none;"><object width="935" height="1210" data="3807/3807.svg" type="image/svg+xml" id="pdf3807" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3807" class="t s1_3807">Vol. 3B </span><span id="t2_3807" class="t s1_3807">20-99 </span>
<span id="t3_3807" class="t s2_3807">PERFORMANCE MONITORING </span>
<span id="t4_3807" class="t s3_3807">When bit 1 is set, performance counting is enabled in the corresponding fixed-function performance counter to </span>
<span id="t5_3807" class="t s3_3807">increment when the target condition associated with the architecture performance event occurs at ring greater </span>
<span id="t6_3807" class="t s3_3807">than 0. </span>
<span id="t7_3807" class="t s3_3807">Writing 0 to both bits stops the performance counter. Writing 11B causes the counter to increment irrespective </span>
<span id="t8_3807" class="t s3_3807">of privilege levels. </span>
<span id="t9_3807" class="t s4_3807">• </span><span id="ta_3807" class="t s5_3807">PMI field (fourth bit in each 4-bit control) </span><span id="tb_3807" class="t s3_3807">— When set, the logical processor generates an exception </span>
<span id="tc_3807" class="t s3_3807">through its local APIC on overflow condition of the respective fixed-function counter. </span>
<span id="td_3807" class="t s6_3807">20.6.2.2 </span><span id="te_3807" class="t s6_3807">Global Counter Control Facilities </span>
<span id="tf_3807" class="t s3_3807">Processors based on Intel Core microarchitecture provides simplified performance counter control that simplifies </span>
<span id="tg_3807" class="t s3_3807">the most frequent operations in programming performance events, i.e., enabling/disabling event counting and </span>
<span id="th_3807" class="t s3_3807">checking the status of counter overflows. This is done by the following three MSRs: </span>
<span id="ti_3807" class="t s4_3807">• </span><span id="tj_3807" class="t s3_3807">MSR_PERF_GLOBAL_CTRL enables/disables event counting for all or any combination of fixed-function PMCs </span>
<span id="tk_3807" class="t s3_3807">(IA32_FIXED_CTRx) or general-purpose PMCs via a single WRMSR. </span>
<span id="tl_3807" class="t s4_3807">• </span><span id="tm_3807" class="t s3_3807">MSR_PERF_GLOBAL_STATUS allows software to query counter overflow conditions on any combination of </span>
<span id="tn_3807" class="t s3_3807">fixed-function PMCs (IA32_FIXED_CTRx) or general-purpose PMCs via a single RDMSR. </span>
<span id="to_3807" class="t s4_3807">• </span><span id="tp_3807" class="t s3_3807">MSR_PERF_GLOBAL_OVF_CTRL allows software to clear counter overflow conditions on any combination of </span>
<span id="tq_3807" class="t s3_3807">fixed-function PMCs (IA32_FIXED_CTRx) or general-purpose PMCs via a single WRMSR. </span>
<span id="tr_3807" class="t s3_3807">MSR_PERF_GLOBAL_CTRL MSR provides single-bit controls to enable counting in each performance counter (see </span>
<span id="ts_3807" class="t s3_3807">Figure </span><span id="tt_3807" class="t s3_3807">20-44). Each enable bit in MSR_PERF_GLOBAL_CTRL is AND’ed with the enable bits for all privilege levels in </span>
<span id="tu_3807" class="t s3_3807">the respective IA32_PERFEVTSELx or IA32_FIXED_CTR_CTRL MSRs to start/stop the counting of respective </span>
<span id="tv_3807" class="t s3_3807">counters. Counting is enabled if the AND’ed results is true; counting is disabled when the result is false. </span>
<span id="tw_3807" class="t s7_3807">Figure 20-43. </span><span id="tx_3807" class="t s7_3807">Layout of IA32_FIXED_CTR_CTRL MSR </span>
<span id="ty_3807" class="t s8_3807">SDM30265 </span>
<span id="tz_3807" class="t s8_3807">63 </span><span id="t10_3807" class="t s8_3807">0 </span><span id="t11_3807" class="t s8_3807">1 </span><span id="t12_3807" class="t s8_3807">2 </span><span id="t13_3807" class="t s8_3807">3 </span><span id="t14_3807" class="t s8_3807">4 </span><span id="t15_3807" class="t s8_3807">5 </span><span id="t16_3807" class="t s8_3807">7 </span><span id="t17_3807" class="t s8_3807">8 </span><span id="t18_3807" class="t s8_3807">9 </span><span id="t19_3807" class="t s8_3807">11 </span><span id="t1a_3807" class="t s8_3807">12 </span>
<span id="t1b_3807" class="t s9_3807">E </span>
<span id="t1c_3807" class="t s9_3807">N </span>
<span id="t1d_3807" class="t s9_3807">P </span>
<span id="t1e_3807" class="t s9_3807">M </span>
<span id="t1f_3807" class="t s9_3807">I </span>
<span id="t1g_3807" class="t s9_3807">E </span>
<span id="t1h_3807" class="t s9_3807">N </span>
<span id="t1i_3807" class="t s9_3807">P </span>
<span id="t1j_3807" class="t s9_3807">M </span>
<span id="t1k_3807" class="t s9_3807">I </span>
<span id="t1l_3807" class="t s9_3807">E </span>
<span id="t1m_3807" class="t s9_3807">N </span>
<span id="t1n_3807" class="t s9_3807">P </span>
<span id="t1o_3807" class="t s9_3807">M </span>
<span id="t1p_3807" class="t s9_3807">I </span>
<span id="t1q_3807" class="t s8_3807">Cntr2 — Controls for IA32_FIXED_CTR2 </span>
<span id="t1r_3807" class="t s8_3807">Cntr1 — Controls for IA32_FIXED_CTR1 </span>
<span id="t1s_3807" class="t s8_3807">PMI — Enable PMI on overflow </span>
<span id="t1t_3807" class="t s8_3807">Cntr0 — Controls for IA32_FIXED_CTR0 </span>
<span id="t1u_3807" class="t s8_3807">ENABLE — 0: disable; 1: OS; 2: User; 3: All ring levels </span>
<span id="t1v_3807" class="t s8_3807">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
