0.6
2016.4
Jan 23 2017
19:37:30
D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.sim/sim_1/synth/func/CLAdder_tb_func_synth.v,1666780057,verilog,,,,CLAdder;glbl,,,,,,,,
D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sim_1/new/CLAdder_tb.vhd,1666779828,vhdl,,,,cladder_tb,,,,,,,,
