Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 19 10:27:32 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.993        0.000                      0                 1352        0.081        0.000                      0                 1352        2.000        0.000                       0                   483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.993        0.000                      0                 1352        0.081        0.000                      0                 1352        8.750        0.000                       0                   479  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.000        0.000                      0                 1352        0.081        0.000                      0                 1352        8.750        0.000                       0                   479  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 3.305ns (25.020%)  route 9.905ns (74.980%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.967    11.016    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 3.305ns (25.020%)  route 9.905ns (74.980%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.967    11.016    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 3.305ns (25.020%)  route 9.905ns (74.980%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.967    11.016    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 3.305ns (25.109%)  route 9.858ns (74.891%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.919    10.969    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 3.305ns (25.203%)  route 9.808ns (74.797%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.870    10.920    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 3.305ns (25.203%)  route 9.808ns (74.797%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.870    10.920    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 3.305ns (25.203%)  route 9.808ns (74.797%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.870    10.920    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 3.501ns (26.120%)  route 9.903ns (73.880%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.456     8.324    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=30, routed)          1.106     9.553    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X25Y15         LUT2 (Prop_lut2_I1_O)        0.118     9.671 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119/O
                         net (fo=1, routed)           0.652    10.323    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.326    10.649 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.561    11.210    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.300    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 3.501ns (26.132%)  route 9.896ns (73.868%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.456     8.324    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=30, routed)          1.106     9.553    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X25Y15         LUT2 (Prop_lut2_I1_O)        0.118     9.671 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119/O
                         net (fo=1, routed)           0.652    10.323    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.326    10.649 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.555    11.204    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.300    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 3.305ns (25.294%)  route 9.761ns (74.706%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.823    10.873    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.149    17.541    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.009    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  6.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_2_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.503%)  route 0.126ns (43.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.567    -0.442    u_fwrisc_fpga_top/clk_out1
    SLICE_X6Y9           FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  u_fwrisc_fpga_top/program_data_reg[29]/Q
                         net (fo=3, routed)           0.126    -0.152    u_fwrisc_fpga_top/program_data[29]
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.873    -0.169    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
                         clock pessimism             -0.219    -0.387    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.232    u_fwrisc_fpga_top/rom_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.455%)  route 0.268ns (65.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y16         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_fwrisc_fpga_top/u_core/dwdata_reg[6]/Q
                         net (fo=3, routed)           0.268    -0.040    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_0[6]
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]/C
                         clock pessimism              0.029    -0.188    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.066    -0.122    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 3.305ns (25.020%)  route 9.905ns (74.980%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.967    11.016    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 3.305ns (25.020%)  route 9.905ns (74.980%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.967    11.016    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.210ns  (logic 3.305ns (25.020%)  route 9.905ns (74.980%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.967    11.016    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 3.305ns (25.109%)  route 9.858ns (74.891%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.919    10.969    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 3.305ns (25.203%)  route 9.808ns (74.797%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.870    10.920    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 3.305ns (25.203%)  route 9.808ns (74.797%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.870    10.920    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 3.305ns (25.203%)  route 9.808ns (74.797%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.870    10.920    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 3.501ns (26.120%)  route 9.903ns (73.880%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.456     8.324    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=30, routed)          1.106     9.553    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X25Y15         LUT2 (Prop_lut2_I1_O)        0.118     9.671 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119/O
                         net (fo=1, routed)           0.652    10.323    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.326    10.649 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.561    11.210    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.307    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.307    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 3.501ns (26.132%)  route 9.896ns (73.868%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.456     8.324    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=30, routed)          1.106     9.553    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X25Y15         LUT2 (Prop_lut2_I1_O)        0.118     9.671 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119/O
                         net (fo=1, routed)           0.652    10.323    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_119_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.326    10.649 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.555    11.204    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.307    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.307    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 3.305ns (25.294%)  route 9.761ns (74.706%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.478    -1.716 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=17, routed)          1.287    -0.429    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[11][3]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.295    -0.134 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_144/O
                         net (fo=16, routed)          0.524     0.390    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_8
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.514 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry_i_18/O
                         net (fo=23, routed)          1.087     1.601    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[5]
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124     1.725 f  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_i_10/O
                         net (fo=43, routed)          1.052     2.777    u_fwrisc_fpga_top/u_core/u_regfile/out0_inferred__1/i__carry__2
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.152     2.929 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14/O
                         net (fo=5, routed)           0.570     3.499    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__0_i_14_n_0
    SLICE_X27Y14         LUT5 (Prop_lut5_I4_O)        0.332     3.831 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5/O
                         net (fo=1, routed)           0.439     4.271    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_5_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.395    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[3]
    SLICE_X27Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.796 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.796    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.138 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.756     5.894    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.313     6.207 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296/O
                         net (fo=2, routed)           0.772     6.979    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_296_n_0
    SLICE_X20Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=4, routed)           0.641     7.744    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.868 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170/O
                         net (fo=4, routed)           0.619     8.487    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_170_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237/O
                         net (fo=1, routed)           0.643     9.254    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_237_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141/O
                         net (fo=1, routed)           0.547     9.925    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_141_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.823    10.873    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         1.542    18.192    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.689    
                         clock uncertainty           -0.141    17.548    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.016    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  6.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_2_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.503%)  route 0.126ns (43.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.567    -0.442    u_fwrisc_fpga_top/clk_out1
    SLICE_X6Y9           FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  u_fwrisc_fpga_top/program_data_reg[29]/Q
                         net (fo=3, routed)           0.126    -0.152    u_fwrisc_fpga_top/program_data[29]
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.873    -0.169    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
                         clock pessimism             -0.219    -0.387    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.232    u_fwrisc_fpga_top/rom_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.552    -0.457    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y22         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.263    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.819    -0.223    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y22         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.221    -0.444    
    SLICE_X20Y22         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.135    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.455%)  route 0.268ns (65.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y16         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_fwrisc_fpga_top/u_core/dwdata_reg[6]/Q
                         net (fo=3, routed)           0.268    -0.040    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_0[6]
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=477, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]/C
                         clock pessimism              0.029    -0.188    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.066    -0.122    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y21    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y19    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y22    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



