Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto dd6b7498501d440aa127a374d13007af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2_1
Compiling module xil_defaultlib.d_flipflop
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.shift_reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_reg_tb_behav
