<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Register description &mdash; BL616/BL618 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioDAC.html">15. AudioDAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioADC.html">16. AudioADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">19. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">20. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">21. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">22. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">23. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">24. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">25. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">26. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">27. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Register description</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="register-description">
<h1>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h1>
<table class="docutils align-default">
<colgroup>
<col style="width: 66%" />
<col style="width: 34%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-configue">dvp2axi_configue</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-addr-start">dvp2axi_addr_start</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-mem-bcnt">dvp2axi_mem_bcnt</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp-status-and-error">dvp_status_and_error</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-frame-bcnt">dvp2axi_frame_bcnt</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp-frame-fifo-pop">dvp_frame_fifo_pop</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-frame-vld">dvp2axi_frame_vld</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-frame-period">dvp2axi_frame_period</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-misc">dvp2axi_misc</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-hsync-crop">dvp2axi_hsync_crop</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp2axi-vsync-crop">dvp2axi_vsync_crop</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp2axi-fram-exm">dvp2axi_fram_exm</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#frame-start-addr0">frame_start_addr0</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#frame-start-addr1">frame_start_addr1</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#frame-start-addr2">frame_start_addr2</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#frame-start-addr3">frame_start_addr3</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#frame-id-sts01">frame_id_sts01</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#frame-id-sts23">frame_id_sts23</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dvp-debug">dvp_debug</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dvp-dummy-reg">dvp_dummy_reg</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="dvp2axi-configue">
<h2>dvp2axi_configue<a class="headerlink" href="#dvp2axi-configue" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015000</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_configue.svg" src="../_images/dvp2axi_dvp2axi_configue.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_dvp_wait_cycle</p></td>
<td><p>r/w</p></td>
<td><p>8’h40</p></td>
<td><p>Cycles in FSM Wait mode</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>23</p></td>
<td rowspan="3"><p>reg_v_subsample_pol</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>DVP2BUS vertical sub-sampling polarity</p>
<p>1’b0: Odd lines are masked</p>
<p>1’b1: Even lines are masked</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>reg_v_subsample_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP2BUS vertical sub-sampling enable</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>reg_dvp_pix_clk_cg</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP pix clk gate</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>19</p></td>
<td rowspan="3"><p>reg_dvp_data_bsel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Byte select signal for DVP 8-bit mode, don’t care if reg_dvp_data_8bit is disabled</p>
<p>1’b0: Select the lower byte of pix_data</p>
<p>1’b1: Select the upper byte of pix_data</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="7"><p>18:16</p></td>
<td rowspan="7"><p>reg_dvp_data_mode</p></td>
<td rowspan="7"><p>r/w</p></td>
<td rowspan="7"><p>3’b0</p></td>
<td rowspan="7"><p>DVP 8-bit mode enable</p>
<p>3’d0: DVP pix_data is 16-bit wide</p>
<p>3’d1: DVP pix_data is 24-bit mode</p>
<p>3’d2: DVP pix_data is 24-comp-16-bit mode</p>
<p>3’d3: DVP pix_data is 24-exp-32-bit mode</p>
<p>3’d4: DVP pix_data is 8-bit wide</p>
<p>Others - Reserved</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>15</p></td>
<td><p>reg_qos_sw</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>AXI Qos software mode value</p></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>reg_qos_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>AXI QoS software mode enable</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>13</p></td>
<td rowspan="3"><p>reg_drop_even</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>Only effect when reg_drop_en=1 :</p>
<p>1’b1 : Drop all even bytes</p>
<p>1’b0 : Drop all odd bytes</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>reg_drop_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Drop mode Enable</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>reg_hw_mode_fwrap</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>DVP2BUS HW mode with frame start address wrap to reg_addr_start</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>10:8</p></td>
<td rowspan="5"><p>reg_dvp_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3’d0</p></td>
<td rowspan="5"><p>Image senosr mode selection:</p>
<p>3’d0-Vsync&amp;Hsync</p>
<p>3’d1-Vsync|Hsync</p>
<p>3’d2-Vsync</p>
<p>3’d3-Hsync</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>6:4</p></td>
<td rowspan="3"><p>reg_xlen</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>3’d3</p></td>
<td rowspan="3"><p>burst length setting</p>
<p>3’d0 - Single / 3’d1 - INCR4 / 3’d2 - INCR8</p>
<p>3’d3 - INCR16 / 3’d5 - INCR32 / 3’d6 - INCR64</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>reg_line_vld_pol</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Image sensor line valid polarity, 1’b0 - Activel low, 1’b1 - Active high</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>reg_fram_vld_pol</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>Image sensor frame valid polarity, 1’b0 - Activel low, 1’b1 - Active high</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>reg_sw_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP2BUS SW manual mode (don’t care if reg_swap_mode is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_dvp_enable</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>module enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-addr-start">
<h2>dvp2axi_addr_start<a class="headerlink" href="#dvp2axi-addr-start" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015004</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_addr_start.svg" src="../_images/dvp2axi_dvp2axi_addr_start.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_addr_start</p></td>
<td><p>r/w</p></td>
<td><p>32’h80000000</p></td>
<td><p>AXI start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-mem-bcnt">
<h2>dvp2axi_mem_bcnt<a class="headerlink" href="#dvp2axi-mem-bcnt" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015008</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_mem_bcnt.svg" src="../_images/dvp2axi_dvp2axi_mem_bcnt.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_mem_burst_cnt</p></td>
<td><p>r/w</p></td>
<td><p>32’hC000</p></td>
<td><p>AXI burst cnt before wrap to “reg_addr_start”</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-status-and-error">
<h2>dvp_status_and_error<a class="headerlink" href="#dvp-status-and-error" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x3001500c</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_status_and_error.svg" src="../_images/dvp2axi_dvp_status_and_error.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>st_dvp_idle</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>DVP2BUS asynchronous fifo idle status</p></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>axi_idle</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>DVP2BUS AHB idle status</p></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>st_bus_flsh</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>DVP in flush state</p></td>
</tr>
<tr class="row-even"><td><p>26</p></td>
<td><p>st_bus_wait</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>DVP in wait state</p></td>
</tr>
<tr class="row-odd"><td><p>25</p></td>
<td><p>st_bus_func</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>DVP in functional state</p></td>
</tr>
<tr class="row-even"><td><p>24</p></td>
<td><p>st_bus_idle</p></td>
<td><p>r</p></td>
<td><p>1’b1</p></td>
<td><p>DVP in idle state</p></td>
</tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>sts_vcnt_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Vsync valid line count non-match interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>sts_hcnt_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Hsync valid pixel count non-match interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>20:16</p></td>
<td><p>frame_valid_cnt</p></td>
<td><p>r</p></td>
<td><p>5’d0</p></td>
<td><p>Frame counts in memory before read out in SW mode</p></td>
</tr>
<tr class="row-odd"><td><p>15</p></td>
<td><p>sts_fifo_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>FIFO OverWrite interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>sts_frame_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Frame OverWrite interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>sts_mem_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Memory OverWrite interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>sts_normal_int</p></td>
<td><p>r</p></td>
<td><p>1’b0</p></td>
<td><p>Normal Write interrupt status</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>reg_int_fifo_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b1</p></td>
<td><p>FIFO OverWrite interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>reg_int_frame_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Frame OverWrite interrupt enable</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>reg_int_mem_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Memory OverWrite interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>reg_int_normal_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Normal Write interrupt enable</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>reg_int_vcnt_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Vsync valid line count match interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>reg_int_hcnt_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>Hsync valid pixel count match interrupt enable</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>4:0</p></td>
<td><p>reg_frame_cnt_trgr_int</p></td>
<td><p>r/w</p></td>
<td><p>5’d0</p></td>
<td><p>Frame to issue interrupt at SW Mode</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-frame-bcnt">
<h2>dvp2axi_frame_bcnt<a class="headerlink" href="#dvp2axi-frame-bcnt" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015010</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_frame_bcnt.svg" src="../_images/dvp2axi_dvp2axi_frame_bcnt.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_frame_byte_cnt</p></td>
<td><p>r/w</p></td>
<td><p>32’h7e90</p></td>
<td><p>Single Frame byte cnt(Need pre-calculation)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-frame-fifo-pop">
<h2>dvp_frame_fifo_pop<a class="headerlink" href="#dvp-frame-fifo-pop" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015014</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_frame_fifo_pop.svg" src="../_images/dvp2axi_dvp_frame_fifo_pop.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>reg_int_vcnt_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>reg_int_hcnt_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>reg_int_fifo_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>reg_int_frame_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>reg_int_mem_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>reg_int_normal_clr</p></td>
<td><p>w1p</p></td>
<td><p>1’d0</p></td>
<td><p>Interrupt clear</p></td>
</tr>
<tr class="row-odd"><td><p>3:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>rfifo_pop</p></td>
<td><p>w1p</p></td>
<td><p>1’b0</p></td>
<td><p>Write this bit will trigger fifo pop</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-frame-vld">
<h2>dvp2axi_frame_vld<a class="headerlink" href="#dvp2axi-frame-vld" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015018</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_frame_vld.svg" src="../_images/dvp2axi_dvp2axi_frame_vld.svg" /></figure>
</section>
<section id="dvp2axi-frame-period">
<h2>dvp2axi_frame_period<a class="headerlink" href="#dvp2axi-frame-period" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x3001501c</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_frame_period.svg" src="../_images/dvp2axi_dvp2axi_frame_period.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>reg_frame_period</p></td>
<td><p>r/w</p></td>
<td><p>5’h0</p></td>
<td><p>Frame period cnt. (EX. Set this register 0, the period is 1)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-misc">
<h2>dvp2axi_misc<a class="headerlink" href="#dvp2axi-misc" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015020</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_misc.svg" src="../_images/dvp2axi_dvp2axi_misc.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="7"><p>10:8</p></td>
<td rowspan="7"><p>reg_format_565</p></td>
<td rowspan="7"><p>r/w</p></td>
<td rowspan="7"><p>3’d0</p></td>
<td rowspan="7"><p>Only work when reg_dvp_data_mode=2 (24-comp-16-bit mode)</p>
<p>3’d0: B2(5)B1(6)B0(5)</p>
<p>3’d1: B1(5)B2(6)B0(5)</p>
<p>3’d2: B2(5)B0(6)B1(5)</p>
<p>3’d3: B0(5)B2(6)B1(5)</p>
<p>3’d4: B1(5)B0(6)B2(5)</p>
<p>3’d5: B0(5)B1(6)B2(5)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>7:0</p></td>
<td rowspan="2"><p>reg_alpha</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>8’h0</p></td>
<td rowspan="2"><p>Only work when “reg_dvp_data_mode==2’d3(DVP pix_data is 24-exp-32-bit mode)”</p>
<p>The value of [31:24]</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="dvp2axi-hsync-crop">
<h2>dvp2axi_hsync_crop<a class="headerlink" href="#dvp2axi-hsync-crop" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015030</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_hsync_crop.svg" src="../_images/dvp2axi_dvp2axi_hsync_crop.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_hsync_act_start</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Valid hsync start cnt</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_hsync_act_end</p></td>
<td><p>r/w</p></td>
<td><p>16’hFFFF</p></td>
<td><p>Valid hsync end cnt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-vsync-crop">
<h2>dvp2axi_vsync_crop<a class="headerlink" href="#dvp2axi-vsync-crop" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015034</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_vsync_crop.svg" src="../_images/dvp2axi_dvp2axi_vsync_crop.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_vsync_act_start</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Valid vsync start cnt</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_vsync_act_end</p></td>
<td><p>r/w</p></td>
<td><p>16’hFFFF</p></td>
<td><p>Valid vsync end cnt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp2axi-fram-exm">
<h2>dvp2axi_fram_exm<a class="headerlink" href="#dvp2axi-fram-exm" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015038</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp2axi_fram_exm.svg" src="../_images/dvp2axi_dvp2axi_fram_exm.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_total_vcnt</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Total valid line count in a frame</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_total_hcnt</p></td>
<td><p>r/w</p></td>
<td><p>16’h0</p></td>
<td><p>Total valid pix count in a line</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr0">
<h2>frame_start_addr0<a class="headerlink" href="#frame-start-addr0" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015040</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr0.svg" src="../_images/dvp2axi_frame_start_addr0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_0</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 0 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr1">
<h2>frame_start_addr1<a class="headerlink" href="#frame-start-addr1" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015048</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr1.svg" src="../_images/dvp2axi_frame_start_addr1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_1</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 1 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr2">
<h2>frame_start_addr2<a class="headerlink" href="#frame-start-addr2" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015050</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr2.svg" src="../_images/dvp2axi_frame_start_addr2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_2</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 2 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-start-addr3">
<h2>frame_start_addr3<a class="headerlink" href="#frame-start-addr3" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015058</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_start_addr3.svg" src="../_images/dvp2axi_frame_start_addr3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>frame_start_addr_3</p></td>
<td><p>r</p></td>
<td><p>32’d0</p></td>
<td><p>DVP2BUS PIC 3 Start address</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-id-sts01">
<h2>frame_id_sts01<a class="headerlink" href="#frame-id-sts01" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015060</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_id_sts01.svg" src="../_images/dvp2axi_frame_id_sts01.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>frame_id_1</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 1 ID</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>frame_id_0</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 0 ID</p></td>
</tr>
</tbody>
</table>
</section>
<section id="frame-id-sts23">
<h2>frame_id_sts23<a class="headerlink" href="#frame-id-sts23" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x30015064</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_frame_id_sts23.svg" src="../_images/dvp2axi_frame_id_sts23.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>frame_id_3</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 3 ID</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>frame_id_2</p></td>
<td><p>r</p></td>
<td><p>16’d0</p></td>
<td><p>DVP2BUS PIC 2 ID</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-debug">
<h2>dvp_debug<a class="headerlink" href="#dvp-debug" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x300150f0</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_debug.svg" src="../_images/dvp2axi_dvp_debug.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:8</p></td>
<td><p>reg_id_latch_line</p></td>
<td><p>r/w</p></td>
<td><p>4’d5</p></td>
<td><p>ID latch timing (line count)</p></td>
</tr>
<tr class="row-even"><td><p>7:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3:1</p></td>
<td><p>reg_dvp_dbg_sel</p></td>
<td><p>r/w</p></td>
<td><p>3’d0</p></td>
<td><p>DVP2BUS debgu flag selection</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>reg_dvp_dbg_en</p></td>
<td><p>r/w</p></td>
<td><p>1’b0</p></td>
<td><p>DVP2BUS debgu flag enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dvp-dummy-reg">
<h2>dvp_dummy_reg<a class="headerlink" href="#dvp-dummy-reg" title="Permalink to this headline"></a></h2>
<p><strong>Address：</strong>  0x300150fc</p>
<figure class="align-center">
<img alt="../_images/dvp2axi_dvp_dummy_reg.svg" src="../_images/dvp2axi_dvp_dummy_reg.svg" /></figure>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>