<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>CodeGenRegisters.h source code [llvm/llvm/utils/TableGen/CodeGenRegisters.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::CodeGenRegBank,llvm::CodeGenRegister,llvm::CodeGenRegisterClass,llvm::CodeGenSubRegIndex,llvm::MaskRolPair,llvm::RegUnit,llvm::RegUnitSet "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/CodeGenRegisters.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='CodeGenRegisters.h.html'>CodeGenRegisters.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- CodeGenRegisters.h - Register and RegisterClass Info -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines structures to encapsulate information gleaned from the</i></td></tr>
<tr><th id="10">10</th><td><i>// target register and register class definitions.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_UTILS_TABLEGEN_CODEGENREGISTERS_H">LLVM_UTILS_TABLEGEN_CODEGENREGISTERS_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_UTILS_TABLEGEN_CODEGENREGISTERS_H" data-ref="_M/LLVM_UTILS_TABLEGEN_CODEGENREGISTERS_H">LLVM_UTILS_TABLEGEN_CODEGENREGISTERS_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="InfoByHwMode.h.html">"InfoByHwMode.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/ADT/StringMap.h.html">"llvm/ADT/StringMap.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/TableGen/SetTheory.h.html">"llvm/TableGen/SetTheory.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/c++/7/deque.html">&lt;deque&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/c++/7/list.html">&lt;list&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <b>class</b> <a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>;</td></tr>
<tr><th id="45">45</th><td>  <b>template</b> &lt;<b>typename</b> T, <b>typename</b> Vector, <b>typename</b> Set&gt; <b>class</b> <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" id="llvm::SetVector">SetVector</a>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// Used to encode a step in a register lane mask transformation.</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// Mask the bits specified in Mask, then rotate them Rol bits to the left</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  /// assuming a wraparound at 32bits.</i></td></tr>
<tr><th id="50">50</th><td>  <b>struct</b> <dfn class="type def" id="llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</dfn> {</td></tr>
<tr><th id="51">51</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</dfn>;</td></tr>
<tr><th id="52">52</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MaskRolPaireqES0_" title='llvm::MaskRolPair::operator==' data-ref="_ZNK4llvm11MaskRolPaireqES0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a> <dfn class="local col7 decl" id="107Other" title='Other' data-type='const llvm::MaskRolPair' data-ref="107Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="55">55</th><td>      <b>return</b> <a class="member" href="#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#107Other" title='Other' data-ref="107Other">Other</a>.<a class="member" href="#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a> &amp;&amp; <a class="member" href="#llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</a> == <a class="local col7 ref" href="#107Other" title='Other' data-ref="107Other">Other</a>.<a class="member" href="#llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</a>;</td></tr>
<tr><th id="56">56</th><td>    }</td></tr>
<tr><th id="57">57</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MaskRolPairneES0_" title='llvm::MaskRolPair::operator!=' data-ref="_ZNK4llvm11MaskRolPairneES0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a> <dfn class="local col8 decl" id="108Other" title='Other' data-type='const llvm::MaskRolPair' data-ref="108Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="58">58</th><td>      <b>return</b> <a class="member" href="#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskneES0_" title='llvm::LaneBitmask::operator!=' data-ref="_ZNK4llvm11LaneBitmaskneES0_">!=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#108Other" title='Other' data-ref="108Other">Other</a>.<a class="member" href="#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a> || <a class="member" href="#llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</a> != <a class="local col8 ref" href="#108Other" title='Other' data-ref="108Other">Other</a>.<a class="member" href="#llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</a>;</td></tr>
<tr><th id="59">59</th><td>    }</td></tr>
<tr><th id="60">60</th><td>  };</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc">/// CodeGenSubRegIndex - Represents a sub-register index.</i></td></tr>
<tr><th id="63">63</th><td>  <b>class</b> <dfn class="type def" id="llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</dfn> {</td></tr>
<tr><th id="64">64</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<em>const</em> <dfn class="decl" id="llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</dfn>;</td></tr>
<tr><th id="65">65</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenSubRegIndex::Name" title='llvm::CodeGenSubRegIndex::Name' data-ref="llvm::CodeGenSubRegIndex::Name">Name</dfn>;</td></tr>
<tr><th id="66">66</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenSubRegIndex::Namespace" title='llvm::CodeGenSubRegIndex::Namespace' data-ref="llvm::CodeGenSubRegIndex::Namespace">Namespace</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>public</b>:</td></tr>
<tr><th id="69">69</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</dfn>;</td></tr>
<tr><th id="70">70</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</dfn>;</td></tr>
<tr><th id="71">71</th><td>    <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</dfn>;</td></tr>
<tr><th id="72">72</th><td>    <em>mutable</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="73">73</th><td>    <em>mutable</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a>,<var>1</var>&gt; <dfn class="decl" id="llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform" title='llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform' data-ref="llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform">CompositionLaneMaskTransform</dfn>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <i class="doc">/// A list of subregister indexes concatenated resulting in this</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">    /// subregister index. This is the reverse of CodeGenRegBank::ConcatIdx.</i></td></tr>
<tr><th id="77">77</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,<var>4</var>&gt; <dfn class="decl" id="llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <i>// Are all super-registers containing this SubRegIndex covered by their</i></td></tr>
<tr><th id="80">80</th><td><i>    // sub-registers?</i></td></tr>
<tr><th id="81">81</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenSubRegIndex::AllSuperRegsCovered" title='llvm::CodeGenSubRegIndex::AllSuperRegsCovered' data-ref="llvm::CodeGenSubRegIndex::AllSuperRegsCovered">AllSuperRegsCovered</dfn>;</td></tr>
<tr><th id="82">82</th><td>    <i>// A subregister index is "artificial" if every subregister obtained</i></td></tr>
<tr><th id="83">83</th><td><i>    // from applying this index is artificial. Artificial subregister</i></td></tr>
<tr><th id="84">84</th><td><i>    // indexes are not used to create new register classes.</i></td></tr>
<tr><th id="85">85</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <dfn class="decl" id="_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj" title='llvm::CodeGenSubRegIndex::CodeGenSubRegIndex' data-ref="_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj">CodeGenSubRegIndex</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="109R" title='R' data-type='llvm::Record *' data-ref="109R">R</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="110Enum" title='Enum' data-type='unsigned int' data-ref="110Enum">Enum</dfn>);</td></tr>
<tr><th id="88">88</th><td>    <dfn class="decl" id="_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j" title='llvm::CodeGenSubRegIndex::CodeGenSubRegIndex' data-ref="_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j">CodeGenSubRegIndex</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="111N" title='N' data-type='llvm::StringRef' data-ref="111N">N</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="112Nspace" title='Nspace' data-type='llvm::StringRef' data-ref="112Nspace">Nspace</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113Enum" title='Enum' data-type='unsigned int' data-ref="113Enum">Enum</dfn>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSubRegIndex::Name" title='llvm::CodeGenSubRegIndex::Name' data-ref="llvm::CodeGenSubRegIndex::Name">Name</a>; }</td></tr>
<tr><th id="91">91</th><td>    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv" title='llvm::CodeGenSubRegIndex::getNamespace' data-ref="_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv">getNamespace</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSubRegIndex::Namespace" title='llvm::CodeGenSubRegIndex::Namespace' data-ref="llvm::CodeGenSubRegIndex::Namespace">Namespace</a>; }</td></tr>
<tr><th id="92">92</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv" title='llvm::CodeGenSubRegIndex::getQualifiedName' data-ref="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv">getQualifiedName</dfn>() <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <i>// Map of composite subreg indices.</i></td></tr>
<tr><th id="95">95</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *,</td></tr>
<tr><th id="96">96</th><td>                     <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;&gt; <dfn class="typedef" id="llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <i>// Returns the subreg index that results from composing this with Idx.</i></td></tr>
<tr><th id="99">99</th><td><i>    // Returns NULL if this and Idx don't compose.</i></td></tr>
<tr><th id="100">100</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="decl def" id="_ZNK4llvm18CodeGenSubRegIndex7composeEPS0_" title='llvm::CodeGenSubRegIndex::compose' data-ref="_ZNK4llvm18CodeGenSubRegIndex7composeEPS0_">compose</dfn>(<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col4 decl" id="114Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *' data-ref="114Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>      <a class="typedef" href="#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenSubRegIndex*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::Cod11642759" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenSubRegIndex *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenSubRegIndex*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::Cod11642759">const_iterator</a> <dfn class="local col5 decl" id="115I" title='I' data-type='CompMap::const_iterator' data-ref="115I">I</dfn> = <a class="member" href="#llvm::CodeGenSubRegIndex::Composed" title='llvm::CodeGenSubRegIndex::Composed' data-ref="llvm::CodeGenSubRegIndex::Composed">Composed</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col4 ref" href="#114Idx" title='Idx' data-ref="114Idx">Idx</a>);</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <a class="local col5 ref" href="#115I" title='I' data-ref="115I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="member" href="#llvm::CodeGenSubRegIndex::Composed" title='llvm::CodeGenSubRegIndex::Composed' data-ref="llvm::CodeGenSubRegIndex::Composed">Composed</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>() ? <b>nullptr</b> : <a class="local col5 ref" href="#115I" title='I' data-ref="115I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <i>// Add a composite subreg index: this+A = B.</i></td></tr>
<tr><th id="106">106</th><td><i>    // Return a conflicting composite, or NULL</i></td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="decl def" id="_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_" title='llvm::CodeGenSubRegIndex::addComposite' data-ref="_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_">addComposite</dfn>(<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col6 decl" id="116A" title='A' data-type='llvm::CodeGenSubRegIndex *' data-ref="116A">A</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                     <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col7 decl" id="117B" title='B' data-type='llvm::CodeGenSubRegIndex *' data-ref="117B">B</dfn>) {</td></tr>
<tr><th id="109">109</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (A &amp;&amp; B) ? void (0) : __assert_fail (&quot;A &amp;&amp; B&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.h&quot;, 109, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#116A" title='A' data-ref="116A">A</a> &amp;&amp; <a class="local col7 ref" href="#117B" title='B' data-ref="117B">B</a>);</td></tr>
<tr><th id="110">110</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenSubRegIndex*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::Cod9900997" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenSubRegIndex *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenSubRegIndex*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::Cod9900997">iterator</a>, <em>bool</em>&gt; <dfn class="local col8 decl" id="118Ins" title='Ins' data-type='std::pair&lt;CompMap::iterator, bool&gt;' data-ref="118Ins">Ins</dfn> =</td></tr>
<tr><th id="111">111</th><td>        <a class="member" href="#llvm::CodeGenSubRegIndex::Composed" title='llvm::CodeGenSubRegIndex::Composed' data-ref="llvm::CodeGenSubRegIndex::Composed">Composed</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#116A" title='A' data-ref="116A">A</a></span>, <span class='refarg'><a class="local col7 ref" href="#117B" title='B' data-ref="117B">B</a></span>));</td></tr>
<tr><th id="112">112</th><td>      <i>// Synthetic subreg indices that aren't contiguous (for instance ARM</i></td></tr>
<tr><th id="113">113</th><td><i>      // register tuples) don't have a bit range, so it's OK to let</i></td></tr>
<tr><th id="114">114</th><td><i>      // B-&gt;Offset == -1. For the other cases, accumulate the offset and set</i></td></tr>
<tr><th id="115">115</th><td><i>      // the size here. Only do so if there is no offset yet though.</i></td></tr>
<tr><th id="116">116</th><td>      <b>if</b> ((<a class="member" href="#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> != (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)-<var>1</var> &amp;&amp; <a class="local col6 ref" href="#116A" title='A' data-ref="116A">A</a>-&gt;<a class="member" href="#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> != (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)-<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="117">117</th><td>          (<a class="local col7 ref" href="#117B" title='B' data-ref="117B">B</a>-&gt;<a class="member" href="#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> == (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>)-<var>1</var>)) {</td></tr>
<tr><th id="118">118</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B">B</a>-&gt;<a class="member" href="#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> = <a class="member" href="#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> + <a class="local col6 ref" href="#116A" title='A' data-ref="116A">A</a>-&gt;<a class="member" href="#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a>;</td></tr>
<tr><th id="119">119</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B">B</a>-&gt;<a class="member" href="#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a> = <a class="local col6 ref" href="#116A" title='A' data-ref="116A">A</a>-&gt;<a class="member" href="#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a>;</td></tr>
<tr><th id="120">120</th><td>      }</td></tr>
<tr><th id="121">121</th><td>      <b>return</b> (<a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt;, bool&gt;::second' data-ref="std::pair::second">second</a> || <a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col7 ref" href="#117B" title='B' data-ref="117B">B</a>) ? <b>nullptr</b></td></tr>
<tr><th id="122">122</th><td>                                                    : <a class="local col8 ref" href="#118Ins" title='Ins' data-ref="118Ins">Ins</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="123">123</th><td>    }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>    <i>// Update the composite maps of components specified in 'ComposedOf'.</i></td></tr>
<tr><th id="126">126</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE" title='llvm::CodeGenSubRegIndex::updateComponents' data-ref="_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE">updateComponents</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i>// Return the map of composites.</i></td></tr>
<tr><th id="129">129</th><td>    <em>const</em> <a class="typedef" href="#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a> &amp;<dfn class="decl def" id="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenSubRegIndex::Composed" title='llvm::CodeGenSubRegIndex::Composed' data-ref="llvm::CodeGenSubRegIndex::Composed">Composed</a>; }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <i>// Compute LaneMask from Composed. Return LaneMask.</i></td></tr>
<tr><th id="132">132</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv" title='llvm::CodeGenSubRegIndex::computeLaneMask' data-ref="_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv">computeLaneMask</dfn>() <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE" title='llvm::CodeGenSubRegIndex::setConcatenationOf' data-ref="_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE">setConcatenationOf</dfn>(<a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; <dfn class="local col9 decl" id="119Parts" title='Parts' data-type='ArrayRef&lt;llvm::CodeGenSubRegIndex *&gt;' data-ref="119Parts">Parts</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <i class="doc">/// Replaces subregister indexes in the `ConcatenationOf` list with</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">    /// list of subregisters they are composed of (if any). Do this recursively.</i></td></tr>
<tr><th id="138">138</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv" title='llvm::CodeGenSubRegIndex::computeConcatTransitiveClosure' data-ref="_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv">computeConcatTransitiveClosure</dfn>();</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <b>private</b>:</td></tr>
<tr><th id="141">141</th><td>    <a class="typedef" href="#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a> <dfn class="decl" id="llvm::CodeGenSubRegIndex::Composed" title='llvm::CodeGenSubRegIndex::Composed' data-ref="llvm::CodeGenSubRegIndex::Composed">Composed</dfn>;</td></tr>
<tr><th id="142">142</th><td>  };</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmltERKNS_18CodeGenSubRegIndexES2_" title='llvm::operator&lt;' data-ref="_ZN4llvmltERKNS_18CodeGenSubRegIndexES2_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col0 decl" id="120A" title='A' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="120A">A</dfn>,</td></tr>
<tr><th id="145">145</th><td>                        <em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col1 decl" id="121B" title='B' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="121B">B</dfn>) {</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <a class="local col0 ref" href="#120A" title='A' data-ref="120A">A</a>.<a class="ref" href="#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a> &lt; <a class="local col1 ref" href="#121B" title='B' data-ref="121B">B</a>.<a class="ref" href="#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a>;</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc">/// CodeGenRegister - Represents a register definition.</i></td></tr>
<tr><th id="150">150</th><td>  <b>struct</b> <dfn class="type def" id="llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</dfn> {</td></tr>
<tr><th id="151">151</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</dfn>;</td></tr>
<tr><th id="152">152</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</dfn>;</td></tr>
<tr><th id="153">153</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegister::CostPerUse" title='llvm::CodeGenRegister::CostPerUse' data-ref="llvm::CodeGenRegister::CostPerUse">CostPerUse</dfn>;</td></tr>
<tr><th id="154">154</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</dfn>;</td></tr>
<tr><th id="155">155</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</dfn>;</td></tr>
<tr><th id="156">156</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>    <i>// Map SubRegIndex -&gt; Register.</i></td></tr>
<tr><th id="159">159</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *, <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;&gt;</td></tr>
<tr><th id="160">160</th><td>        <dfn class="typedef" id="llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</dfn>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <dfn class="decl" id="_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj" title='llvm::CodeGenRegister::CodeGenRegister' data-ref="_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj">CodeGenRegister</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="122R" title='R' data-type='llvm::Record *' data-ref="122R">R</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123Enum" title='Enum' data-type='unsigned int' data-ref="123Enum">Enum</dfn>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</dfn>() <em>const</em>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <i>// Extract more information from TheDef. This is used to build an object</i></td></tr>
<tr><th id="167">167</th><td><i>    // graph after all CodeGenRegister objects have been created.</i></td></tr>
<tr><th id="168">168</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::buildObjectGraph' data-ref="_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE">buildObjectGraph</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i>// Lazily compute a map of all sub-registers.</i></td></tr>
<tr><th id="171">171</th><td><i>    // This includes unique entries for all sub-sub-registers.</i></td></tr>
<tr><th id="172">172</th><td>    <em>const</em> <a class="typedef" href="#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="decl" id="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSubRegs' data-ref="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE">computeSubRegs</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <i>// Compute extra sub-registers by combining the existing sub-registers.</i></td></tr>
<tr><th id="175">175</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSecondarySubRegs' data-ref="_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE">computeSecondarySubRegs</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <i>// Add this as a super-register to all sub-registers after the sub-register</i></td></tr>
<tr><th id="178">178</th><td><i>    // graph has been built.</i></td></tr>
<tr><th id="179">179</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSuperRegs' data-ref="_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE">computeSuperRegs</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <em>const</em> <a class="typedef" href="#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubRegsComplete &amp;&amp; &quot;Must precompute sub-registers&quot;) ? void (0) : __assert_fail (&quot;SubRegsComplete &amp;&amp; \&quot;Must precompute sub-registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.h&quot;, 182, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a> &amp;&amp; <q>"Must precompute sub-registers"</q>);</td></tr>
<tr><th id="183">183</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>;</td></tr>
<tr><th id="184">184</th><td>    }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <i>// Add sub-registers to OSet following a pre-order defined by the .td file.</i></td></tr>
<tr><th id="187">187</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::addSubRegsPreOrder' data-ref="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE">addSubRegsPreOrder</dfn>(<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; &amp;<dfn class="local col4 decl" id="124OSet" title='OSet' data-type='SetVector&lt;const llvm::CodeGenRegister *&gt; &amp;' data-ref="124OSet">OSet</dfn>,</td></tr>
<tr><th id="188">188</th><td>                            <a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <i>// Return the sub-register index naming Reg as a sub-register of this</i></td></tr>
<tr><th id="191">191</th><td><i>    // register. Returns NULL if Reg is not a sub-register.</i></td></tr>
<tr><th id="192">192</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col5 decl" id="125Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="125Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="193">193</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegister::SubReg2Idx" title='llvm::CodeGenRegister::SubReg2Idx' data-ref="llvm::CodeGenRegister::SubReg2Idx">SubReg2Idx</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col5 ref" href="#125Reg" title='Reg' data-ref="125Reg">Reg</a>);</td></tr>
<tr><th id="194">194</th><td>    }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="typedef" id="llvm::CodeGenRegister::SuperRegList" title='llvm::CodeGenRegister::SuperRegList' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::SuperRegList">SuperRegList</dfn>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <i>// Get the list of super-registers in topological order, small to large.</i></td></tr>
<tr><th id="199">199</th><td><i>    // This is valid after computeSubRegs visits all registers during RegBank</i></td></tr>
<tr><th id="200">200</th><td><i>    // construction.</i></td></tr>
<tr><th id="201">201</th><td>    <em>const</em> <a class="typedef" href="#llvm::CodeGenRegister::SuperRegList" title='llvm::CodeGenRegister::SuperRegList' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::SuperRegList">SuperRegList</a> &amp;<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister12getSuperRegsEv" title='llvm::CodeGenRegister::getSuperRegs' data-ref="_ZNK4llvm15CodeGenRegister12getSuperRegsEv">getSuperRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="202">202</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubRegsComplete &amp;&amp; &quot;Must precompute sub-registers&quot;) ? void (0) : __assert_fail (&quot;SubRegsComplete &amp;&amp; \&quot;Must precompute sub-registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.h&quot;, 202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a> &amp;&amp; <q>"Must precompute sub-registers"</q>);</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegister::SuperRegs" title='llvm::CodeGenRegister::SuperRegs' data-ref="llvm::CodeGenRegister::SuperRegs">SuperRegs</a>;</td></tr>
<tr><th id="204">204</th><td>    }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <i>// Get the list of ad hoc aliases. The graph is symmetric, so the list</i></td></tr>
<tr><th id="207">207</th><td><i>    // contains all registers in 'Aliases', and all registers that mention this</i></td></tr>
<tr><th id="208">208</th><td><i>    // register in 'Aliases'.</i></td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="decl def" id="_ZNK4llvm15CodeGenRegister18getExplicitAliasesEv" title='llvm::CodeGenRegister::getExplicitAliases' data-ref="_ZNK4llvm15CodeGenRegister18getExplicitAliasesEv">getExplicitAliases</dfn>() <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="#llvm::CodeGenRegister::ExplicitAliases" title='llvm::CodeGenRegister::ExplicitAliases' data-ref="llvm::CodeGenRegister::ExplicitAliases">ExplicitAliases</a>;</td></tr>
<tr><th id="211">211</th><td>    }</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <i>// Get the topological signature of this register. This is a small integer</i></td></tr>
<tr><th id="214">214</th><td><i>    // less than RegBank.getNumTopoSigs(). Registers with the same TopoSig have</i></td></tr>
<tr><th id="215">215</th><td><i>    // identical sub-register structure. That is, they support the same set of</i></td></tr>
<tr><th id="216">216</th><td><i>    // sub-register indices mapping to the same kind of sub-registers</i></td></tr>
<tr><th id="217">217</th><td><i>    // (TopoSig-wise).</i></td></tr>
<tr><th id="218">218</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15CodeGenRegister10getTopoSigEv" title='llvm::CodeGenRegister::getTopoSig' data-ref="_ZNK4llvm15CodeGenRegister10getTopoSigEv">getTopoSig</dfn>() <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuperRegsComplete &amp;&amp; &quot;TopoSigs haven&apos;t been computed yet.&quot;) ? void (0) : __assert_fail (&quot;SuperRegsComplete &amp;&amp; \&quot;TopoSigs haven&apos;t been computed yet.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.h&quot;, 219, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::CodeGenRegister::SuperRegsComplete" title='llvm::CodeGenRegister::SuperRegsComplete' data-ref="llvm::CodeGenRegister::SuperRegsComplete">SuperRegsComplete</a> &amp;&amp; <q>"TopoSigs haven't been computed yet."</q>);</td></tr>
<tr><th id="220">220</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegister::TopoSig" title='llvm::CodeGenRegister::TopoSig' data-ref="llvm::CodeGenRegister::TopoSig">TopoSig</a>;</td></tr>
<tr><th id="221">221</th><td>    }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <i>// List of register units in ascending order.</i></td></tr>
<tr><th id="224">224</th><td>    <b>typedef</b> <a class="type" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="typedef" id="llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</dfn>;</td></tr>
<tr><th id="225">225</th><td>    <b>typedef</b> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>, <var>16</var>&gt; <dfn class="typedef" id="llvm::CodeGenRegister::RegUnitLaneMaskList" title='llvm::CodeGenRegister::RegUnitLaneMaskList' data-type='SmallVector&lt;llvm::LaneBitmask, 16&gt;' data-ref="llvm::CodeGenRegister::RegUnitLaneMaskList">RegUnitLaneMaskList</dfn>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <i>// How many entries in RegUnitList are native?</i></td></tr>
<tr><th id="228">228</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> <dfn class="decl" id="llvm::CodeGenRegister::NativeRegUnits" title='llvm::CodeGenRegister::NativeRegUnits' data-ref="llvm::CodeGenRegister::NativeRegUnits">NativeRegUnits</dfn>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i>// Get the list of register units.</i></td></tr>
<tr><th id="231">231</th><td><i>    // This is only valid after computeSubRegs() completes.</i></td></tr>
<tr><th id="232">232</th><td>    <em>const</em> <a class="typedef" href="#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> &amp;<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>; }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="decl def" id="_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv" title='llvm::CodeGenRegister::getRegUnitLaneMasks' data-ref="_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv">getRegUnitLaneMasks</dfn>() <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKNS_11SmallVectorIT_XT0_EEE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKNS_11SmallVectorIT_XT0_EEE">makeArrayRef</a>(<a class="member" href="#llvm::CodeGenRegister::RegUnitLaneMasks" title='llvm::CodeGenRegister::RegUnitLaneMasks' data-ref="llvm::CodeGenRegister::RegUnitLaneMasks">RegUnitLaneMasks</a>).<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEmm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEmm">slice</a>(<var>0</var>, <a class="member" href="#llvm::CodeGenRegister::NativeRegUnits" title='llvm::CodeGenRegister::NativeRegUnits' data-ref="llvm::CodeGenRegister::NativeRegUnits">NativeRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>());</td></tr>
<tr><th id="236">236</th><td>    }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <i>// Get the native register units. This is a prefix of getRegUnits().</i></td></tr>
<tr><th id="239">239</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> <dfn class="decl def" id="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv" title='llvm::CodeGenRegister::getNativeRegUnits' data-ref="_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv">getNativeRegUnits</dfn>() <em>const</em> {</td></tr>
<tr><th id="240">240</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectorC1ERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::SparseBitVector&lt;ElementSize&gt;' data-ref="_ZN4llvm15SparseBitVectorC1ERKNS_15SparseBitVectorIXT_EEE"></a><a class="member" href="#llvm::CodeGenRegister::NativeRegUnits" title='llvm::CodeGenRegister::NativeRegUnits' data-ref="llvm::CodeGenRegister::NativeRegUnits">NativeRegUnits</a>;</td></tr>
<tr><th id="241">241</th><td>    }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm15CodeGenRegister19setRegUnitLaneMasksERKNS_11SmallVectorINS_11LaneBitmaskELj16EEE" title='llvm::CodeGenRegister::setRegUnitLaneMasks' data-ref="_ZN4llvm15CodeGenRegister19setRegUnitLaneMasksERKNS_11SmallVectorINS_11LaneBitmaskELj16EEE">setRegUnitLaneMasks</dfn>(<em>const</em> <a class="typedef" href="#llvm::CodeGenRegister::RegUnitLaneMaskList" title='llvm::CodeGenRegister::RegUnitLaneMaskList' data-type='SmallVector&lt;llvm::LaneBitmask, 16&gt;' data-ref="llvm::CodeGenRegister::RegUnitLaneMaskList">RegUnitLaneMaskList</a> &amp;<dfn class="local col6 decl" id="126LaneMasks" title='LaneMasks' data-type='const RegUnitLaneMaskList &amp;' data-ref="126LaneMasks">LaneMasks</dfn>) {</td></tr>
<tr><th id="244">244</th><td>      <a class="member" href="#llvm::CodeGenRegister::RegUnitLaneMasks" title='llvm::CodeGenRegister::RegUnitLaneMasks' data-ref="llvm::CodeGenRegister::RegUnitLaneMasks">RegUnitLaneMasks</a> <a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSERKNS_11SmallVectorIT_XT0_EEE">=</a> <a class="local col6 ref" href="#126LaneMasks" title='LaneMasks' data-ref="126LaneMasks">LaneMasks</a>;</td></tr>
<tr><th id="245">245</th><td>    }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <i>// Inherit register units from subregisters.</i></td></tr>
<tr><th id="248">248</th><td><i>    // Return true if the RegUnits changed.</i></td></tr>
<tr><th id="249">249</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::inheritRegUnits' data-ref="_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE">inheritRegUnits</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col7 decl" id="127RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="127RegBank">RegBank</dfn>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <i>// Adopt a register unit for pressure tracking.</i></td></tr>
<tr><th id="252">252</th><td><i>    // A unit is adopted iff its unit number is &gt;= NativeRegUnits.count().</i></td></tr>
<tr><th id="253">253</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm15CodeGenRegister12adoptRegUnitEj" title='llvm::CodeGenRegister::adoptRegUnit' data-ref="_ZN4llvm15CodeGenRegister12adoptRegUnitEj">adoptRegUnit</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="128RUID" title='RUID' data-type='unsigned int' data-ref="128RUID">RUID</dfn>) { <a class="member" href="#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col8 ref" href="#128RUID" title='RUID' data-ref="128RUID">RUID</a>); }</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>    <i>// Get the sum of this register's register unit weights.</i></td></tr>
<tr><th id="256">256</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::getWeight' data-ref="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE">getWeight</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col9 decl" id="129RegBank" title='RegBank' data-type='const llvm::CodeGenRegBank &amp;' data-ref="129RegBank">RegBank</dfn>) <em>const</em>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>    <i>// Canonically ordered set.</i></td></tr>
<tr><th id="259">259</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="typedef" id="llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</dfn>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <b>private</b>:</td></tr>
<tr><th id="262">262</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</dfn>;</td></tr>
<tr><th id="263">263</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegister::SuperRegsComplete" title='llvm::CodeGenRegister::SuperRegsComplete' data-ref="llvm::CodeGenRegister::SuperRegsComplete">SuperRegsComplete</dfn>;</td></tr>
<tr><th id="264">264</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegister::TopoSig" title='llvm::CodeGenRegister::TopoSig' data-ref="llvm::CodeGenRegister::TopoSig">TopoSig</dfn>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <i>// The sub-registers explicit in the .td file form a tree.</i></td></tr>
<tr><th id="267">267</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>8</var>&gt; <dfn class="decl" id="llvm::CodeGenRegister::ExplicitSubRegIndices" title='llvm::CodeGenRegister::ExplicitSubRegIndices' data-ref="llvm::CodeGenRegister::ExplicitSubRegIndices">ExplicitSubRegIndices</dfn>;</td></tr>
<tr><th id="268">268</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <var>8</var>&gt; <dfn class="decl" id="llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</dfn>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <i>// Explicit ad hoc aliases, symmetrized to form an undirected graph.</i></td></tr>
<tr><th id="271">271</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <var>8</var>&gt; <dfn class="decl" id="llvm::CodeGenRegister::ExplicitAliases" title='llvm::CodeGenRegister::ExplicitAliases' data-ref="llvm::CodeGenRegister::ExplicitAliases">ExplicitAliases</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    <i>// Super-registers where this is the first explicit sub-register.</i></td></tr>
<tr><th id="274">274</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::SuperRegList" title='llvm::CodeGenRegister::SuperRegList' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::SuperRegList">SuperRegList</a> <dfn class="decl" id="llvm::CodeGenRegister::LeadingSuperRegs" title='llvm::CodeGenRegister::LeadingSuperRegs' data-ref="llvm::CodeGenRegister::LeadingSuperRegs">LeadingSuperRegs</dfn>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> <dfn class="decl" id="llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</dfn>;</td></tr>
<tr><th id="277">277</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::SuperRegList" title='llvm::CodeGenRegister::SuperRegList' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::SuperRegList">SuperRegList</a> <dfn class="decl" id="llvm::CodeGenRegister::SuperRegs" title='llvm::CodeGenRegister::SuperRegs' data-ref="llvm::CodeGenRegister::SuperRegs">SuperRegs</dfn>;</td></tr>
<tr><th id="278">278</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; <dfn class="decl" id="llvm::CodeGenRegister::SubReg2Idx" title='llvm::CodeGenRegister::SubReg2Idx' data-ref="llvm::CodeGenRegister::SubReg2Idx">SubReg2Idx</dfn>;</td></tr>
<tr><th id="279">279</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> <dfn class="decl" id="llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</dfn>;</td></tr>
<tr><th id="280">280</th><td>    <a class="typedef" href="#llvm::CodeGenRegister::RegUnitLaneMaskList" title='llvm::CodeGenRegister::RegUnitLaneMaskList' data-type='SmallVector&lt;llvm::LaneBitmask, 16&gt;' data-ref="llvm::CodeGenRegister::RegUnitLaneMaskList">RegUnitLaneMaskList</a> <dfn class="decl" id="llvm::CodeGenRegister::RegUnitLaneMasks" title='llvm::CodeGenRegister::RegUnitLaneMasks' data-ref="llvm::CodeGenRegister::RegUnitLaneMasks">RegUnitLaneMasks</dfn>;</td></tr>
<tr><th id="281">281</th><td>  };</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmltERKNS_15CodeGenRegisterES2_" title='llvm::operator&lt;' data-ref="_ZN4llvmltERKNS_15CodeGenRegisterES2_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col0 decl" id="130A" title='A' data-type='const llvm::CodeGenRegister &amp;' data-ref="130A">A</dfn>, <em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col1 decl" id="131B" title='B' data-type='const llvm::CodeGenRegister &amp;' data-ref="131B">B</dfn>) {</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <a class="local col0 ref" href="#130A" title='A' data-ref="130A">A</a>.<a class="ref" href="#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> &lt; <a class="local col1 ref" href="#131B" title='B' data-ref="131B">B</a>.<a class="ref" href="#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>;</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmeqERKNS_15CodeGenRegisterES2_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_15CodeGenRegisterES2_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col2 decl" id="132A" title='A' data-type='const llvm::CodeGenRegister &amp;' data-ref="132A">A</dfn>, <em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col3 decl" id="133B" title='B' data-type='const llvm::CodeGenRegister &amp;' data-ref="133B">B</dfn>) {</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="local col2 ref" href="#132A" title='A' data-ref="132A">A</a>.<a class="ref" href="#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> == <a class="local col3 ref" href="#133B" title='B' data-ref="133B">B</a>.<a class="ref" href="#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>class</b> <dfn class="type def" id="llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</dfn> {</td></tr>
<tr><th id="292">292</th><td>    <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</dfn>;</td></tr>
<tr><th id="293">293</th><td>    <i>// Allocation orders. Order[0] always contains all registers in Members.</i></td></tr>
<tr><th id="294">294</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <var>16</var>&gt;&gt; <dfn class="decl" id="llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</dfn>;</td></tr>
<tr><th id="295">295</th><td>    <i>// Bit mask of sub-classes including this, indexed by their EnumValue.</i></td></tr>
<tr><th id="296">296</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</dfn>;</td></tr>
<tr><th id="297">297</th><td>    <i>// List of super-classes, topologocally ordered to have the larger classes</i></td></tr>
<tr><th id="298">298</th><td><i>    // first.  This is the same as sorting by EnumValue.</i></td></tr>
<tr><th id="299">299</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*, <var>4</var>&gt; <dfn class="decl" id="llvm::CodeGenRegisterClass::SuperClasses" title='llvm::CodeGenRegisterClass::SuperClasses' data-ref="llvm::CodeGenRegisterClass::SuperClasses">SuperClasses</dfn>;</td></tr>
<tr><th id="300">300</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl" id="llvm::CodeGenRegisterClass::TheDef" title='llvm::CodeGenRegisterClass::TheDef' data-ref="llvm::CodeGenRegisterClass::TheDef">TheDef</dfn>;</td></tr>
<tr><th id="301">301</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::Name" title='llvm::CodeGenRegisterClass::Name' data-ref="llvm::CodeGenRegisterClass::Name">Name</dfn>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>    <i>// For a synthesized class, inherit missing properties from the nearest</i></td></tr>
<tr><th id="304">304</th><td><i>    // super-class.</i></td></tr>
<tr><th id="305">305</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE" title='llvm::CodeGenRegisterClass::inheritProperties' data-ref="_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE">inheritProperties</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    <i>// Map SubRegIndex -&gt; sub-class.  This is the largest sub-class where all</i></td></tr>
<tr><th id="308">308</th><td><i>    // registers have a SubRegIndex sub-register.</i></td></tr>
<tr><th id="309">309</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt;</td></tr>
<tr><th id="310">310</th><td>        <dfn class="decl" id="llvm::CodeGenRegisterClass::SubClassWithSubReg" title='llvm::CodeGenRegisterClass::SubClassWithSubReg' data-ref="llvm::CodeGenRegisterClass::SubClassWithSubReg">SubClassWithSubReg</dfn>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>    <i>// Map SubRegIndex -&gt; set of super-reg classes.  This is all register</i></td></tr>
<tr><th id="313">313</th><td><i>    // classes SuperRC such that:</i></td></tr>
<tr><th id="314">314</th><td><i>    //</i></td></tr>
<tr><th id="315">315</th><td><i>    //   R:SubRegIndex in this RC for all R in SuperRC.</i></td></tr>
<tr><th id="316">316</th><td><i>    //</i></td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <var>8</var>&gt;&gt;</td></tr>
<tr><th id="318">318</th><td>        <dfn class="decl" id="llvm::CodeGenRegisterClass::SuperRegClasses" title='llvm::CodeGenRegisterClass::SuperRegClasses' data-ref="llvm::CodeGenRegisterClass::SuperRegClasses">SuperRegClasses</dfn>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>    <i>// Bit vector of TopoSigs for the registers in this class. This will be</i></td></tr>
<tr><th id="321">321</th><td><i>    // very sparse on regular architectures.</i></td></tr>
<tr><th id="322">322</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::TopoSigs" title='llvm::CodeGenRegisterClass::TopoSigs' data-ref="llvm::CodeGenRegisterClass::TopoSigs">TopoSigs</dfn>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <b>public</b>:</td></tr>
<tr><th id="325">325</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</dfn>;</td></tr>
<tr><th id="326">326</th><td>    <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</dfn>;</td></tr>
<tr><th id="327">327</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="InfoByHwMode.h.html#llvm::ValueTypeByHwMode" title='llvm::ValueTypeByHwMode' data-ref="llvm::ValueTypeByHwMode">ValueTypeByHwMode</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</dfn>;</td></tr>
<tr><th id="328">328</th><td>    <a class="type" href="InfoByHwMode.h.html#llvm::RegSizeInfoByHwMode" title='llvm::RegSizeInfoByHwMode' data-ref="llvm::RegSizeInfoByHwMode">RegSizeInfoByHwMode</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</dfn>;</td></tr>
<tr><th id="329">329</th><td>    <em>int</em> <dfn class="decl" id="llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</dfn>;</td></tr>
<tr><th id="330">330</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</dfn>;</td></tr>
<tr><th id="331">331</th><td>    <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</dfn>;</td></tr>
<tr><th id="332">332</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::AllocationPriority" title='llvm::CodeGenRegisterClass::AllocationPriority' data-ref="llvm::CodeGenRegisterClass::AllocationPriority">AllocationPriority</dfn>;</td></tr>
<tr><th id="333">333</th><td>    <i class="doc">/// Contains the combination of the lane masks of all subregisters.</i></td></tr>
<tr><th id="334">334</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::LaneMask" title='llvm::CodeGenRegisterClass::LaneMask' data-ref="llvm::CodeGenRegisterClass::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="335">335</th><td>    <i class="doc">/// True if there are at least 2 subregisters which do not interfere.</i></td></tr>
<tr><th id="336">336</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegisterClass::HasDisjunctSubRegs" title='llvm::CodeGenRegisterClass::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</dfn>;</td></tr>
<tr><th id="337">337</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegisterClass::CoveredBySubRegs" title='llvm::CodeGenRegisterClass::CoveredBySubRegs' data-ref="llvm::CodeGenRegisterClass::CoveredBySubRegs">CoveredBySubRegs</dfn>;</td></tr>
<tr><th id="338">338</th><td>    <i class="doc">/// A register class is artificial if all its members are artificial.</i></td></tr>
<tr><th id="339">339</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</dfn>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <i>// Return the Record that defined this class, or NULL if the class was</i></td></tr>
<tr><th id="342">342</th><td><i>    // created by TableGen.</i></td></tr>
<tr><th id="343">343</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass6getDefEv" title='llvm::CodeGenRegisterClass::getDef' data-ref="_ZNK4llvm20CodeGenRegisterClass6getDefEv">getDef</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::TheDef" title='llvm::CodeGenRegisterClass::TheDef' data-ref="llvm::CodeGenRegisterClass::TheDef">TheDef</a>; }</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::Name" title='llvm::CodeGenRegisterClass::Name' data-ref="llvm::CodeGenRegisterClass::Name">Name</a>; }</td></tr>
<tr><th id="346">346</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv" title='llvm::CodeGenRegisterClass::getQualifiedName' data-ref="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv">getQualifiedName</dfn>() <em>const</em>;</td></tr>
<tr><th id="347">347</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="InfoByHwMode.h.html#llvm::ValueTypeByHwMode" title='llvm::ValueTypeByHwMode' data-ref="llvm::ValueTypeByHwMode">ValueTypeByHwMode</a>&gt; <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv" title='llvm::CodeGenRegisterClass::getValueTypes' data-ref="_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv">getValueTypes</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>; }</td></tr>
<tr><th id="348">348</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass16getNumValueTypesEv" title='llvm::CodeGenRegisterClass::getNumValueTypes' data-ref="_ZNK4llvm20CodeGenRegisterClass16getNumValueTypesEv">getNumValueTypes</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <em>const</em> <a class="type" href="InfoByHwMode.h.html#llvm::ValueTypeByHwMode" title='llvm::ValueTypeByHwMode' data-ref="llvm::ValueTypeByHwMode">ValueTypeByHwMode</a> &amp;<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass15getValueTypeNumEj" title='llvm::CodeGenRegisterClass::getValueTypeNum' data-ref="_ZNK4llvm20CodeGenRegisterClass15getValueTypeNumEj">getValueTypeNum</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="134VTNum" title='VTNum' data-type='unsigned int' data-ref="134VTNum">VTNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (<a class="local col4 ref" href="#134VTNum" title='VTNum' data-ref="134VTNum">VTNum</a> &lt; <a class="member" href="#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="352">352</th><td>        <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#134VTNum" title='VTNum' data-ref="134VTNum">VTNum</a>]</a>;</td></tr>
<tr><th id="353">353</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;VTNum greater than number of ValueTypes in RegClass!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.h&quot;, 353)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"VTNum greater than number of ValueTypes in RegClass!"</q>);</td></tr>
<tr><th id="354">354</th><td>    }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>    <i>// Return true if this this class contains the register.</i></td></tr>
<tr><th id="357">357</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*) <em>const</em>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <i>// Returns true if RC is a subclass.</i></td></tr>
<tr><th id="360">360</th><td><i>    // RC is a sub-class of this class if it is a valid replacement for any</i></td></tr>
<tr><th id="361">361</th><td><i>    // instruction operand where a register of this classis required. It must</i></td></tr>
<tr><th id="362">362</th><td><i>    // satisfy these conditions:</i></td></tr>
<tr><th id="363">363</th><td><i>    //</i></td></tr>
<tr><th id="364">364</th><td><i>    // 1. All RC registers are also in this.</i></td></tr>
<tr><th id="365">365</th><td><i>    // 2. The RC spill size must not be smaller than our spill size.</i></td></tr>
<tr><th id="366">366</th><td><i>    // 3. RC spill alignment must be compatible with ours.</i></td></tr>
<tr><th id="367">367</th><td><i>    //</i></td></tr>
<tr><th id="368">368</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_" title='llvm::CodeGenRegisterClass::hasSubClass' data-ref="_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_">hasSubClass</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col5 decl" id="135RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="135RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="369">369</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#135RC" title='RC' data-ref="135RC">RC</a>-&gt;<a class="member" href="#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="370">370</th><td>    }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <i>// getSubClassWithSubReg - Returns the largest sub-class where all</i></td></tr>
<tr><th id="373">373</th><td><i>    // registers have a SubIdx sub-register.</i></td></tr>
<tr><th id="374">374</th><td>    <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *</td></tr>
<tr><th id="375">375</th><td>    <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getSubClassWithSubReg' data-ref="_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col6 decl" id="136SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="136SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="376">376</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::SubClassWithSubReg" title='llvm::CodeGenRegisterClass::SubClassWithSubReg' data-ref="llvm::CodeGenRegisterClass::SubClassWithSubReg">SubClassWithSubReg</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col6 ref" href="#136SubIdx" title='SubIdx' data-ref="136SubIdx">SubIdx</a>);</td></tr>
<tr><th id="377">377</th><td>    }</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>    <i class="doc">/// Find largest subclass where all registers have SubIdx subregisters in</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">    /// SubRegClass and the largest subregister class that contains those</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">    /// subregisters without (as far as possible) also containing additional registers.</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">    /// This can be used to find a suitable pair of classes for subregister copies.</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">    /// <span class="command">\return</span> std::pair&lt;SubClass, SubRegClass&gt; where SubClass is a SubClass is</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">    /// a class where every register has SubIdx and SubRegClass is a class where</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">    /// every register is covered by the SubIdx subregister of SubClass.</i></td></tr>
<tr><th id="387">387</th><td>    <a class="type" href="../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt;&gt;</td></tr>
<tr><th id="388">388</th><td>    <dfn class="decl" id="_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getMatchingSubClassWithSubRegs' data-ref="_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE">getMatchingSubClassWithSubRegs</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col7 decl" id="137RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="137RegBank">RegBank</dfn>,</td></tr>
<tr><th id="389">389</th><td>                                   <em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col8 decl" id="138SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="138SubIdx">SubIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_" title='llvm::CodeGenRegisterClass::setSubClassWithSubReg' data-ref="_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_">setSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col9 decl" id="139SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="139SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="392">392</th><td>                               <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col0 decl" id="140SubRC" title='SubRC' data-type='llvm::CodeGenRegisterClass *' data-ref="140SubRC">SubRC</dfn>) {</td></tr>
<tr><th id="393">393</th><td>      <a class="member" href="#llvm::CodeGenRegisterClass::SubClassWithSubReg" title='llvm::CodeGenRegisterClass::SubClassWithSubReg' data-ref="llvm::CodeGenRegisterClass::SubClassWithSubReg">SubClassWithSubReg</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col9 ref" href="#139SubIdx" title='SubIdx' data-ref="139SubIdx">SubIdx</a>]</a> = <a class="local col0 ref" href="#140SubRC" title='SubRC' data-ref="140SubRC">SubRC</a>;</td></tr>
<tr><th id="394">394</th><td>    }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <i>// getSuperRegClasses - Returns a bit vector of all register classes</i></td></tr>
<tr><th id="397">397</th><td><i>    // containing only SubIdx super-registers of this class.</i></td></tr>
<tr><th id="398">398</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE" title='llvm::CodeGenRegisterClass::getSuperRegClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE">getSuperRegClasses</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col1 decl" id="141SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="141SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="399">399</th><td>                            <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="142Out" title='Out' data-type='llvm::BitVector &amp;' data-ref="142Out">Out</dfn>) <em>const</em>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    <i>// addSuperRegClass - Add a class containing only SubIdx super-registers.</i></td></tr>
<tr><th id="402">402</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClass16addSuperRegClassEPNS_18CodeGenSubRegIndexEPS0_" title='llvm::CodeGenRegisterClass::addSuperRegClass' data-ref="_ZN4llvm20CodeGenRegisterClass16addSuperRegClassEPNS_18CodeGenSubRegIndexEPS0_">addSuperRegClass</dfn>(<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col3 decl" id="143SubIdx" title='SubIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="143SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="403">403</th><td>                          <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col4 decl" id="144SuperRC" title='SuperRC' data-type='llvm::CodeGenRegisterClass *' data-ref="144SuperRC">SuperRC</dfn>) {</td></tr>
<tr><th id="404">404</th><td>      <a class="member" href="#llvm::CodeGenRegisterClass::SuperRegClasses" title='llvm::CodeGenRegisterClass::SuperRegClasses' data-ref="llvm::CodeGenRegisterClass::SuperRegClasses">SuperRegClasses</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col3 ref" href="#143SubIdx" title='SubIdx' data-ref="143SubIdx">SubIdx</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#144SuperRC" title='SuperRC' data-ref="144SuperRC">SuperRC</a>);</td></tr>
<tr><th id="405">405</th><td>    }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>    <i>// getSubClasses - Returns a constant BitVector of subclasses indexed by</i></td></tr>
<tr><th id="408">408</th><td><i>    // EnumValue.</i></td></tr>
<tr><th id="409">409</th><td><i>    // The SubClasses vector includes an entry for this class.</i></td></tr>
<tr><th id="410">410</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv" title='llvm::CodeGenRegisterClass::getSubClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv">getSubClasses</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>; }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <i>// getSuperClasses - Returns a list of super classes ordered by EnumValue.</i></td></tr>
<tr><th id="413">413</th><td><i>    // The array does not include an entry for this class.</i></td></tr>
<tr><th id="414">414</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*&gt; <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv" title='llvm::CodeGenRegisterClass::getSuperClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass15getSuperClassesEv">getSuperClasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="415">415</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="#llvm::CodeGenRegisterClass::SuperClasses" title='llvm::CodeGenRegisterClass::SuperClasses' data-ref="llvm::CodeGenRegisterClass::SuperClasses">SuperClasses</a>;</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>    <i>// Returns an ordered list of class members.</i></td></tr>
<tr><th id="419">419</th><td><i>    // The order of registers is the same as in the .td file.</i></td></tr>
<tr><th id="420">420</th><td><i>    // No = 0 is the default allocation order, No = 1 is the first alternative.</i></td></tr>
<tr><th id="421">421</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass8getOrderEj" title='llvm::CodeGenRegisterClass::getOrder' data-ref="_ZNK4llvm20CodeGenRegisterClass8getOrderEj">getOrder</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="145No" title='No' data-type='unsigned int' data-ref="145No">No</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>        <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#145No" title='No' data-ref="145No">No</a>]</a>;</td></tr>
<tr><th id="423">423</th><td>    }</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>    <i>// Return the total number of allocation orders available.</i></td></tr>
<tr><th id="426">426</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv" title='llvm::CodeGenRegisterClass::getNumOrders' data-ref="_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv">getNumOrders</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <i>// Get the set of registers.  This set contains the same registers as</i></td></tr>
<tr><th id="429">429</th><td><i>    // getOrder(0).</i></td></tr>
<tr><th id="430">430</th><td>    <em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a>; }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>    <i>// Get a bit vector of TopoSigs present in this register class.</i></td></tr>
<tr><th id="433">433</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass11getTopoSigsEv" title='llvm::CodeGenRegisterClass::getTopoSigs' data-ref="_ZNK4llvm20CodeGenRegisterClass11getTopoSigsEv">getTopoSigs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegisterClass::TopoSigs" title='llvm::CodeGenRegisterClass::TopoSigs' data-ref="llvm::CodeGenRegisterClass::TopoSigs">TopoSigs</a>; }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>    <i>// Populate a unique sorted list of units from a register set.</i></td></tr>
<tr><th id="436">436</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE" title='llvm::CodeGenRegisterClass::buildRegUnitSet' data-ref="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE">buildRegUnitSet</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col6 decl" id="146RegBank" title='RegBank' data-type='const llvm::CodeGenRegBank &amp;' data-ref="146RegBank">RegBank</dfn>,</td></tr>
<tr><th id="437">437</th><td>                         <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="147RegUnits" title='RegUnits' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="147RegUnits">RegUnits</dfn>) <em>const</em>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>    <dfn class="decl" id="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE">CodeGenRegisterClass</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="148R" title='R' data-type='llvm::Record *' data-ref="148R">R</dfn>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <i>// A key representing the parts of a register class used for forming</i></td></tr>
<tr><th id="442">442</th><td><i>    // sub-classes.  Note the ordering provided by this key is not the same as</i></td></tr>
<tr><th id="443">443</th><td><i>    // the topological order used for the EnumValues.</i></td></tr>
<tr><th id="444">444</th><td>    <b>struct</b> <dfn class="type def" id="llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</dfn> {</td></tr>
<tr><th id="445">445</th><td>      <em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> *<dfn class="decl" id="llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</dfn>;</td></tr>
<tr><th id="446">446</th><td>      <a class="type" href="InfoByHwMode.h.html#llvm::RegSizeInfoByHwMode" title='llvm::RegSizeInfoByHwMode' data-ref="llvm::RegSizeInfoByHwMode">RegSizeInfoByHwMode</a> <dfn class="decl" id="llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</dfn>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>      <dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClass3KeyC1EPKSt6vectorIPKNS_15CodeGenRegisterESaIS5_EERKNS_19RegSizeInfoByHwModeE" title='llvm::CodeGenRegisterClass::Key::Key' data-ref="_ZN4llvm20CodeGenRegisterClass3KeyC1EPKSt6vectorIPKNS_15CodeGenRegisterESaIS5_EERKNS_19RegSizeInfoByHwModeE">Key</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> *<dfn class="local col9 decl" id="149M" title='M' data-type='const CodeGenRegister::Vec *' data-ref="149M">M</dfn>, <em>const</em> <a class="type" href="InfoByHwMode.h.html#llvm::RegSizeInfoByHwMode" title='llvm::RegSizeInfoByHwMode' data-ref="llvm::RegSizeInfoByHwMode">RegSizeInfoByHwMode</a> &amp;<dfn class="local col0 decl" id="150I" title='I' data-type='const llvm::RegSizeInfoByHwMode &amp;' data-ref="150I">I</dfn>)</td></tr>
<tr><th id="449">449</th><td>        : <a class="member" href="#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>(<a class="local col9 ref" href="#149M" title='M' data-ref="149M">M</a>), <a class="member" href="#llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</a><a class="ref" href="InfoByHwMode.h.html#168" title='llvm::RegSizeInfoByHwMode::RegSizeInfoByHwMode' data-ref="_ZN4llvm19RegSizeInfoByHwModeC1ERKS0_">(</a><a class="local col0 ref" href="#150I" title='I' data-ref="150I">I</a>) {}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>      <dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClass3KeyC1ERKS0_" title='llvm::CodeGenRegisterClass::Key::Key' data-ref="_ZN4llvm20CodeGenRegisterClass3KeyC1ERKS0_">Key</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col1 decl" id="151RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="151RC">RC</dfn>)</td></tr>
<tr><th id="452">452</th><td>        : <a class="member" href="#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>(&amp;<a class="local col1 ref" href="#151RC" title='RC' data-ref="151RC">RC</a>.<a class="ref" href="#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>()), <a class="member" href="#llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</a><a class="ref" href="InfoByHwMode.h.html#168" title='llvm::RegSizeInfoByHwMode::RegSizeInfoByHwMode' data-ref="_ZN4llvm19RegSizeInfoByHwModeC1ERKS0_">(</a><a class="local col1 ref" href="#151RC" title='RC' data-ref="151RC">RC</a>.<a class="ref" href="#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>) {}</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>      <i>// Lexicographical order of (Members, RegSizeInfoByHwMode).</i></td></tr>
<tr><th id="455">455</th><td>      <em>bool</em> <dfn class="decl" id="_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_" title='llvm::CodeGenRegisterClass::Key::operator&lt;' data-ref="_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a>&amp;) <em>const</em>;</td></tr>
<tr><th id="456">456</th><td>    };</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>    <i>// Create a non-user defined register class.</i></td></tr>
<tr><th id="459">459</th><td>    <dfn class="decl" id="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE">CodeGenRegisterClass</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="152Name" title='Name' data-type='llvm::StringRef' data-ref="152Name">Name</dfn>, <a class="type" href="#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a> <dfn class="local col3 decl" id="153Props" title='Props' data-type='llvm::CodeGenRegisterClass::Key' data-ref="153Props">Props</dfn>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>    <i>// Called by CodeGenRegBank::CodeGenRegBank().</i></td></tr>
<tr><th id="462">462</th><td>    <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE" title='llvm::CodeGenRegisterClass::computeSubClasses' data-ref="_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE">computeSubClasses</dfn>(<a class="type" href="#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>&amp;);</td></tr>
<tr><th id="463">463</th><td>  };</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <i>// Register units are used to model interference and register pressure.</i></td></tr>
<tr><th id="466">466</th><td><i>  // Every register is assigned one or more register units such that two</i></td></tr>
<tr><th id="467">467</th><td><i>  // registers overlap if and only if they have a register unit in common.</i></td></tr>
<tr><th id="468">468</th><td><i>  //</i></td></tr>
<tr><th id="469">469</th><td><i>  // Normally, one register unit is created per leaf register. Non-leaf</i></td></tr>
<tr><th id="470">470</th><td><i>  // registers inherit the units of their sub-registers.</i></td></tr>
<tr><th id="471">471</th><td>  <b>struct</b> <dfn class="type def" id="llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</dfn> {</td></tr>
<tr><th id="472">472</th><td>    <i>// Weight assigned to this RegUnit for estimating register pressure.</i></td></tr>
<tr><th id="473">473</th><td><i>    // This is useful when equalizing weights in register classes with mixed</i></td></tr>
<tr><th id="474">474</th><td><i>    // register topologies.</i></td></tr>
<tr><th id="475">475</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</dfn>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <i>// Each native RegUnit corresponds to one or two root registers. The full</i></td></tr>
<tr><th id="478">478</th><td><i>    // set of registers containing this unit can be computed as the union of</i></td></tr>
<tr><th id="479">479</th><td><i>    // these two registers and their super-registers.</i></td></tr>
<tr><th id="480">480</th><td>    <em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="decl" id="llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</dfn>[<var>2</var>];</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>    <i>// Index into RegClassUnitSets where we can find the list of UnitSets that</i></td></tr>
<tr><th id="483">483</th><td><i>    // contain this unit.</i></td></tr>
<tr><th id="484">484</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegUnit::RegClassUnitSetsIdx" title='llvm::RegUnit::RegClassUnitSetsIdx' data-ref="llvm::RegUnit::RegClassUnitSetsIdx">RegClassUnitSetsIdx</dfn>;</td></tr>
<tr><th id="485">485</th><td>    <i>// A register unit is artificial if at least one of its roots is</i></td></tr>
<tr><th id="486">486</th><td><i>    // artificial.</i></td></tr>
<tr><th id="487">487</th><td>    <em>bool</em> <dfn class="decl" id="llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</dfn>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    <dfn class="decl def" id="_ZN4llvm7RegUnitC1Ev" title='llvm::RegUnit::RegUnit' data-ref="_ZN4llvm7RegUnitC1Ev">RegUnit</dfn>() : <a class="member" href="#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a>(<var>0</var>), <a class="member" href="#llvm::RegUnit::RegClassUnitSetsIdx" title='llvm::RegUnit::RegClassUnitSetsIdx' data-ref="llvm::RegUnit::RegClassUnitSetsIdx">RegClassUnitSetsIdx</a>(<var>0</var>), <a class="member" href="#llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</a>(<b>false</b>) {</td></tr>
<tr><th id="490">490</th><td>      <a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>0</var>] = <a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>1</var>] = <b>nullptr</b>;</td></tr>
<tr><th id="491">491</th><td>    }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="decl def" id="_ZNK4llvm7RegUnit8getRootsEv" title='llvm::RegUnit::getRoots' data-ref="_ZNK4llvm7RegUnit8getRootsEv">getRoots</dfn>() <em>const</em> {</td></tr>
<tr><th id="494">494</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(Roots[1] &amp;&amp; !Roots[0]) &amp;&amp; &quot;Invalid roots array&quot;) ? void (0) : __assert_fail (&quot;!(Roots[1] &amp;&amp; !Roots[0]) &amp;&amp; \&quot;Invalid roots array\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.h&quot;, 494, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>1</var>] &amp;&amp; !<a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>0</var>]) &amp;&amp; <q>"Invalid roots array"</q>);</td></tr>
<tr><th id="495">495</th><td>      <b>return</b> <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>, !!<a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>0</var>] + !!<a class="member" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>1</var>]);</td></tr>
<tr><th id="496">496</th><td>    }</td></tr>
<tr><th id="497">497</th><td>  };</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <i>// Each RegUnitSet is a sorted vector with a name.</i></td></tr>
<tr><th id="500">500</th><td>  <b>struct</b> <dfn class="type def" id="llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</dfn> {</td></tr>
<tr><th id="501">501</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator">const_iterator</a> <dfn class="typedef" id="llvm::RegUnitSet::iterator" title='llvm::RegUnitSet::iterator' data-type='std::vector&lt;unsigned int&gt;::const_iterator' data-ref="llvm::RegUnitSet::iterator">iterator</dfn>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</dfn>;</td></tr>
<tr><th id="504">504</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</dfn>;</td></tr>
<tr><th id="505">505</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegUnitSet::Weight" title='llvm::RegUnitSet::Weight' data-ref="llvm::RegUnitSet::Weight">Weight</dfn> = <var>0</var>; <i>// Cache the sum of all unit weights.</i></td></tr>
<tr><th id="506">506</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegUnitSet::Order" title='llvm::RegUnitSet::Order' data-ref="llvm::RegUnitSet::Order">Order</dfn> = <var>0</var>;  <i>// Cache the sort key.</i></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>    <dfn class="decl" id="_ZN4llvm10RegUnitSetC1Ev" title='llvm::RegUnitSet::RegUnitSet' data-ref="_ZN4llvm10RegUnitSetC1Ev">RegUnitSet</dfn>() = <b>default</b>;</td></tr>
<tr><th id="509">509</th><td>  };</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <i>// Base vector for identifying TopoSigs. The contents uniquely identify a</i></td></tr>
<tr><th id="512">512</th><td><i>  // TopoSig, only computeSuperRegs needs to know how.</i></td></tr>
<tr><th id="513">513</th><td>  <b>typedef</b> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="typedef" id="llvm::TopoSigId" title='llvm::TopoSigId' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="llvm::TopoSigId">TopoSigId</dfn>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <i>// CodeGenRegBank - Represent a target's registers and the relations between</i></td></tr>
<tr><th id="516">516</th><td><i>  // them.</i></td></tr>
<tr><th id="517">517</th><td>  <b>class</b> <dfn class="type def" id="llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</dfn> {</td></tr>
<tr><th id="518">518</th><td>    <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a> <dfn class="decl" id="llvm::CodeGenRegBank::Sets" title='llvm::CodeGenRegBank::Sets' data-ref="llvm::CodeGenRegBank::Sets">Sets</dfn>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <em>const</em> <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a> &amp;<dfn class="decl" id="llvm::CodeGenRegBank::CGH" title='llvm::CodeGenRegBank::CGH' data-ref="llvm::CodeGenRegBank::CGH">CGH</dfn>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</dfn>;</td></tr>
<tr><th id="523">523</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; <dfn class="decl" id="llvm::CodeGenRegBank::Def2SubRegIdx" title='llvm::CodeGenRegBank::Def2SubRegIdx' data-ref="llvm::CodeGenRegBank::Def2SubRegIdx">Def2SubRegIdx</dfn>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="decl" id="_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_" title='llvm::CodeGenRegBank::createSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_">createSubRegIndex</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="154Name" title='Name' data-type='llvm::StringRef' data-ref="154Name">Name</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="155NameSpace" title='NameSpace' data-type='llvm::StringRef' data-ref="155NameSpace">NameSpace</dfn>);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>8</var>&gt;,</td></tr>
<tr><th id="528">528</th><td>                     <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; <dfn class="typedef" id="llvm::CodeGenRegBank::ConcatIdxMap" title='llvm::CodeGenRegBank::ConcatIdxMap' data-type='std::map&lt;SmallVector&lt;CodeGenSubRegIndex *, 8&gt;, CodeGenSubRegIndex *&gt;' data-ref="llvm::CodeGenRegBank::ConcatIdxMap">ConcatIdxMap</dfn>;</td></tr>
<tr><th id="529">529</th><td>    <a class="typedef" href="#llvm::CodeGenRegBank::ConcatIdxMap" title='llvm::CodeGenRegBank::ConcatIdxMap' data-type='std::map&lt;SmallVector&lt;CodeGenSubRegIndex *, 8&gt;, CodeGenSubRegIndex *&gt;' data-ref="llvm::CodeGenRegBank::ConcatIdxMap">ConcatIdxMap</a> <dfn class="decl" id="llvm::CodeGenRegBank::ConcatIdx" title='llvm::CodeGenRegBank::ConcatIdx' data-ref="llvm::CodeGenRegBank::ConcatIdx">ConcatIdx</dfn>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>    <i>// Registers.</i></td></tr>
<tr><th id="532">532</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</dfn>;</td></tr>
<tr><th id="533">533</th><td>    <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="decl" id="llvm::CodeGenRegBank::RegistersByName" title='llvm::CodeGenRegBank::RegistersByName' data-ref="llvm::CodeGenRegBank::RegistersByName">RegistersByName</dfn>;</td></tr>
<tr><th id="534">534</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="decl" id="llvm::CodeGenRegBank::Def2Reg" title='llvm::CodeGenRegBank::Def2Reg' data-ref="llvm::CodeGenRegBank::Def2Reg">Def2Reg</dfn>;</td></tr>
<tr><th id="535">535</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</dfn>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="typedef" href="#llvm::TopoSigId" title='llvm::TopoSigId' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="llvm::TopoSigId">TopoSigId</a>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::TopoSigs" title='llvm::CodeGenRegBank::TopoSigs' data-ref="llvm::CodeGenRegBank::TopoSigs">TopoSigs</dfn>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <i>// Includes native (0..NumNativeRegUnits-1) and adopted register units.</i></td></tr>
<tr><th id="540">540</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</a>, <var>8</var>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</dfn>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>    <i>// Register classes.</i></td></tr>
<tr><th id="543">543</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</dfn>;</td></tr>
<tr><th id="544">544</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*, <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*&gt; <dfn class="decl" id="llvm::CodeGenRegBank::Def2RC" title='llvm::CodeGenRegBank::Def2RC' data-ref="llvm::CodeGenRegBank::Def2RC">Def2RC</dfn>;</td></tr>
<tr><th id="545">545</th><td>    <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="type" href="#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a>, <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*&gt; <dfn class="typedef" id="llvm::CodeGenRegBank::RCKeyMap" title='llvm::CodeGenRegBank::RCKeyMap' data-type='std::map&lt;CodeGenRegisterClass::Key, CodeGenRegisterClass *&gt;' data-ref="llvm::CodeGenRegBank::RCKeyMap">RCKeyMap</dfn>;</td></tr>
<tr><th id="546">546</th><td>    <a class="typedef" href="#llvm::CodeGenRegBank::RCKeyMap" title='llvm::CodeGenRegBank::RCKeyMap' data-type='std::map&lt;CodeGenRegisterClass::Key, CodeGenRegisterClass *&gt;' data-ref="llvm::CodeGenRegBank::RCKeyMap">RCKeyMap</a> <dfn class="decl" id="llvm::CodeGenRegBank::Key2RC" title='llvm::CodeGenRegBank::Key2RC' data-ref="llvm::CodeGenRegBank::Key2RC">Key2RC</dfn>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>    <i>// Remember each unique set of register units. Initially, this contains a</i></td></tr>
<tr><th id="549">549</th><td><i>    // unique set for each register class. Simliar sets are coalesced with</i></td></tr>
<tr><th id="550">550</th><td><i>    // pruneUnitSets and new supersets are inferred during computeRegUnitSets.</i></td></tr>
<tr><th id="551">551</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</dfn>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>    <i>// Map RegisterClass index to the index of the RegUnitSet that contains the</i></td></tr>
<tr><th id="554">554</th><td><i>    // class's units and any inferred RegUnit supersets.</i></td></tr>
<tr><th id="555">555</th><td><i>    //</i></td></tr>
<tr><th id="556">556</th><td><i>    // NOTE: This could grow beyond the number of register classes when we map</i></td></tr>
<tr><th id="557">557</th><td><i>    // register units to lists of unit sets. If the list of unit sets does not</i></td></tr>
<tr><th id="558">558</th><td><i>    // already exist for a register class, we create a new entry in this vector.</i></td></tr>
<tr><th id="559">559</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;&gt; <dfn class="decl" id="llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</dfn>;</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <i>// Give each register unit set an order based on sorting criteria.</i></td></tr>
<tr><th id="562">562</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</dfn>;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <i>// Keep track of synthesized definitions generated in TupleExpander.</i></td></tr>
<tr><th id="565">565</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>&gt;&gt; <dfn class="decl" id="llvm::CodeGenRegBank::SynthDefs" title='llvm::CodeGenRegBank::SynthDefs' data-ref="llvm::CodeGenRegBank::SynthDefs">SynthDefs</dfn>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>    <i>// Add RC to *2RC maps.</i></td></tr>
<tr><th id="568">568</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::addToMaps' data-ref="_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE">addToMaps</dfn>(<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*);</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>    <i>// Create a synthetic sub-class if it is missing.</i></td></tr>
<tr><th id="571">571</th><td>    <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="decl" id="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE" title='llvm::CodeGenRegBank::getOrCreateSubClass' data-ref="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE">getOrCreateSubClass</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col6 decl" id="156RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="156RC">RC</dfn>,</td></tr>
<tr><th id="572">572</th><td>                                              <em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> *<dfn class="local col7 decl" id="157Membs" title='Membs' data-type='const CodeGenRegister::Vec *' data-ref="157Membs">Membs</dfn>,</td></tr>
<tr><th id="573">573</th><td>                                              <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="158Name" title='Name' data-type='llvm::StringRef' data-ref="158Name">Name</dfn>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <i>// Infer missing register classes.</i></td></tr>
<tr><th id="576">576</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv" title='llvm::CodeGenRegBank::computeInferredRegisterClasses' data-ref="_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv">computeInferredRegisterClasses</dfn>();</td></tr>
<tr><th id="577">577</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferCommonSubClass' data-ref="_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE">inferCommonSubClass</dfn>(<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col9 decl" id="159RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="159RC">RC</dfn>);</td></tr>
<tr><th id="578">578</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferSubClassWithSubReg' data-ref="_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE">inferSubClassWithSubReg</dfn>(<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col0 decl" id="160RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="160RC">RC</dfn>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferMatchingSuperRegClass' data-ref="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassE">inferMatchingSuperRegClass</dfn>(<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col1 decl" id="161RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="161RC">RC</dfn>) {</td></tr>
<tr><th id="581">581</th><td>      <a class="member" href="#_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E" title='llvm::CodeGenRegBank::inferMatchingSuperRegClass' data-ref="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E">inferMatchingSuperRegClass</a>(<a class="local col1 ref" href="#161RC" title='RC' data-ref="161RC">RC</a>, <a class="member" href="#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>());</td></tr>
<tr><th id="582">582</th><td>    }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E" title='llvm::CodeGenRegBank::inferMatchingSuperRegClass' data-ref="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E">inferMatchingSuperRegClass</dfn>(</td></tr>
<tr><th id="585">585</th><td>        <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col2 decl" id="162RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="162RC">RC</dfn>,</td></tr>
<tr><th id="586">586</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list{llvm::CodeGenRegisterClass,std::allocator{llvm::CodeGenRegisterClass}}::iterator" title='std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt;::iterator' data-type='_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="std::__cxx11::list{llvm::CodeGenRegisterClass,std::allocator{llvm::CodeGenRegisterClass}}::iterator">iterator</a> <dfn class="local col3 decl" id="163FirstSubRegRC" title='FirstSubRegRC' data-type='std::list&lt;CodeGenRegisterClass&gt;::iterator' data-ref="163FirstSubRegRC">FirstSubRegRC</dfn>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>    <i>// Iteratively prune unit sets.</i></td></tr>
<tr><th id="589">589</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv" title='llvm::CodeGenRegBank::pruneUnitSets' data-ref="_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv">pruneUnitSets</dfn>();</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>    <i>// Compute a weight for each register unit created during getSubRegs.</i></td></tr>
<tr><th id="592">592</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank21computeRegUnitWeightsEv" title='llvm::CodeGenRegBank::computeRegUnitWeights' data-ref="_ZN4llvm14CodeGenRegBank21computeRegUnitWeightsEv">computeRegUnitWeights</dfn>();</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <i>// Create a RegUnitSet for each RegClass and infer superclasses.</i></td></tr>
<tr><th id="595">595</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv" title='llvm::CodeGenRegBank::computeRegUnitSets' data-ref="_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv">computeRegUnitSets</dfn>();</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <i>// Populate the Composite map from sub-register relationships.</i></td></tr>
<tr><th id="598">598</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank17computeCompositesEv" title='llvm::CodeGenRegBank::computeComposites' data-ref="_ZN4llvm14CodeGenRegBank17computeCompositesEv">computeComposites</dfn>();</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <i>// Compute a lane mask for each sub-register index.</i></td></tr>
<tr><th id="601">601</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv" title='llvm::CodeGenRegBank::computeSubRegLaneMasks' data-ref="_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv">computeSubRegLaneMasks</dfn>();</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>    <i class="doc">/// Computes a lane mask for each register unit enumerated by a physical</i></td></tr>
<tr><th id="604">604</th><td><i class="doc">    /// register.</i></td></tr>
<tr><th id="605">605</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv" title='llvm::CodeGenRegBank::computeRegUnitLaneMasks' data-ref="_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv">computeRegUnitLaneMasks</dfn>();</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <b>public</b>:</td></tr>
<tr><th id="608">608</th><td>    <dfn class="decl" id="_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE" title='llvm::CodeGenRegBank::CodeGenRegBank' data-ref="_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE">CodeGenRegBank</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a>&amp;, <em>const</em> <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a>&amp;);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a> &amp;<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank7getSetsEv" title='llvm::CodeGenRegBank::getSets' data-ref="_ZN4llvm14CodeGenRegBank7getSetsEv">getSets</dfn>() { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::Sets" title='llvm::CodeGenRegBank::Sets' data-ref="llvm::CodeGenRegBank::Sets">Sets</a>; }</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>    <em>const</em> <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a> &amp;<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank10getHwModesEv" title='llvm::CodeGenRegBank::getHwModes' data-ref="_ZNK4llvm14CodeGenRegBank10getHwModesEv">getHwModes</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::CGH" title='llvm::CodeGenRegBank::CGH' data-ref="llvm::CodeGenRegBank::CGH">CGH</a>; }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>    <i>// Sub-register indices. The first NumNamedIndices are defined by the user</i></td></tr>
<tr><th id="615">615</th><td><i>    // in the .td files. The rest are synthesized such that all sub-registers</i></td></tr>
<tr><th id="616">616</th><td><i>    // have a unique name.</i></td></tr>
<tr><th id="617">617</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>&gt; &amp;<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</dfn>() <em>const</em> {</td></tr>
<tr><th id="618">618</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>;</td></tr>
<tr><th id="619">619</th><td>    }</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>    <i>// Find a SubRegIndex form its Record def.</i></td></tr>
<tr><th id="622">622</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="decl" id="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    <i>// Find or create a sub-register index representing the A+B composition.</i></td></tr>
<tr><th id="625">625</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="decl" id="_ZN4llvm14CodeGenRegBank23getCompositeSubRegIndexEPNS_18CodeGenSubRegIndexES2_" title='llvm::CodeGenRegBank::getCompositeSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank23getCompositeSubRegIndexEPNS_18CodeGenSubRegIndexES2_">getCompositeSubRegIndex</dfn>(<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col4 decl" id="164A" title='A' data-type='llvm::CodeGenSubRegIndex *' data-ref="164A">A</dfn>,</td></tr>
<tr><th id="626">626</th><td>                                                <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col5 decl" id="165B" title='B' data-type='llvm::CodeGenSubRegIndex *' data-ref="165B">B</dfn>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <i>// Find or create a sub-register index representing the concatenation of</i></td></tr>
<tr><th id="629">629</th><td><i>    // non-overlapping sibling indices.</i></td></tr>
<tr><th id="630">630</th><td>    <a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *</td></tr>
<tr><th id="631">631</th><td>      <dfn class="decl" id="_ZN4llvm14CodeGenRegBank20getConcatSubRegIndexERKNS_11SmallVectorIPNS_18CodeGenSubRegIndexELj8EEE" title='llvm::CodeGenRegBank::getConcatSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank20getConcatSubRegIndexERKNS_11SmallVectorIPNS_18CodeGenSubRegIndexELj8EEE">getConcatSubRegIndex</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <var>8</var>&gt;&amp;);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>&gt; &amp;<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank12getRegistersEv" title='llvm::CodeGenRegBank::getRegisters' data-ref="_ZN4llvm14CodeGenRegBank12getRegistersEv">getRegisters</dfn>() { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>; }</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; &amp;<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank18getRegistersByNameEv" title='llvm::CodeGenRegBank::getRegistersByName' data-ref="_ZN4llvm14CodeGenRegBank18getRegistersByNameEv">getRegistersByName</dfn>() {</td></tr>
<tr><th id="636">636</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegistersByName" title='llvm::CodeGenRegBank::RegistersByName' data-ref="llvm::CodeGenRegBank::RegistersByName">RegistersByName</a>;</td></tr>
<tr><th id="637">637</th><td>    }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>    <i>// Find a register from its Record def.</i></td></tr>
<tr><th id="640">640</th><td>    <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="decl" id="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*);</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>    <i>// Get a Register's index into the Registers array.</i></td></tr>
<tr><th id="643">643</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank11getRegIndexEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegBank::getRegIndex' data-ref="_ZNK4llvm14CodeGenRegBank11getRegIndexEPKNS_15CodeGenRegisterE">getRegIndex</dfn>(<em>const</em> <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col6 decl" id="166Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="166Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="644">644</th><td>      <b>return</b> <a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg">Reg</a>-&gt;<a class="ref" href="#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> - <var>1</var>;</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>    <i>// Return the number of allocated TopoSigs. The first TopoSig representing</i></td></tr>
<tr><th id="648">648</th><td><i>    // leaf registers is allocated number 0.</i></td></tr>
<tr><th id="649">649</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv" title='llvm::CodeGenRegBank::getNumTopoSigs' data-ref="_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv">getNumTopoSigs</dfn>() <em>const</em> {</td></tr>
<tr><th id="650">650</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::TopoSigs" title='llvm::CodeGenRegBank::TopoSigs' data-ref="llvm::CodeGenRegBank::TopoSigs">TopoSigs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4sizeEv" title='std::map::size' data-ref="_ZNKSt3map4sizeEv">size</a>();</td></tr>
<tr><th id="651">651</th><td>    }</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>    <i>// Find or create a TopoSig for the given TopoSigId.</i></td></tr>
<tr><th id="654">654</th><td><i>    // This function is only for use by CodeGenRegister::computeSuperRegs().</i></td></tr>
<tr><th id="655">655</th><td><i>    // Others should simply use Reg-&gt;getTopoSig().</i></td></tr>
<tr><th id="656">656</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm14CodeGenRegBank10getTopoSigERKNS_11SmallVectorIjLj16EEE" title='llvm::CodeGenRegBank::getTopoSig' data-ref="_ZN4llvm14CodeGenRegBank10getTopoSigERKNS_11SmallVectorIjLj16EEE">getTopoSig</dfn>(<em>const</em> <a class="typedef" href="#llvm::TopoSigId" title='llvm::TopoSigId' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="llvm::TopoSigId">TopoSigId</a> &amp;<dfn class="local col7 decl" id="167Id" title='Id' data-type='const TopoSigId &amp;' data-ref="167Id">Id</dfn>) {</td></tr>
<tr><th id="657">657</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::TopoSigs" title='llvm::CodeGenRegBank::TopoSigs' data-ref="llvm::CodeGenRegBank::TopoSigs">TopoSigs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col7 ref" href="#167Id" title='Id' data-ref="167Id">Id</a>, <a class="member" href="#llvm::CodeGenRegBank::TopoSigs" title='llvm::CodeGenRegBank::TopoSigs' data-ref="llvm::CodeGenRegBank::TopoSigs">TopoSigs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4sizeEv" title='std::map::size' data-ref="_ZNKSt3map4sizeEv">size</a>())).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;const llvm::SmallVector&lt;unsigned int, 16&gt;, unsigned int&gt; &gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::SmallVector&lt;unsigned int, 16&gt;, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="658">658</th><td>    }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i>// Create a native register unit that is associated with one or two root</i></td></tr>
<tr><th id="661">661</th><td><i>    // registers.</i></td></tr>
<tr><th id="662">662</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_" title='llvm::CodeGenRegBank::newRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_">newRegUnit</dfn>(<a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="168R0" title='R0' data-type='llvm::CodeGenRegister *' data-ref="168R0">R0</dfn>, <a class="type" href="#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col9 decl" id="169R1" title='R1' data-type='llvm::CodeGenRegister *' data-ref="169R1">R1</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="663">663</th><td>      <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="664">664</th><td>      <a class="type" href="#llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</a> &amp;<dfn class="local col0 decl" id="170RU" title='RU' data-type='llvm::RegUnit &amp;' data-ref="170RU">RU</dfn> = <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="665">665</th><td>      <a class="local col0 ref" href="#170RU" title='RU' data-ref="170RU">RU</a>.<a class="ref" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>0</var>] = <a class="local col8 ref" href="#168R0" title='R0' data-ref="168R0">R0</a>;</td></tr>
<tr><th id="666">666</th><td>      <a class="local col0 ref" href="#170RU" title='RU' data-ref="170RU">RU</a>.<a class="ref" href="#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>1</var>] = <a class="local col9 ref" href="#169R1" title='R1' data-ref="169R1">R1</a>;</td></tr>
<tr><th id="667">667</th><td>      <a class="local col0 ref" href="#170RU" title='RU' data-ref="170RU">RU</a>.<a class="ref" href="#llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</a> = <a class="local col8 ref" href="#168R0" title='R0' data-ref="168R0">R0</a>-&gt;<a class="ref" href="#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>;</td></tr>
<tr><th id="668">668</th><td>      <b>if</b> (<a class="local col9 ref" href="#169R1" title='R1' data-ref="169R1">R1</a>)</td></tr>
<tr><th id="669">669</th><td>        <a class="local col0 ref" href="#170RU" title='RU' data-ref="170RU">RU</a>.<a class="ref" href="#llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</a> |= <a class="local col9 ref" href="#169R1" title='R1' data-ref="169R1">R1</a>-&gt;<a class="ref" href="#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>;</td></tr>
<tr><th id="670">670</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>;</td></tr>
<tr><th id="671">671</th><td>    }</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>    <i>// Create a new non-native register unit that can be adopted by a register</i></td></tr>
<tr><th id="674">674</th><td><i>    // to increase its pressure. Note that NumNativeRegUnits is not increased.</i></td></tr>
<tr><th id="675">675</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm14CodeGenRegBank10newRegUnitEj" title='llvm::CodeGenRegBank::newRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10newRegUnitEj">newRegUnit</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="171Weight" title='Weight' data-type='unsigned int' data-ref="171Weight">Weight</dfn>) {</td></tr>
<tr><th id="676">676</th><td>      <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="677">677</th><td>      <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a> = <a class="local col1 ref" href="#171Weight" title='Weight' data-ref="171Weight">Weight</a>;</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>;</td></tr>
<tr><th id="679">679</th><td>    }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>    <i>// Native units are the singular unit of a leaf register. Register aliasing</i></td></tr>
<tr><th id="682">682</th><td><i>    // is completely characterized by native units. Adopted units exist to give</i></td></tr>
<tr><th id="683">683</th><td><i>    // register additional weight but don't affect aliasing.</i></td></tr>
<tr><th id="684">684</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm14CodeGenRegBank12isNativeUnitEj" title='llvm::CodeGenRegBank::isNativeUnit' data-ref="_ZN4llvm14CodeGenRegBank12isNativeUnitEj">isNativeUnit</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="172RUID" title='RUID' data-type='unsigned int' data-ref="172RUID">RUID</dfn>) {</td></tr>
<tr><th id="685">685</th><td>      <b>return</b> <a class="local col2 ref" href="#172RUID" title='RUID' data-ref="172RUID">RUID</a> &lt; <a class="member" href="#llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</a>;</td></tr>
<tr><th id="686">686</th><td>    }</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv" title='llvm::CodeGenRegBank::getNumNativeRegUnits' data-ref="_ZNK4llvm14CodeGenRegBank20getNumNativeRegUnitsEv">getNumNativeRegUnits</dfn>() <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</a>;</td></tr>
<tr><th id="690">690</th><td>    }</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="#llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</a> &amp;<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="173RUID" title='RUID' data-type='unsigned int' data-ref="173RUID">RUID</dfn>) { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#173RUID" title='RUID' data-ref="173RUID">RUID</a>]</a>; }</td></tr>
<tr><th id="693">693</th><td>    <em>const</em> <a class="type" href="#llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</a> &amp;<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="174RUID" title='RUID' data-type='unsigned int' data-ref="174RUID">RUID</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#174RUID" title='RUID' data-ref="174RUID">RUID</a>]</a>; }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>&gt; &amp;<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</dfn>() { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>; }</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>&gt; &amp;<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZNK4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="698">698</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>;</td></tr>
<tr><th id="699">699</th><td>    }</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>    <i>// Find a register class from its def.</i></td></tr>
<tr><th id="702">702</th><td>    <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="decl" id="_ZN4llvm14CodeGenRegBank11getRegClassEPNS_6RecordE" title='llvm::CodeGenRegBank::getRegClass' data-ref="_ZN4llvm14CodeGenRegBank11getRegClassEPNS_6RecordE">getRegClass</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*);</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>    <i class="doc">/// getRegisterClassForRegister - Find the register class that contains the</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">    /// specified physical register.  If the register is not in a register</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">    /// class, return null. If the register is in multiple classes, and the</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">    /// classes have a superset-subset relationship and the same set of types,</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">    /// return the superclass.  Otherwise return null.</i></td></tr>
<tr><th id="709">709</th><td>    <em>const</em> <a class="type" href="#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>* <dfn class="decl" id="_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE" title='llvm::CodeGenRegBank::getRegClassForRegister' data-ref="_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE">getRegClassForRegister</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="175R" title='R' data-type='llvm::Record *' data-ref="175R">R</dfn>);</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <i>// Get the sum of unit weights.</i></td></tr>
<tr><th id="712">712</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank19getRegUnitSetWeightERKSt6vectorIjSaIjEE" title='llvm::CodeGenRegBank::getRegUnitSetWeight' data-ref="_ZNK4llvm14CodeGenRegBank19getRegUnitSetWeightERKSt6vectorIjSaIjEE">getRegUnitSetWeight</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="176Units" title='Units' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="176Units">Units</dfn>) <em>const</em> {</td></tr>
<tr><th id="713">713</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="177Weight" title='Weight' data-type='unsigned int' data-ref="177Weight">Weight</dfn> = <var>0</var>;</td></tr>
<tr><th id="714">714</th><td>      <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator">const_iterator</a></td></tr>
<tr><th id="715">715</th><td>             <dfn class="local col8 decl" id="178I" title='I' data-type='std::vector&lt;unsigned int&gt;::const_iterator' data-ref="178I">I</dfn> = <a class="local col6 ref" href="#176Units" title='Units' data-ref="176Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <dfn class="local col9 decl" id="179E" title='E' data-type='std::vector&lt;unsigned int&gt;::const_iterator' data-ref="179E">E</dfn> = <a class="local col6 ref" href="#176Units" title='Units' data-ref="176Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#179E" title='E' data-ref="179E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>)</td></tr>
<tr><th id="716">716</th><td>        <a class="local col7 ref" href="#177Weight" title='Weight' data-ref="177Weight">Weight</a> += <a class="member" href="#_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>).<a class="ref" href="#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a>;</td></tr>
<tr><th id="717">717</th><td>      <b>return</b> <a class="local col7 ref" href="#177Weight" title='Weight' data-ref="177Weight">Weight</a>;</td></tr>
<tr><th id="718">718</th><td>    }</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank13getRegSetIDAtEj" title='llvm::CodeGenRegBank::getRegSetIDAt' data-ref="_ZNK4llvm14CodeGenRegBank13getRegSetIDAtEj">getRegSetIDAt</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="180Order" title='Order' data-type='unsigned int' data-ref="180Order">Order</dfn>) <em>const</em> {</td></tr>
<tr><th id="721">721</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#180Order" title='Order' data-ref="180Order">Order</a>]</a>;</td></tr>
<tr><th id="722">722</th><td>    }</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>    <em>const</em> <a class="type" href="#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank11getRegSetAtEj" title='llvm::CodeGenRegBank::getRegSetAt' data-ref="_ZNK4llvm14CodeGenRegBank11getRegSetAtEj">getRegSetAt</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="181Order" title='Order' data-type='unsigned int' data-ref="181Order">Order</dfn>) <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="member" href="#llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#181Order" title='Order' data-ref="181Order">Order</a>]</a>]</a>;</td></tr>
<tr><th id="726">726</th><td>    }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>    <i>// Increase a RegUnitWeight.</i></td></tr>
<tr><th id="729">729</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm14CodeGenRegBank21increaseRegUnitWeightEjj" title='llvm::CodeGenRegBank::increaseRegUnitWeight' data-ref="_ZN4llvm14CodeGenRegBank21increaseRegUnitWeightEjj">increaseRegUnitWeight</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="182RUID" title='RUID' data-type='unsigned int' data-ref="182RUID">RUID</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="183Inc" title='Inc' data-type='unsigned int' data-ref="183Inc">Inc</dfn>) {</td></tr>
<tr><th id="730">730</th><td>      <a class="member" href="#_ZN4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="local col2 ref" href="#182RUID" title='RUID' data-ref="182RUID">RUID</a>).<a class="ref" href="#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a> += <a class="local col3 ref" href="#183Inc" title='Inc' data-ref="183Inc">Inc</a>;</td></tr>
<tr><th id="731">731</th><td>    }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    <i>// Get the number of register pressure dimensions.</i></td></tr>
<tr><th id="734">734</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank21getNumRegPressureSetsEv" title='llvm::CodeGenRegBank::getNumRegPressureSets' data-ref="_ZNK4llvm14CodeGenRegBank21getNumRegPressureSetsEv">getNumRegPressureSets</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); }</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>    <i>// Get a set of register unit IDs for a given dimension of pressure.</i></td></tr>
<tr><th id="737">737</th><td>    <em>const</em> <a class="type" href="#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj" title='llvm::CodeGenRegBank::getRegPressureSet' data-ref="_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj">getRegPressureSet</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="184Idx" title='Idx' data-type='unsigned int' data-ref="184Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="738">738</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#184Idx" title='Idx' data-ref="184Idx">Idx</a>]</a>;</td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>    <i>// The number of pressure set lists may be larget than the number of</i></td></tr>
<tr><th id="742">742</th><td><i>    // register classes if some register units appeared in a list of sets that</i></td></tr>
<tr><th id="743">743</th><td><i>    // did not correspond to an existing register class.</i></td></tr>
<tr><th id="744">744</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank30getNumRegClassPressureSetListsEv" title='llvm::CodeGenRegBank::getNumRegClassPressureSetLists' data-ref="_ZNK4llvm14CodeGenRegBank30getNumRegClassPressureSetListsEv">getNumRegClassPressureSetLists</dfn>() <em>const</em> {</td></tr>
<tr><th id="745">745</th><td>      <b>return</b> <a class="member" href="#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="746">746</th><td>    }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>    <i>// Get a list of pressure set IDs for a register class. Liveness of a</i></td></tr>
<tr><th id="749">749</th><td><i>    // register in this class impacts each pressure set in this list by the</i></td></tr>
<tr><th id="750">750</th><td><i>    // weight of the register. An exact solution requires all registers in a</i></td></tr>
<tr><th id="751">751</th><td><i>    // class to have the same class, but it is not strictly guaranteed.</i></td></tr>
<tr><th id="752">752</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank19getRCPressureSetIDsEj" title='llvm::CodeGenRegBank::getRCPressureSetIDs' data-ref="_ZNK4llvm14CodeGenRegBank19getRCPressureSetIDsEj">getRCPressureSetIDs</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="185RCIdx" title='RCIdx' data-type='unsigned int' data-ref="185RCIdx">RCIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="753">753</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#185RCIdx" title='RCIdx' data-ref="185RCIdx">RCIdx</a>]</a>;</td></tr>
<tr><th id="754">754</th><td>    }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>    <i>// Computed derived records such as missing sub-register indices.</i></td></tr>
<tr><th id="757">757</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv" title='llvm::CodeGenRegBank::computeDerivedInfo' data-ref="_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv">computeDerivedInfo</dfn>();</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <i>// Compute the set of registers completely covered by the registers in Regs.</i></td></tr>
<tr><th id="760">760</th><td><i>    // The returned BitVector will have a bit set for each register in Regs,</i></td></tr>
<tr><th id="761">761</th><td><i>    // all sub-registers, and all super-registers that are covered by the</i></td></tr>
<tr><th id="762">762</th><td><i>    // registers in Regs.</i></td></tr>
<tr><th id="763">763</th><td><i>    //</i></td></tr>
<tr><th id="764">764</th><td><i>    // This is used to compute the mask of call-preserved registers from a list</i></td></tr>
<tr><th id="765">765</th><td><i>    // of callee-saves.</i></td></tr>
<tr><th id="766">766</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE" title='llvm::CodeGenRegBank::computeCoveredRegisters' data-ref="_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE">computeCoveredRegisters</dfn>(<a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col6 decl" id="186Regs" title='Regs' data-type='ArrayRef&lt;llvm::Record *&gt;' data-ref="186Regs">Regs</dfn>);</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>    <i>// Bit mask of lanes that cover their registers. A sub-register index whose</i></td></tr>
<tr><th id="769">769</th><td><i>    // LaneMask is contained in CoveringLanes will be completely covered by</i></td></tr>
<tr><th id="770">770</th><td><i>    // another sub-register with the same or larger lane mask.</i></td></tr>
<tr><th id="771">771</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::CodeGenRegBank::CoveringLanes" title='llvm::CodeGenRegBank::CoveringLanes' data-ref="llvm::CodeGenRegBank::CoveringLanes">CoveringLanes</dfn>;</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>    <i>// Helper function for printing debug information. Handles artificial</i></td></tr>
<tr><th id="774">774</th><td><i>    // (non-native) reg units.</i></td></tr>
<tr><th id="775">775</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="187Unit" title='Unit' data-type='unsigned int' data-ref="187Unit">Unit</dfn>) <em>const</em>;</td></tr>
<tr><th id="776">776</th><td>  };</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_UTILS_TABLEGEN_CODEGENREGISTERS_H</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AsmMatcherEmitter.cpp.html'>llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
