Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 17 05:31:10 2024
| Host         : LAPTOP-C9J81LRQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjust (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pause (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count/pause_flag_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count/pause_flag_reg_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: divide/faster_temp_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: divide/one_temp_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: divide/two_temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.838        0.000                      0                  108        0.275        0.000                      0                  108        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.838        0.000                      0                  108        0.275        0.000                      0                  108        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 divide/adj_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/adj_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.169ns (51.628%)  route 2.032ns (48.372%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  divide/adj_counter_reg[0]/Q
                         net (fo=3, routed)           1.089     6.700    divide/adj_counter[0]
    SLICE_X64Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.295 r  divide/adj_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    divide/adj_counter0_carry_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  divide/adj_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    divide/adj_counter0_carry__0_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  divide/adj_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    divide/adj_counter0_carry__1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  divide/adj_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.646    divide/adj_counter0_carry__2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  divide/adj_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.763    divide/adj_counter0_carry__3_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.078 r  divide/adj_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.943     9.021    divide/adj_counter0_carry__4_n_4
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.335     9.356 r  divide/adj_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.356    divide/adj_counter_3[24]
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.514    14.855    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[24]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y14         FDCE (Setup_fdce_C_D)        0.075    15.194    divide/adj_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 divide/adj_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/adj_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 2.176ns (52.890%)  route 1.938ns (47.110%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  divide/adj_counter_reg[0]/Q
                         net (fo=3, routed)           1.089     6.700    divide/adj_counter[0]
    SLICE_X64Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.295 r  divide/adj_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    divide/adj_counter0_carry_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  divide/adj_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    divide/adj_counter0_carry__0_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  divide/adj_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    divide/adj_counter0_carry__1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  divide/adj_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.646    divide/adj_counter0_carry__2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  divide/adj_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.763    divide/adj_counter0_carry__3_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.086 r  divide/adj_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.849     8.934    divide/adj_counter0_carry__4_n_6
    SLICE_X65Y16         LUT2 (Prop_lut2_I1_O)        0.334     9.268 r  divide/adj_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.268    divide/adj_counter_3[22]
    SLICE_X65Y16         FDCE                                         r  divide/adj_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    divide/CLK
    SLICE_X65Y16         FDCE                                         r  divide/adj_counter_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.075    15.167    divide/adj_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 divide/one_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 2.120ns (52.290%)  route 1.934ns (47.710%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    divide/CLK
    SLICE_X59Y18         FDCE                                         r  divide/one_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  divide/one_counter_reg[3]/Q
                         net (fo=2, routed)           0.780     6.346    divide/one_counter[3]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     7.040 r  divide/one_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    divide/one_counter0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  divide/one_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    divide/one_counter0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  divide/one_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    divide/one_counter0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  divide/one_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    divide/one_counter0_carry__2_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.716 r  divide/one_counter0_carry__3/O[1]
                         net (fo=1, routed)           1.154     8.871    divide/one_counter0_carry__3_n_6
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.331     9.202 r  divide/one_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.202    divide/one_counter_1[18]
    SLICE_X59Y20         FDCE                                         r  divide/one_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.848    divide/CLK
    SLICE_X59Y20         FDCE                                         r  divide/one_counter_reg[18]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.075    15.162    divide/one_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 divide/adj_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/adj_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.061ns (51.965%)  route 1.905ns (48.035%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  divide/adj_counter_reg[0]/Q
                         net (fo=3, routed)           1.089     6.700    divide/adj_counter[0]
    SLICE_X64Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.295 r  divide/adj_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    divide/adj_counter0_carry_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  divide/adj_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    divide/adj_counter0_carry__0_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  divide/adj_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    divide/adj_counter0_carry__1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  divide/adj_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.646    divide/adj_counter0_carry__2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  divide/adj_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.763    divide/adj_counter0_carry__3_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.982 r  divide/adj_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.816     8.797    divide/adj_counter0_carry__4_n_7
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.323     9.120 r  divide/adj_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.120    divide/adj_counter_3[21]
    SLICE_X63Y15         FDCE                                         r  divide/adj_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    divide/CLK
    SLICE_X63Y15         FDCE                                         r  divide/adj_counter_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    divide/adj_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 2.238ns (56.849%)  route 1.699ns (43.151%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    divide/CLK
    SLICE_X65Y19         FDCE                                         r  divide/faster_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  divide/faster_counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.345    divide/faster_counter[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.002 r  divide/faster_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.002    divide/faster_counter_reg[4]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  divide/faster_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.119    divide/faster_counter_reg[8]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divide/faster_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    divide/faster_counter_reg[12]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divide/faster_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    divide/faster_counter_reg[16]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divide/faster_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.470    divide/faster_counter_reg[20]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.793 r  divide/faster_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.957     8.750    divide/faster_counter_reg[24]_i_2_n_6
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.334     9.084 r  divide/faster_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.084    divide/faster_counter_0[22]
    SLICE_X63Y22         FDCE                                         r  divide/faster_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.846    divide/CLK
    SLICE_X63Y22         FDCE                                         r  divide/faster_counter_reg[22]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    divide/faster_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 divide/adj_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/adj_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 2.179ns (56.699%)  route 1.664ns (43.301%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.633     5.154    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  divide/adj_counter_reg[0]/Q
                         net (fo=3, routed)           1.089     6.700    divide/adj_counter[0]
    SLICE_X64Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.295 r  divide/adj_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    divide/adj_counter0_carry_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  divide/adj_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    divide/adj_counter0_carry__0_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  divide/adj_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.529    divide/adj_counter0_carry__1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  divide/adj_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.646    divide/adj_counter0_carry__2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  divide/adj_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.763    divide/adj_counter0_carry__3_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.880 r  divide/adj_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.880    divide/adj_counter0_carry__4_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.099 r  divide/adj_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.575     8.673    divide/adj_counter0_carry__5_n_7
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.324     8.997 r  divide/adj_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.997    divide/adj_counter_3[25]
    SLICE_X65Y15         FDCE                                         r  divide/adj_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    divide/CLK
    SLICE_X65Y15         FDCE                                         r  divide/adj_counter_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    divide/adj_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 2.240ns (58.455%)  route 1.592ns (41.545%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    divide/CLK
    SLICE_X65Y19         FDCE                                         r  divide/faster_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  divide/faster_counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.345    divide/faster_counter[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.002 r  divide/faster_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.002    divide/faster_counter_reg[4]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  divide/faster_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.119    divide/faster_counter_reg[8]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divide/faster_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.236    divide/faster_counter_reg[12]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divide/faster_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.353    divide/faster_counter_reg[16]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divide/faster_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.470    divide/faster_counter_reg[20]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divide/faster_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.596    divide/faster_counter_reg[24]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.815 r  divide/faster_counter_reg[25]_i_3/O[0]
                         net (fo=1, routed)           0.842     8.656    divide/faster_counter_reg[25]_i_3_n_7
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.323     8.979 r  divide/faster_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.979    divide/faster_counter_0[25]
    SLICE_X65Y23         FDCE                                         r  divide/faster_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    divide/CLK
    SLICE_X65Y23         FDCE                                         r  divide/faster_counter_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    divide/faster_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.828ns (21.843%)  route 2.963ns (78.157%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.625     5.146    divide/CLK
    SLICE_X65Y20         FDCE                                         r  divide/faster_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  divide/faster_counter_reg[6]/Q
                         net (fo=2, routed)           0.857     6.459    divide/faster_counter[6]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  divide/faster_counter[25]_i_6/O
                         net (fo=1, routed)           0.937     7.520    divide/faster_counter[25]_i_6_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.644 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.169     8.813    divide/faster_counter[25]_i_2_n_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.937 r  divide/faster_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.937    divide/faster_counter_0[1]
    SLICE_X65Y19         FDCE                                         r  divide/faster_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.849    divide/CLK
    SLICE_X65Y19         FDCE                                         r  divide/faster_counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.029    15.117    divide/faster_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.828ns (21.849%)  route 2.962ns (78.151%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.625     5.146    divide/CLK
    SLICE_X65Y20         FDCE                                         r  divide/faster_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  divide/faster_counter_reg[6]/Q
                         net (fo=2, routed)           0.857     6.459    divide/faster_counter[6]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  divide/faster_counter[25]_i_6/O
                         net (fo=1, routed)           0.937     7.520    divide/faster_counter[25]_i_6_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.644 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.168     8.812    divide/faster_counter[25]_i_2_n_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.936 r  divide/faster_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.936    divide/faster_counter_0[2]
    SLICE_X65Y19         FDCE                                         r  divide/faster_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.849    divide/CLK
    SLICE_X65Y19         FDCE                                         r  divide/faster_counter_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.031    15.119    divide/faster_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 divide/one_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 2.234ns (58.354%)  route 1.594ns (41.646%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    divide/CLK
    SLICE_X59Y18         FDCE                                         r  divide/one_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  divide/one_counter_reg[3]/Q
                         net (fo=2, routed)           0.780     6.346    divide/one_counter[3]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     7.040 r  divide/one_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    divide/one_counter0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  divide/one_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    divide/one_counter0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  divide/one_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    divide/one_counter0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  divide/one_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    divide/one_counter0_carry__2_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  divide/one_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.496    divide/one_counter0_carry__3_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  divide/one_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.814     8.645    divide/one_counter0_carry__4_n_6
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.331     8.976 r  divide/one_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.976    divide/one_counter_1[22]
    SLICE_X59Y22         FDCE                                         r  divide/one_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    divide/CLK
    SLICE_X59Y22         FDCE                                         r  divide/one_counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    divide/one_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divide/one_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.469    divide/CLK
    SLICE_X59Y19         FDCE                                         r  divide/one_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  divide/one_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.791    divide/one_counter[0]
    SLICE_X59Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  divide/one_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    divide/one_counter_1[0]
    SLICE_X59Y19         FDCE                                         r  divide/one_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    divide/CLK
    SLICE_X59Y19         FDCE                                         r  divide/one_counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.091     1.560    divide/one_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 divide/two_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/two_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.447    divide/CLK
    SLICE_X57Y15         FDCE                                         r  divide/two_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  divide/two_counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.769    divide/two_counter[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.814 r  divide/two_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    divide/two_counter_2[0]
    SLICE_X57Y15         FDCE                                         r  divide/two_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.831     1.958    divide/CLK
    SLICE_X57Y15         FDCE                                         r  divide/two_counter_reg[0]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.091     1.538    divide/two_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 divide/adj_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/adj_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.053%)  route 0.200ns (48.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.473    divide/CLK
    SLICE_X60Y15         FDCE                                         r  divide/adj_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  divide/adj_temp_reg/Q
                         net (fo=2, routed)           0.200     1.838    divide/adj
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  divide/adj_temp_i_1/O
                         net (fo=1, routed)           0.000     1.883    divide/adj_temp_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  divide/adj_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.858     1.985    divide/CLK
    SLICE_X60Y15         FDCE                                         r  divide/adj_temp_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.120     1.593    divide/adj_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    divide/CLK
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  divide/faster_counter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.806    divide/faster_counter[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  divide/faster_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    divide/faster_counter_0[0]
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    divide/CLK
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.091     1.559    divide/faster_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 divide/adj_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/adj_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  divide/adj_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.846    divide/adj_counter[0]
    SLICE_X63Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  divide/adj_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    divide/adj_counter_3[0]
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.988    divide/CLK
    SLICE_X63Y14         FDCE                                         r  divide/adj_counter_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092     1.566    divide/adj_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 divide/one_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.224ns (49.699%)  route 0.227ns (50.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    divide/CLK
    SLICE_X59Y18         FDCE                                         r  divide/one_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  divide/one_temp_reg/Q
                         net (fo=4, routed)           0.227     1.825    divide/one
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.096     1.921 r  divide/one_temp_i_1/O
                         net (fo=1, routed)           0.000     1.921    divide/one_temp_i_1_n_0
    SLICE_X59Y18         FDCE                                         r  divide/one_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     1.982    divide/CLK
    SLICE_X59Y18         FDCE                                         r  divide/one_temp_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.107     1.577    divide/one_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 divide/two_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/two_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.589     1.472    divide/CLK
    SLICE_X59Y16         FDCE                                         r  divide/two_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  divide/two_temp_reg/Q
                         net (fo=2, routed)           0.275     1.888    divide/two
    SLICE_X59Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  divide/two_temp_i_1/O
                         net (fo=1, routed)           0.000     1.933    divide/two_temp_i_1_n_0
    SLICE_X59Y16         FDCE                                         r  divide/two_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     1.984    divide/CLK
    SLICE_X59Y16         FDCE                                         r  divide/two_temp_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.091     1.563    divide/two_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.258%)  route 0.210ns (36.742%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    divide/CLK
    SLICE_X65Y21         FDCE                                         r  divide/faster_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divide/faster_counter_reg[12]/Q
                         net (fo=2, routed)           0.063     1.672    divide/faster_counter[12]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.781 r  divide/faster_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.147     1.928    divide/faster_counter_reg[12]_i_2_n_4
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.111     2.039 r  divide/faster_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.039    divide/faster_counter_0[12]
    SLICE_X65Y21         FDCE                                         r  divide/faster_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    divide/CLK
    SLICE_X65Y21         FDCE                                         r  divide/faster_counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    divide/faster_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 divide/two_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/two_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.398ns (65.420%)  route 0.210ns (34.580%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.445    divide/CLK
    SLICE_X57Y17         FDCE                                         r  divide/two_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divide/two_counter_reg[15]/Q
                         net (fo=2, routed)           0.065     1.651    divide/two_counter[15]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.797 r  divide/two_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.145     1.943    divide/two_counter0_carry__2_n_4
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.111     2.054 r  divide/two_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.054    divide/two_counter_2[16]
    SLICE_X55Y17         FDCE                                         r  divide/two_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.956    divide/CLK
    SLICE_X55Y17         FDCE                                         r  divide/two_counter_reg[16]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.091     1.569    divide/two_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 divide/one_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.277ns (45.392%)  route 0.333ns (54.608%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    divide/CLK
    SLICE_X59Y22         FDCE                                         r  divide/one_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  divide/one_counter_reg[15]/Q
                         net (fo=2, routed)           0.112     1.720    divide/one_counter[15]
    SLICE_X59Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.765 r  divide/one_counter[25]_i_3/O
                         net (fo=1, routed)           0.050     1.816    divide/one_counter[25]_i_3_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  divide/one_counter[25]_i_2/O
                         net (fo=26, routed)          0.171     2.031    divide/one_counter[25]_i_2_n_0
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.046     2.077 r  divide/one_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.077    divide/one_counter_1[21]
    SLICE_X59Y21         FDCE                                         r  divide/one_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     1.979    divide/CLK
    SLICE_X59Y21         FDCE                                         r  divide/one_counter_reg[21]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.107     1.588    divide/one_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   divide/adj_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   divide/adj_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   divide/adj_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   divide/adj_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   divide/adj_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   divide/adj_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   divide/adj_counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   divide/adj_counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   divide/adj_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   divide/one_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   divide/one_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   divide/one_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   divide/one_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   divide/one_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   divide/one_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   divide/two_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   divide/two_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   divide/two_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   divide/two_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   divide/adj_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   divide/adj_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   divide/adj_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   divide/adj_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   divide/adj_counter_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   divide/adj_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   divide/adj_counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   divide/adj_temp_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   divide/adj_temp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   divide/faster_counter_reg[0]/C



