
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    MONICA-PC
Date:        Thu Dec 17 23:26:24 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log W_74HC283_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


log file: "C:\EDA\W_74HC283\synthesis\W_74HC283.srr"

Running: synthesis in foreground



Running W_74HC283_syn|synthesis


Running: compile (Compile) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:24 2020


Running: compile_flow (Compile Process) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:24 2020


Running: compiler (Compile Input) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:24 2020

Copied C:\EDA\W_74HC283\synthesis\synwork\W_74HC283_comp.srs to C:\EDA\W_74HC283\synthesis\W_74HC283.srs


compiler completed
# Thu Dec 17 23:26:25 2020

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:25 2020


multi_srs_gen completed
# Thu Dec 17 23:26:26 2020

Return Code: 0
Run Time:00h:00m:01s

Copied C:\EDA\W_74HC283\synthesis\synwork\W_74HC283_mult.srs to C:\EDA\W_74HC283\synthesis\W_74HC283.srs

Complete: Compile Process on W_74HC283_syn|synthesis


Running: premap (Pre-mapping) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:26 2020


premap completed
# Thu Dec 17 23:26:27 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Compile on W_74HC283_syn|synthesis


Running: map (Map) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:27 2020

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:27 2020

Copied C:\EDA\W_74HC283\synthesis\synwork\W_74HC283_m.srm to C:\EDA\W_74HC283\synthesis\W_74HC283.srm


fpga_mapper completed
# Thu Dec 17 23:26:28 2020

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on W_74HC283_syn|synthesis

Complete: Logic Synthesis on W_74HC283_syn|synthesis

Copied C:\EDA\W_74HC283\synthesis\W_74HC283.srr to C:\EDA\W_74HC283\synthesis\backup\W_74HC283.srr

TCL script complete: "W_74HC283_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

