vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw10_2/Waveform.vwf
source_file = 1, C:/verilogDesign/hw10_2/test.v
source_file = 1, C:/verilogDesign/hw10_2/db/test.cbx.xml
design_name = test
instance = comp, \q[0]~output , q[0]~output, test, 1
instance = comp, \q[1]~output , q[1]~output, test, 1
instance = comp, \q[2]~output , q[2]~output, test, 1
instance = comp, \q[3]~output , q[3]~output, test, 1
instance = comp, \q[4]~output , q[4]~output, test, 1
instance = comp, \q[5]~output , q[5]~output, test, 1
instance = comp, \q[6]~output , q[6]~output, test, 1
instance = comp, \q[7]~output , q[7]~output, test, 1
instance = comp, \q[8]~output , q[8]~output, test, 1
instance = comp, \q[9]~output , q[9]~output, test, 1
instance = comp, \q[10]~output , q[10]~output, test, 1
instance = comp, \q[11]~output , q[11]~output, test, 1
instance = comp, \q[12]~output , q[12]~output, test, 1
instance = comp, \q[13]~output , q[13]~output, test, 1
instance = comp, \q[14]~output , q[14]~output, test, 1
instance = comp, \q[15]~output , q[15]~output, test, 1
instance = comp, \clk~input , clk~input, test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test, 1
instance = comp, \q[0]~45 , q[0]~45, test, 1
instance = comp, \rst~input , rst~input, test, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, test, 1
instance = comp, \q[0]~reg0 , q[0]~reg0, test, 1
instance = comp, \q[1]~15 , q[1]~15, test, 1
instance = comp, \q[1]~reg0 , q[1]~reg0, test, 1
instance = comp, \q[2]~17 , q[2]~17, test, 1
instance = comp, \q[2]~reg0 , q[2]~reg0, test, 1
instance = comp, \q[3]~19 , q[3]~19, test, 1
instance = comp, \q[3]~reg0 , q[3]~reg0, test, 1
instance = comp, \q[4]~21 , q[4]~21, test, 1
instance = comp, \q[4]~reg0 , q[4]~reg0, test, 1
instance = comp, \q[5]~23 , q[5]~23, test, 1
instance = comp, \q[5]~reg0 , q[5]~reg0, test, 1
instance = comp, \q[6]~25 , q[6]~25, test, 1
instance = comp, \q[6]~reg0 , q[6]~reg0, test, 1
instance = comp, \q[7]~27 , q[7]~27, test, 1
instance = comp, \q[7]~reg0 , q[7]~reg0, test, 1
instance = comp, \q[8]~29 , q[8]~29, test, 1
instance = comp, \q[8]~reg0 , q[8]~reg0, test, 1
instance = comp, \q[9]~31 , q[9]~31, test, 1
instance = comp, \q[9]~reg0 , q[9]~reg0, test, 1
instance = comp, \q[10]~33 , q[10]~33, test, 1
instance = comp, \q[10]~reg0 , q[10]~reg0, test, 1
instance = comp, \q[11]~35 , q[11]~35, test, 1
instance = comp, \q[11]~reg0 , q[11]~reg0, test, 1
instance = comp, \q[12]~37 , q[12]~37, test, 1
instance = comp, \q[12]~reg0 , q[12]~reg0, test, 1
instance = comp, \q[13]~39 , q[13]~39, test, 1
instance = comp, \q[13]~reg0 , q[13]~reg0, test, 1
instance = comp, \q[14]~41 , q[14]~41, test, 1
instance = comp, \q[14]~reg0 , q[14]~reg0, test, 1
instance = comp, \q[15]~43 , q[15]~43, test, 1
instance = comp, \q[15]~reg0 , q[15]~reg0, test, 1
