DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 4
dmPackageRefs [
]
instances [
(Instance
name "U_0"
duLibraryName "UART_V"
duName "control_operation"
elements [
]
mwi 0
uid 1040,0
)
]
embeddedInstances [
(EmbeddedInstance
name "data_out_mux"
number "1"
)
]
)
version "32.1"
appVersion "2004.1"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "<TBD>"
)
(vvPair
variable "HDSDir"
value "<TBD>"
)
(vvPair
variable "SideDataDesignDir"
value "<TBD>"
)
(vvPair
variable "SideDataUserDir"
value "<TBD>"
)
(vvPair
variable "SourceDir"
value "<TBD>"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "<TBD>"
)
(vvPair
variable "d_logical"
value "<TBD>"
)
(vvPair
variable "date"
value "10/03/2019"
)
(vvPair
variable "day"
value "Sun"
)
(vvPair
variable "day_long"
value "Sunday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "cpu_interface"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "JSmith"
)
(vvPair
variable "graphical_source_date"
value "10/03/2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "11:25:29"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "JSmith"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "uart_v"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "<TBD>"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "<TBD>"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "<TBD>"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "<TBD>"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "cpu_interface"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "<TBD>"
)
(vvPair
variable "p_logical"
value "<TBD>"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DCPath"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:25:29"
)
(vvPair
variable "unit"
value "cpu_interface"
)
(vvPair
variable "user"
value "JSmith"
)
(vvPair
variable "version"
value "2004.1"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VerilogLangMgr"
uid 267,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 825,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 826,0
sl 0
ro 270
xt "24500,33625,26000,34375"
)
(Line
uid 827,0
sl 0
ro 270
xt "24000,34000,24500,34000"
pts [
"24000,34000"
"24500,34000"
]
)
]
)
stc 0
tg (WTG
uid 828,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
font "arial,8,0"
)
xt "27000,33500,31600,34500"
st "clear_flags"
blo "27000,34300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 4
decl (Decl
n "clear_flags"
t "wire"
o 10
suid 1,0
)
declText (MLText
uid 477,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,39000,55500,39800"
st "wire        clear_flags;"
)
)
*3 (PortIoIn
uid 22,0
shape (CompositeShape
uid 831,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 832,0
sl 0
ro 270
xt "6000,27625,7500,28375"
)
(Line
uid 833,0
sl 0
ro 270
xt "7500,28000,8000,28000"
pts [
"7500,28000"
"8000,28000"
]
)
]
)
stc 0
tg (WTG
uid 834,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 835,0
va (VaSet
font "arial,8,0"
)
xt "800,27500,5000,28500"
st "clk_div_en"
ju 2
blo "5000,28300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 34,0
lang 4
decl (Decl
n "clk_div_en"
t "wire"
o 2
suid 2,0
)
declText (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,32600,55000,33400"
st "wire        clk_div_en;"
)
)
*5 (PortIoIn
uid 35,0
shape (CompositeShape
uid 837,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 838,0
sl 0
ro 270
xt "6000,34625,7500,35375"
)
(Line
uid 839,0
sl 0
ro 270
xt "7500,35000,8000,35000"
pts [
"7500,35000"
"8000,35000"
]
)
]
)
stc 0
tg (WTG
uid 840,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 841,0
va (VaSet
font "arial,8,0"
)
xt "900,34500,5000,35500"
st "clr_int_en"
ju 2
blo "5000,35300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 47,0
lang 4
decl (Decl
n "clr_int_en"
t "wire"
o 3
suid 3,0
)
declText (MLText
uid 479,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,33400,55000,34200"
st "wire        clr_int_en;"
)
)
*7 (PortIoIn
uid 48,0
shape (CompositeShape
uid 843,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 844,0
sl 0
ro 270
xt "6000,36625,7500,37375"
)
(Line
uid 845,0
sl 0
ro 270
xt "7500,37000,8000,37000"
pts [
"7500,37000"
"8000,37000"
]
)
]
)
stc 0
tg (WTG
uid 846,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
font "arial,8,0"
)
xt "3800,36500,5000,37500"
st "cs"
ju 2
blo "5000,37300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 60,0
lang 4
decl (Decl
n "cs"
t "wire"
o 4
suid 4,0
)
declText (MLText
uid 480,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,34200,50500,35000"
st "wire        cs;"
)
)
*9 (PortIoOut
uid 61,0
shape (CompositeShape
uid 849,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 850,0
sl 0
ro 270
xt "24500,19625,26000,20375"
)
(Line
uid 851,0
sl 0
ro 270
xt "24000,20000,24500,20000"
pts [
"24000,20000"
"24500,20000"
]
)
]
)
stc 0
tg (WTG
uid 852,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
font "arial,8,0"
)
xt "27000,19500,29400,20500"
st "datout"
blo "27000,20300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 73,0
lang 4
decl (Decl
n "datout"
t "wire"
b "[7:0]"
o 11
suid 5,0
)
declText (MLText
uid 481,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,39800,52500,40600"
st "wire [7:0]  datout;"
)
)
*11 (PortIoIn
uid 74,0
shape (CompositeShape
uid 855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 856,0
sl 0
ro 270
xt "6000,15625,7500,16375"
)
(Line
uid 857,0
sl 0
ro 270
xt "7500,16000,8000,16000"
pts [
"7500,16000"
"8000,16000"
]
)
]
)
stc 0
tg (WTG
uid 858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
font "arial,8,0"
)
xt "1900,15500,5000,16500"
st "div_data"
ju 2
blo "5000,16300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 86,0
lang 4
decl (Decl
n "div_data"
t "wire"
b "[7:0]"
o 5
suid 6,0
)
declText (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,35000,54000,35800"
st "wire [7:0]  div_data;"
)
)
*13 (PortIoOut
uid 87,0
shape (CompositeShape
uid 861,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 862,0
sl 0
ro 270
xt "24500,37625,26000,38375"
)
(Line
uid 863,0
sl 0
ro 270
xt "24000,38000,24500,38000"
pts [
"24000,38000"
"24500,38000"
]
)
]
)
stc 0
tg (WTG
uid 864,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 865,0
va (VaSet
font "arial,8,0"
)
xt "27000,37500,32000,38500"
st "enable_write"
blo "27000,38300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 99,0
lang 4
decl (Decl
n "enable_write"
t "wire"
o 12
suid 7,0
)
declText (MLText
uid 483,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,40600,56000,41400"
st "wire        enable_write;"
)
)
*15 (PortIoIn
uid 100,0
shape (CompositeShape
uid 867,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 868,0
sl 0
ro 270
xt "6000,38625,7500,39375"
)
(Line
uid 869,0
sl 0
ro 270
xt "7500,39000,8000,39000"
pts [
"7500,39000"
"8000,39000"
]
)
]
)
stc 0
tg (WTG
uid 870,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
font "arial,8,0"
)
xt "3400,38500,5000,39500"
st "nrw"
ju 2
blo "5000,39300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 112,0
lang 4
decl (Decl
n "nrw"
t "wire"
o 6
suid 8,0
)
declText (MLText
uid 484,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,35800,51000,36600"
st "wire        nrw;"
)
)
*17 (PortIoIn
uid 113,0
shape (CompositeShape
uid 873,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 874,0
sl 0
ro 270
xt "6000,23625,7500,24375"
)
(Line
uid 875,0
sl 0
ro 270
xt "7500,24000,8000,24000"
pts [
"7500,24000"
"8000,24000"
]
)
]
)
stc 0
tg (WTG
uid 876,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
font "arial,8,0"
)
xt "500,23500,5000,24500"
st "ser_if_data"
ju 2
blo "5000,24300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 125,0
lang 4
decl (Decl
n "ser_if_data"
t "wire"
b "[7:0]"
o 8
suid 9,0
)
declText (MLText
uid 485,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,37400,55500,38200"
st "wire [7:0]  ser_if_data;"
)
)
*19 (PortIoOut
uid 126,0
shape (CompositeShape
uid 879,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 880,0
sl 0
ro 270
xt "24500,41625,26000,42375"
)
(Line
uid 881,0
sl 0
ro 270
xt "24000,42000,24500,42000"
pts [
"24000,42000"
"24500,42000"
]
)
]
)
stc 0
tg (WTG
uid 882,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 883,0
va (VaSet
font "arial,8,0"
)
xt "27000,41500,31000,42500"
st "start_xmit"
blo "27000,42300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 138,0
lang 4
decl (Decl
n "start_xmit"
t "wire"
o 13
suid 10,0
)
declText (MLText
uid 486,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,41400,55000,42200"
st "wire        start_xmit;"
)
)
*21 (PortIoIn
uid 139,0
shape (CompositeShape
uid 885,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 886,0
sl 0
ro 270
xt "6000,42625,7500,43375"
)
(Line
uid 887,0
sl 0
ro 270
xt "7500,43000,8000,43000"
pts [
"7500,43000"
"8000,43000"
]
)
]
)
stc 0
tg (WTG
uid 888,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 889,0
va (VaSet
font "arial,8,0"
)
xt "1500,42500,5000,43500"
st "xmitdt_en"
ju 2
blo "5000,43300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 151,0
lang 4
decl (Decl
n "xmitdt_en"
t "wire"
o 9
suid 11,0
)
declText (MLText
uid 487,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,38200,54500,39000"
st "wire        xmitdt_en;"
)
)
*23 (PortIoIn
uid 152,0
shape (CompositeShape
uid 891,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 892,0
sl 0
ro 270
xt "6000,32625,7500,33375"
)
(Line
uid 893,0
sl 0
ro 270
xt "7500,33000,8000,33000"
pts [
"7500,33000"
"8000,33000"
]
)
]
)
stc 0
tg (WTG
uid 894,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 895,0
va (VaSet
font "arial,8,0"
)
xt "3700,32500,5000,33500"
st "clk"
ju 2
blo "5000,33300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 165,0
lang 4
decl (Decl
n "clk"
t "wire"
o 1
suid 12,0
)
declText (MLText
uid 488,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,31800,51000,32600"
st "wire        clk;"
)
)
*25 (PortIoIn
uid 166,0
shape (CompositeShape
uid 897,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 898,0
sl 0
ro 270
xt "6000,40625,7500,41375"
)
(Line
uid 899,0
sl 0
ro 270
xt "7500,41000,8000,41000"
pts [
"7500,41000"
"8000,41000"
]
)
]
)
stc 0
tg (WTG
uid 900,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 901,0
va (VaSet
font "arial,8,0"
)
xt "3700,40500,5000,41500"
st "rst"
ju 2
blo "5000,41300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 179,0
lang 4
decl (Decl
n "rst"
t "wire"
o 7
suid 13,0
)
declText (MLText
uid 489,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,36600,51000,37400"
st "wire        rst;"
)
)
*27 (HdlText
uid 183,0
optionalChildren [
*28 (EmbeddedText
uid 200,0
commentText (CommentText
uid 201,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 202,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "18000,14000,40000,16000"
)
autoResize 1
oxt "22000,7000,53000,9000"
text (MLText
uid 203,0
va (VaSet
)
xt "18200,14200,39000,15200"
st "
assign datout = (clk_div_en == 1) ? div_data : ser_if_data;
"
tm "HdlTextMgr"
visibleHeight 2000
visibleWidth 22000
)
)
)
]
shape (Mux
uid 268,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "14000,14000,19000,26000"
)
oxt "14000,4000,24000,26000"
ttg (MlTextGroup
uid 185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 186,0
va (VaSet
font "Arial,8,1"
)
xt "19950,23400,26050,24400"
st "data_out_mux"
blo "19950,24200"
tm "HdlTextNameMgr"
)
*30 (Text
uid 187,0
va (VaSet
font "Arial,8,1"
)
xt "19950,24400,20750,25400"
st "1"
blo "19950,25200"
tm "HdlTextNumberMgr"
)
]
)
)
*31 (Grouping
uid 972,0
optionalChildren [
*32 (CommentText
uid 974,0
shape (Rectangle
uid 975,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,54000,38000,55000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 976,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,54000,30800,55000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*33 (CommentText
uid 977,0
shape (Rectangle
uid 978,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,50000,42000,51000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 979,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "38200,50000,41200,51000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*34 (CommentText
uid 980,0
shape (Rectangle
uid 981,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,52000,38000,53000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 982,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,52000,26800,53000"
st "
CPU Interface
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*35 (CommentText
uid 983,0
shape (Rectangle
uid 984,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,52000,21000,53000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 985,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,52000,19300,53000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*36 (CommentText
uid 986,0
shape (Rectangle
uid 987,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,51000,58000,55000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 988,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "38200,51200,57400,53200"
st "
Controls mode of operation for UART.
Provides CPU access to UART register information.
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*37 (CommentText
uid 989,0
shape (Rectangle
uid 990,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,50000,58000,51000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 991,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,50000,46600,51000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*38 (CommentText
uid 992,0
shape (Rectangle
uid 993,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,50000,38000,52000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 994,0
va (VaSet
fg "32768,0,0"
)
xt "21950,50500,33050,51500"
st "
Mentor Graphics Corporation
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*39 (CommentText
uid 995,0
shape (Rectangle
uid 996,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,53000,21000,54000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 997,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,53000,19300,54000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*40 (CommentText
uid 998,0
shape (Rectangle
uid 999,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,54000,21000,55000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1000,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,54000,19900,55000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*41 (CommentText
uid 1001,0
shape (Rectangle
uid 1002,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,53000,38000,54000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1003,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,53000,31200,54000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 973,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "17000,50000,58000,55000"
)
oxt "14000,66000,55000,71000"
)
*42 (SaComponent
uid 1040,0
optionalChildren [
*43 (CptPort
uid 1004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,33625,22750,34375"
)
tg (CPTG
uid 1006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1007,0
va (VaSet
font "arial,8,0"
)
xt "16400,33350,21000,34350"
st "clear_flags"
ju 2
blo "21000,34150"
)
)
thePort (LogicalPort
lang 4
m 1
decl (Decl
n "clear_flags"
t "reg"
o 7
)
)
)
*44 (CptPort
uid 1008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,32625,12000,33375"
)
tg (CPTG
uid 1010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
font "arial,8,0"
)
xt "13000,32350,14300,33350"
st "clk"
blo "13000,33150"
)
)
thePort (LogicalPort
lang 4
decl (Decl
n "clk"
t "wire"
o 1
)
)
)
*45 (CptPort
uid 1012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,34625,12000,35375"
)
tg (CPTG
uid 1014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "13000,34350,17100,35350"
st "clr_int_en"
blo "13000,35150"
)
)
thePort (LogicalPort
lang 4
decl (Decl
n "clr_int_en"
t "wire"
o 2
)
)
)
*46 (CptPort
uid 1016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,36625,12000,37375"
)
tg (CPTG
uid 1018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1019,0
va (VaSet
font "arial,8,0"
)
xt "13000,36350,14200,37350"
st "cs"
blo "13000,37150"
)
)
thePort (LogicalPort
lang 4
decl (Decl
n "cs"
t "wire"
o 3
)
)
)
*47 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,37625,22750,38375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
font "arial,8,0"
)
xt "16000,37350,21000,38350"
st "enable_write"
ju 2
blo "21000,38150"
)
)
thePort (LogicalPort
lang 4
m 1
decl (Decl
n "enable_write"
t "reg"
o 8
)
)
)
*48 (CptPort
uid 1024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,38625,12000,39375"
)
tg (CPTG
uid 1026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1027,0
va (VaSet
font "arial,8,0"
)
xt "13000,38350,14600,39350"
st "nrw"
blo "13000,39150"
)
)
thePort (LogicalPort
lang 4
decl (Decl
n "nrw"
t "wire"
o 4
)
)
)
*49 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,40625,12000,41375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
font "arial,8,0"
)
xt "13000,40350,14300,41350"
st "rst"
blo "13000,41150"
)
)
thePort (LogicalPort
lang 4
decl (Decl
n "rst"
t "wire"
o 5
)
)
)
*50 (CptPort
uid 1032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,41625,22750,42375"
)
tg (CPTG
uid 1034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1035,0
va (VaSet
font "arial,8,0"
)
xt "17000,41350,21000,42350"
st "start_xmit"
ju 2
blo "21000,42150"
)
)
thePort (LogicalPort
lang 4
m 1
decl (Decl
n "start_xmit"
t "reg"
o 9
)
)
)
*51 (CptPort
uid 1036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,42625,12000,43375"
)
tg (CPTG
uid 1038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1039,0
va (VaSet
font "arial,8,0"
)
xt "13000,42350,16500,43350"
st "xmitdt_en"
blo "13000,43150"
)
)
thePort (LogicalPort
lang 4
decl (Decl
n "xmitdt_en"
t "wire"
o 6
)
)
)
]
shape (Rectangle
uid 1041,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,31000,22000,45000"
)
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 1042,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 1043,0
va (VaSet
font "Arial,8,1"
)
xt "12100,45900,15600,46900"
st "UART_V"
blo "12100,46700"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 1044,0
va (VaSet
font "Arial,8,1"
)
xt "12100,46900,19600,47900"
st "control_operation"
blo "12100,47700"
tm "CptNameMgr"
)
*54 (Text
uid 1045,0
va (VaSet
font "Arial,8,1"
)
xt "12100,47900,13900,48900"
st "U_0"
blo "12100,48700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1046,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1047,0
text (MLText
uid 1048,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-3000,13000,-3000,13000"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
*55 (Wire
uid 13,0
shape (OrthoPolyLine
uid 14,0
va (VaSet
vasetType 3
)
xt "22750,34000,24000,34000"
pts [
"24000,34000"
"22750,34000"
]
)
start &1
end &43
sat 32
eat 32
st 0
si 0
tg (WTG
uid 17,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,32700,27600,33700"
st "clear_flags"
blo "23000,33500"
tm "WireNameMgr"
)
)
on &2
)
*56 (Wire
uid 26,0
shape (OrthoPolyLine
uid 27,0
va (VaSet
vasetType 3
)
xt "8000,23600,17000,28000"
pts [
"8000,28000"
"17000,28000"
"17000,23600"
]
)
start &3
end &27
sat 32
eat 1
st 0
si 0
tg (WTG
uid 30,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,29600,11200,30600"
st "clk_div_en"
blo "7000,30400"
tm "WireNameMgr"
)
)
on &4
)
*57 (Wire
uid 39,0
shape (OrthoPolyLine
uid 40,0
va (VaSet
vasetType 3
)
xt "8000,35000,11250,35000"
pts [
"8000,35000"
"11250,35000"
]
)
start &5
end &45
sat 32
eat 32
st 0
si 0
tg (WTG
uid 43,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,33700,13100,34700"
st "clr_int_en"
blo "9000,34500"
tm "WireNameMgr"
)
)
on &6
)
*58 (Wire
uid 52,0
shape (OrthoPolyLine
uid 53,0
va (VaSet
vasetType 3
)
xt "8000,37000,11250,37000"
pts [
"8000,37000"
"11250,37000"
]
)
start &7
end &46
sat 32
eat 32
st 0
si 0
tg (WTG
uid 56,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,35700,10200,36700"
st "cs"
blo "9000,36500"
tm "WireNameMgr"
)
)
on &8
)
*59 (Wire
uid 65,0
shape (OrthoPolyLine
uid 66,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,20000,24000,20000"
pts [
"24000,20000"
"19000,20000"
]
)
start &9
end &27
sat 32
eat 2
sty 1
st 0
si 0
tg (WTG
uid 69,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,18700,24800,19700"
st "datout : [7:0]"
blo "20000,19500"
tm "WireNameMgr"
)
)
on &10
)
*60 (Wire
uid 78,0
shape (OrthoPolyLine
uid 79,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,16000,14000,16000"
pts [
"8000,16000"
"14000,16000"
]
)
start &11
end &27
sat 32
eat 1
sty 1
st 0
si 0
tg (WTG
uid 82,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,14700,14500,15700"
st "div_data : [7:0]"
blo "9000,15500"
tm "WireNameMgr"
)
)
on &12
)
*61 (Wire
uid 91,0
shape (OrthoPolyLine
uid 92,0
va (VaSet
vasetType 3
)
xt "22750,38000,24000,38000"
pts [
"24000,38000"
"22750,38000"
]
)
start &13
end &47
sat 32
eat 32
st 0
si 0
tg (WTG
uid 95,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,35700,28000,36700"
st "enable_write"
blo "23000,36500"
tm "WireNameMgr"
)
)
on &14
)
*62 (Wire
uid 104,0
shape (OrthoPolyLine
uid 105,0
va (VaSet
vasetType 3
)
xt "8000,39000,11250,39000"
pts [
"8000,39000"
"11250,39000"
]
)
start &15
end &48
sat 32
eat 32
st 0
si 0
tg (WTG
uid 108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 109,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,37700,10600,38700"
st "nrw"
blo "9000,38500"
tm "WireNameMgr"
)
)
on &16
)
*63 (Wire
uid 117,0
shape (OrthoPolyLine
uid 118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,24000,14000,24000"
pts [
"8000,24000"
"14000,24000"
]
)
start &17
end &27
sat 32
eat 1
sty 1
st 0
si 0
tg (WTG
uid 121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,22700,15500,23700"
st "ser_if_data : [7:0]"
blo "9000,23500"
tm "WireNameMgr"
)
)
on &18
)
*64 (Wire
uid 130,0
shape (OrthoPolyLine
uid 131,0
va (VaSet
vasetType 3
)
xt "22750,42000,24000,42000"
pts [
"24000,42000"
"22750,42000"
]
)
start &19
end &50
ss 0
sat 32
eat 32
st 0
si 0
tg (WTG
uid 134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 135,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,38700,27000,39700"
st "start_xmit"
blo "23000,39500"
tm "WireNameMgr"
)
)
on &20
)
*65 (Wire
uid 143,0
shape (OrthoPolyLine
uid 144,0
va (VaSet
vasetType 3
)
xt "8000,43000,11250,43000"
pts [
"8000,43000"
"11250,43000"
]
)
start &21
end &51
ss 0
sat 32
eat 32
st 0
si 0
tg (WTG
uid 147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,41700,12500,42700"
st "xmitdt_en"
blo "9000,42500"
tm "WireNameMgr"
)
)
on &22
)
*66 (Wire
uid 159,0
shape (OrthoPolyLine
uid 160,0
va (VaSet
vasetType 3
)
xt "8000,33000,11250,33000"
pts [
"8000,33000"
"11250,33000"
]
)
start &23
end &44
ss 0
sat 32
eat 32
st 0
si 0
tg (WTG
uid 161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,31700,10300,32700"
st "clk"
blo "9000,32500"
tm "WireNameMgr"
)
)
on &24
)
*67 (Wire
uid 173,0
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "8000,41000,11250,41000"
pts [
"8000,41000"
"11250,41000"
]
)
start &25
end &49
ss 0
sat 32
eat 32
st 0
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,39700,10300,40700"
st "rst"
blo "9000,40500"
tm "WireNameMgr"
)
)
on &26
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *68 (PackageList
uid 6,0
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 653,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "37000,14800,42400,15800"
st "Package List"
blo "37000,15600"
)
*70 (MLText
uid 654,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,15800,47900,18800"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 469,0
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 470,0
va (VaSet
font "Arial,8,1"
)
xt "-7000,11000,1100,12000"
st "Compiler Directives"
blo "-7000,11800"
)
*72 (Text
uid 471,0
va (VaSet
font "Arial,8,1"
)
xt "-7000,12000,2600,13000"
st "Pre-module directives:"
blo "-7000,12800"
)
*73 (MLText
uid 472,0
va (VaSet
font "Times New Roman,8,0"
)
xt "-7000,13000,200,15000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*74 (Text
uid 473,0
va (VaSet
isHidden 1
font "Times New Roman,12,1"
)
xt "-7000,16700,7000,18200"
st "Post-module directives:"
blo "-7000,17900"
)
*75 (MLText
uid 474,0
va (VaSet
isHidden 1
font "Times New Roman,10,0"
)
xt "-7000,16700,-7000,16700"
tm "BdCompilerDirectivesTextMgr"
)
*76 (Text
uid 475,0
va (VaSet
isHidden 1
font "Times New Roman,12,1"
)
xt "-7000,18600,6800,20100"
st "End-module directives:"
blo "-7000,19800"
)
*77 (MLText
uid 476,0
va (VaSet
isHidden 1
font "Times New Roman,10,0"
)
xt "-7000,15000,-7000,15000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "12,0,1167,742"
viewArea "-11000,9000,64816,63675"
cachedDiagramExtent "-7000,11000,58000,55000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter      [8.5 x 11 in]"
windowsPaperName "Letter      [8.5 x 11 in]"
windowsPaperType 1
panelVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-8000,10000"
lastUid 1329,0
defaultCommentText (CommentText
shape (Rectangle
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,2550,4700,3550"
st "<library>"
blo "1500,3350"
tm "BdLibraryNameMgr"
)
*79 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,3550,4500,4550"
st "<block>"
blo "1500,4350"
tm "BlkNameMgr"
)
*80 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,4550,2100,5550"
st "I0"
blo "1500,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,10000,0,10000"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
font "Arial,8,1"
)
xt "-700,2550,1800,3550"
st "Library"
blo "-700,3350"
)
*82 (Text
va (VaSet
font "Arial,8,1"
)
xt "-700,3550,6200,4550"
st "MWComponent"
blo "-700,4350"
)
*83 (Text
va (VaSet
font "Arial,8,1"
)
xt "-700,4550,-100,5550"
st "I0"
blo "-700,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,2550,2150,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,3550,5850,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "-850,2550,1650,3550"
st "Library"
blo "-850,3350"
)
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "-850,3550,6150,4550"
st "VhdlComponent"
blo "-850,4350"
)
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1600,2550,900,3550"
st "Library"
blo "-1600,3350"
)
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1600,3550,6300,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "2950,3400,4250,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1400,12600,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,1000,1700"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "300,350,700,1350"
st "1"
blo "300,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*96 (MLText
va (VaSet
font "arial,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1400,7400,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,1000,1700"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "300,350,700,1350"
st "1"
blo "300,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*98 (MLText
va (VaSet
font "arial,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,0,750"
blo "0,0"
)
s (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,0,750"
blo "0,-200"
)
)
thePort (LogicalPort
decl (Decl
n ""
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,0,750"
blo "0,0"
)
s (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,0,750"
blo "0,-200"
)
)
thePort (LogicalPort
m 3
decl (Decl
n ""
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 468,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "40000,29800,45400,30800"
st "Declarations"
blo "40000,30600"
)
portLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "40000,30800,42700,31800"
st "Ports:"
blo "40000,31600"
)
preUserLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "40000,29800,43800,30800"
st "Pre User:"
blo "40000,30600"
)
preUserText (MLText
uid 3,0
va (VaSet
isHidden 1
)
xt "40000,31200,40000,31200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "40000,42200,47100,43200"
st "Diagram Signals:"
blo "40000,43000"
)
postUserLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "40000,29800,44700,30800"
st "Post User:"
blo "40000,30600"
)
postUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "40000,48500,40000,48500"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 13,0
usingSuid 1
emptyRow *99 (LEmptyRow
)
uid 1124,0
optionalChildren [
*100 (RefLabelRowHdr
)
*101 (TitleRowHdr
)
*102 (FilterRowHdr
)
*103 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*104 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*105 (GroupColHdr
tm "GroupColHdrMgr"
)
*106 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*107 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*108 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*109 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*110 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*111 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*112 (LeafLogPort
port (LogicalPort
lang 4
m 1
decl (Decl
n "clear_flags"
t "wire"
o 10
suid 1,0
)
)
uid 1097,0
)
*113 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "clk_div_en"
t "wire"
o 2
suid 2,0
)
)
uid 1099,0
)
*114 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "clr_int_en"
t "wire"
o 3
suid 3,0
)
)
uid 1101,0
)
*115 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "cs"
t "wire"
o 4
suid 4,0
)
)
uid 1103,0
)
*116 (LeafLogPort
port (LogicalPort
lang 4
m 1
decl (Decl
n "datout"
t "wire"
b "[7:0]"
eolc "8-bit data out bus to cpu"
o 11
suid 5,0
)
)
uid 1105,0
)
*117 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "div_data"
t "wire"
b "[7:0]"
o 5
suid 6,0
)
)
uid 1107,0
)
*118 (LeafLogPort
port (LogicalPort
lang 4
m 1
decl (Decl
n "enable_write"
t "wire"
o 12
suid 7,0
)
)
uid 1109,0
)
*119 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "nrw"
t "wire"
o 6
suid 8,0
)
)
uid 1111,0
)
*120 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "ser_if_data"
t "wire"
b "[7:0]"
o 8
suid 9,0
)
)
uid 1113,0
)
*121 (LeafLogPort
port (LogicalPort
lang 4
m 1
decl (Decl
n "start_xmit"
t "wire"
o 13
suid 10,0
)
)
uid 1115,0
)
*122 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "xmitdt_en"
t "wire"
o 9
suid 11,0
)
)
uid 1117,0
)
*123 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "clk"
t "wire"
o 1
suid 12,0
)
)
uid 1119,0
)
*124 (LeafLogPort
port (LogicalPort
lang 4
decl (Decl
n "rst"
t "wire"
o 7
suid 13,0
)
)
uid 1121,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1137,0
optionalChildren [
*125 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *126 (MRCItem
litem &99
pos 13
dimension 20
)
uid 1139,0
optionalChildren [
*127 (MRCItem
litem &100
pos 0
dimension 20
uid 1140,0
)
*128 (MRCItem
litem &101
pos 1
dimension 23
uid 1141,0
)
*129 (MRCItem
litem &102
pos 2
hidden 1
dimension 20
uid 1142,0
)
*130 (MRCItem
litem &112
pos 8
dimension 20
uid 1098,0
)
*131 (MRCItem
litem &113
pos 0
dimension 20
uid 1100,0
)
*132 (MRCItem
litem &114
pos 1
dimension 20
uid 1102,0
)
*133 (MRCItem
litem &115
pos 2
dimension 20
uid 1104,0
)
*134 (MRCItem
litem &116
pos 3
dimension 20
uid 1106,0
)
*135 (MRCItem
litem &117
pos 4
dimension 20
uid 1108,0
)
*136 (MRCItem
litem &118
pos 10
dimension 20
uid 1110,0
)
*137 (MRCItem
litem &119
pos 5
dimension 20
uid 1112,0
)
*138 (MRCItem
litem &120
pos 6
dimension 20
uid 1114,0
)
*139 (MRCItem
litem &121
pos 12
dimension 20
uid 1116,0
)
*140 (MRCItem
litem &122
pos 7
dimension 20
uid 1118,0
)
*141 (MRCItem
litem &123
pos 9
dimension 20
uid 1120,0
)
*142 (MRCItem
litem &124
pos 11
dimension 20
uid 1122,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1143,0
optionalChildren [
*143 (MRCItem
litem &103
pos 0
dimension 20
uid 1144,0
)
*144 (MRCItem
litem &105
pos 1
dimension 50
uid 1145,0
)
*145 (MRCItem
litem &106
pos 2
dimension 100
uid 1146,0
)
*146 (MRCItem
litem &107
pos 3
dimension 50
uid 1147,0
)
*147 (MRCItem
litem &108
pos 4
dimension 100
uid 1148,0
)
*148 (MRCItem
litem &109
pos 5
dimension 100
uid 1149,0
)
*149 (MRCItem
litem &110
pos 6
dimension 50
uid 1150,0
)
*150 (MRCItem
litem &111
pos 7
dimension 80
uid 1151,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1138,0
vaOverrides [
]
)
]
)
uid 1123,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *151 (LEmptyRow
)
uid 1213,0
optionalChildren [
*152 (RefLabelRowHdr
)
*153 (TitleRowHdr
)
*154 (FilterRowHdr
)
*155 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*156 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*157 (GroupColHdr
tm "GroupColHdrMgr"
)
*158 (NameColHdr
tm "GenericNameColHdrMgr"
)
*159 (ColumnHdr
tm "GenericValueColHdrMgr"
)
*160 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1223,0
optionalChildren [
*161 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *162 (MRCItem
litem &151
pos 0
dimension 20
)
uid 1225,0
optionalChildren [
*163 (MRCItem
litem &152
pos 0
dimension 20
uid 1226,0
)
*164 (MRCItem
litem &153
pos 1
dimension 23
uid 1227,0
)
*165 (MRCItem
litem &154
pos 2
hidden 1
dimension 20
uid 1228,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1229,0
optionalChildren [
*166 (MRCItem
litem &155
pos 0
dimension 20
uid 1230,0
)
*167 (MRCItem
litem &157
pos 1
dimension 50
uid 1231,0
)
*168 (MRCItem
litem &158
pos 2
dimension 100
uid 1232,0
)
*169 (MRCItem
litem &159
pos 3
dimension 50
uid 1233,0
)
*170 (MRCItem
litem &160
pos 4
dimension 80
uid 1234,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1224,0
vaOverrides [
]
)
]
)
uid 1212,0
type 1
)
activeModelName "BlockDiag"
)
