Analysis & Synthesis report for DE2_CCD
Fri May 17 15:41:01 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2
 18. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 19. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 20. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 21. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 22. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 23. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 25. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 26. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 27. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 28. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 29. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 30. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 31. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 32. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 33. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 34. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 35. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 36. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 37. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 38. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 39. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 40. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 41. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 42. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 43. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 44. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
 45. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 46. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 47. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 49. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 50. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 51. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 52. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 53. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 54. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 55. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 56. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 57. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
 58. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 59. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 60. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 61. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram
 62. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 63. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 64. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 65. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 66. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 67. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 68. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 69. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 70. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 71. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
 72. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
 73. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
 74. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
 75. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
 76. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
 77. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 78. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
 79. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
 80. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
 81. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 82. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
 83. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 84. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
 85. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
 86. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
 87. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
 88. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
 89. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
 90. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 91. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
 92. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
 93. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
 94. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 95. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
 96. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
 97. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
 98. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
 99. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
100. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
101. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
102. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
103. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
104. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
105. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
106. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
107. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
108. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
109. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
110. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
111. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
112. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
113. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram
114. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp
115. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp
116. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
117. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13
118. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp
119. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp
120. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
121. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16
122. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
123. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
124. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
125. Parameter Settings for User Entity Instance: VGA_Controller:u1
126. Parameter Settings for User Entity Instance: RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component
127. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
128. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component
129. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
130. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
131. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
132. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
133. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
134. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
135. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
136. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
137. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
138. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
139. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
140. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
141. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component
143. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component
144. altshift_taps Parameter Settings by Entity Instance
145. altpll Parameter Settings by Entity Instance
146. dcfifo Parameter Settings by Entity Instance
147. altsyncram Parameter Settings by Entity Instance
148. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_130"
149. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_96"
150. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_62"
151. Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"
152. Port Connectivity Checks: "I2C_CCD_Config:u7"
153. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4"
154. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3"
155. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2"
156. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"
157. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4"
158. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3"
159. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
160. Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"
161. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
162. Port Connectivity Checks: "Sdram_Control_4Port:u6"
163. Port Connectivity Checks: "RAW2RGB:u4|my_Line_Buffer:u0"
164. Port Connectivity Checks: "CCD_Capture:u3"
165. Port Connectivity Checks: "VGA_Controller:u1"
166. Port Connectivity Checks: "SEG7_LUT_8:u5"
167. Post-Synthesis Netlist Statistics for Top Partition
168. Elapsed Time Per Partition
169. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 17 15:41:01 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_CCD                                     ;
; Top-level Entity Name              ; DE2_CCD                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,440                                       ;
;     Total combinational functions  ; 1,059                                       ;
;     Dedicated logic registers      ; 947                                         ;
; Total registers                    ; 947                                         ;
; Total pins                         ; 241                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 85,752                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_CCD            ; DE2_CCD            ;
; Family name                                                      ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; VGA_Param.h                               ; yes             ; User File                    ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Param.h                               ;         ;
; VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v                          ;         ;
; DE2_CCD.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v                                 ;         ;
; I2C_CCD_Config.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v                          ;         ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v                          ;         ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v                             ;         ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT.v                                ;         ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v                              ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; RAW2RGB.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v                                 ;         ;
; CCD_Capture.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v                             ;         ;
; Mirror_Col.v                              ; yes             ; User Verilog HDL File        ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v                              ;         ;
; my_Line_Buffer.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v                          ;         ;
; my_Stack_RAM.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v                            ;         ;
; Sdram_Control_4Port/my_Sdram_RD_FIFO.v    ; yes             ; User Wizard-Generated File   ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v    ;         ;
; Sdram_Control_4Port/my_Sdram_WR_FIFO.v    ; yes             ; User Wizard-Generated File   ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v    ;         ;
; Sdram_Control_4Port/my_Sdram_PLL.v        ; yes             ; User Wizard-Generated File   ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v        ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf                            ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                              ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                              ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                             ;         ;
; db/shift_taps_1uv.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf                     ;         ;
; db/altsyncram_jma1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_jma1.tdf                    ;         ;
; db/cntr_lvf.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf                           ;         ;
; db/cmpr_8ic.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_8ic.tdf                           ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                   ;         ;
; aglobal180.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                               ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                              ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                            ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;         ;
; db/my_sdram_pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v                  ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                   ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                            ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                 ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                               ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                  ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                            ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                          ;         ;
; db/dcfifo_klp1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf                        ;         ;
; db/a_gray2bin_6ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_6ib.tdf                     ;         ;
; db/a_graycounter_577.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf                  ;         ;
; db/a_graycounter_1lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf                  ;         ;
; db/altsyncram_lr81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_8pl.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_9pl.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_n76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_n76.tdf                           ;         ;
; db/dcfifo_ssp1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf                        ;         ;
; db/a_gray2bin_7ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_7ib.tdf                     ;         ;
; db/a_graycounter_677.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf                  ;         ;
; db/a_graycounter_2lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf                  ;         ;
; db/altsyncram_5u81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf                    ;         ;
; db/dffpipe_re9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_re9.tdf                        ;         ;
; db/alt_synch_pipe_apl.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf                 ;         ;
; db/dffpipe_se9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_se9.tdf                        ;         ;
; db/alt_synch_pipe_bpl.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf                 ;         ;
; db/dffpipe_te9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_te9.tdf                        ;         ;
; db/cmpr_o76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_o76.tdf                           ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; db/altsyncram_pgp1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_pgp1.tdf                    ;         ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,440                                                                                                                      ;
;                                             ;                                                                                                                            ;
; Total combinational functions               ; 1059                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                            ;
;     -- 4 input functions                    ; 503                                                                                                                        ;
;     -- 3 input functions                    ; 208                                                                                                                        ;
;     -- <=2 input functions                  ; 348                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                            ;
;     -- normal mode                          ; 831                                                                                                                        ;
;     -- arithmetic mode                      ; 228                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Total registers                             ; 947                                                                                                                        ;
;     -- Dedicated logic registers            ; 947                                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; I/O pins                                    ; 241                                                                                                                        ;
; Total memory bits                           ; 85752                                                                                                                      ;
;                                             ;                                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Total PLLs                                  ; 1                                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 590                                                                                                                        ;
; Total fan-out                               ; 9167                                                                                                                       ;
; Average fan-out                             ; 3.42                                                                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Entity Name         ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE2_CCD                                         ; 1059 (2)            ; 947 (13)                  ; 85752       ; 0            ; 0       ; 0         ; 241  ; 0            ; |DE2_CCD                                                                                                                                                         ; DE2_CCD             ; work         ;
;    |CCD_Capture:u3|                              ; 22 (22)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|CCD_Capture:u3                                                                                                                                          ; CCD_Capture         ; work         ;
;    |I2C_CCD_Config:u7|                           ; 121 (75)            ; 67 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7                                                                                                                                       ; I2C_CCD_Config      ; work         ;
;       |I2C_Controller:u0|                        ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                     ; I2C_Controller      ; work         ;
;    |Mirror_Col:u8|                               ; 20 (20)             ; 11 (11)                   ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8                                                                                                                                           ; Mirror_Col          ; work         ;
;       |my_Stack_RAM:comb_130|                    ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130                                                                                                                     ; my_Stack_RAM        ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                     ; altsyncram          ; work         ;
;             |altsyncram_pgp1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                      ; altsyncram_pgp1     ; work         ;
;       |my_Stack_RAM:comb_62|                     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62                                                                                                                      ; my_Stack_RAM        ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                      ; altsyncram          ; work         ;
;             |altsyncram_pgp1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                       ; altsyncram_pgp1     ; work         ;
;       |my_Stack_RAM:comb_96|                     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96                                                                                                                      ; my_Stack_RAM        ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                      ; altsyncram          ; work         ;
;             |altsyncram_pgp1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                       ; altsyncram_pgp1     ; work         ;
;    |RAW2RGB:u4|                                  ; 88 (72)             ; 62 (51)                   ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4                                                                                                                                              ; RAW2RGB             ; work         ;
;       |my_Line_Buffer:u0|                        ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0                                                                                                                            ; my_Line_Buffer      ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component| ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                      ; altshift_taps       ; work         ;
;             |shift_taps_1uv:auto_generated|      ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated                                                        ; shift_taps_1uv      ; work         ;
;                |altsyncram_jma1:altsyncram2|     ; 0 (0)               ; 0 (0)                     ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2                            ; altsyncram_jma1     ; work         ;
;                |cntr_lvf:cntr1|                  ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1                                         ; cntr_lvf            ; work         ;
;                   |cmpr_8ic:cmpr4|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4                          ; cmpr_8ic            ; work         ;
;    |Reset_Delay:u2|                              ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Reset_Delay:u2                                                                                                                                          ; Reset_Delay         ; work         ;
;    |Sdram_Control_4Port:u6|                      ; 707 (226)           ; 720 (135)                 ; 40992       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6                                                                                                                                  ; Sdram_Control_4Port ; work         ;
;       |command:command1|                         ; 61 (61)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                                 ; command             ; work         ;
;       |control_interface:control1|               ; 64 (64)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                       ; control_interface   ; work         ;
;       |my_Sdram_PLL:sdram_pll1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1                                                                                                          ; my_Sdram_PLL        ; work         ;
;          |altpll:altpll_component|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                  ; altpll              ; work         ;
;             |my_Sdram_PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated                                               ; my_Sdram_PLL_altpll ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo1|              ; 92 (0)              ; 125 (0)                   ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1                                                                                                      ; my_Sdram_RD_FIFO    ; work         ;
;          |dcfifo:dcfifo_component|               ; 92 (0)              ; 125 (0)                   ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_ssp1:auto_generated|         ; 92 (15)             ; 125 (33)                  ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                   ; dcfifo_ssp1         ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ; a_gray2bin_7ib      ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ; a_gray2bin_7ib      ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ; a_graycounter_2lc   ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                       ; a_graycounter_677   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_se9:dffpipe13|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13  ; dffpipe_se9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_te9:dffpipe16|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16  ; dffpipe_te9         ; work         ;
;                |altsyncram_5u81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram                          ; altsyncram_5u81     ; work         ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                          ; cmpr_o76            ; work         ;
;                |cmpr_o76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                           ; cmpr_o76            ; work         ;
;                |dffpipe_re9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp                                ; dffpipe_re9         ; work         ;
;                |dffpipe_re9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp                                ; dffpipe_re9         ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo2|              ; 94 (0)              ; 125 (0)                   ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2                                                                                                      ; my_Sdram_RD_FIFO    ; work         ;
;          |dcfifo:dcfifo_component|               ; 94 (0)              ; 125 (0)                   ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_ssp1:auto_generated|         ; 94 (17)             ; 125 (33)                  ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                   ; dcfifo_ssp1         ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ; a_gray2bin_7ib      ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ; a_gray2bin_7ib      ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ; a_graycounter_2lc   ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                       ; a_graycounter_677   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_se9:dffpipe13|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13  ; dffpipe_se9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_te9:dffpipe16|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16  ; dffpipe_te9         ; work         ;
;                |altsyncram_5u81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram                          ; altsyncram_5u81     ; work         ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                          ; cmpr_o76            ; work         ;
;                |cmpr_o76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                           ; cmpr_o76            ; work         ;
;                |dffpipe_re9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp                                ; dffpipe_re9         ; work         ;
;                |dffpipe_re9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp                                ; dffpipe_re9         ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo1|             ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1                                                                                                     ; my_Sdram_WR_FIFO    ; work         ;
;          |dcfifo:dcfifo_component|               ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_klp1:auto_generated|         ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                  ; dcfifo_klp1         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo2|             ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2                                                                                                     ; my_Sdram_WR_FIFO    ; work         ;
;          |dcfifo:dcfifo_component|               ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_klp1:auto_generated|         ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                  ; dcfifo_klp1         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo4|             ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4                                                                                                     ; my_Sdram_WR_FIFO    ; work         ;
;          |dcfifo:dcfifo_component|               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_klp1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                  ; dcfifo_klp1         ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81     ; work         ;
;    |VGA_Controller:u1|                           ; 66 (66)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1                                                                                                                                       ; VGA_Controller      ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                              ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                               ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                               ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM    ; M9K  ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                               ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                        ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------+
; Altera ; Shift register (RAM-based) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0                        ; my_Line_Buffer.v                       ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; ALTPLL                     ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1      ; Sdram_Control_4Port/my_Sdram_PLL.v     ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62                  ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96                  ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130                 ; my_Stack_RAM.v                         ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 168                                                                                                                         ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR3_LENGTH[0..8]                                                                                                                           ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|rWR4_LENGTH[0..8]                                                                                                                           ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD3_LENGTH[0..8]                                                                                                                           ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|rRD4_LENGTH[0..8]                                                                                                                           ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                          ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|rdptr_g[0..10]                                               ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                           ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                          ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|rdptr_g[0..10]                                               ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|mDATAOUT[0,1,15]                                                                                                                            ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0..9]                                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|wrptr_g[0..9]                                               ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0..9]                                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|wrptr_g[0..9]                                               ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|CKE                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[19..21]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19..21]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9,10]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR3_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u6|rWR3_ADDR[22]                       ;
; Sdram_Control_4Port:u6|rWR4_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u6|rWR4_ADDR[22]                       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD3_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u6|rRD3_ADDR[22]                       ;
; Sdram_Control_4Port:u6|rRD4_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u6|rRD4_ADDR[22]                       ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                                                               ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                          ;
; Sdram_Control_4Port:u6|mADDR[0..6]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..6]                                                                                                      ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[14,15]                                                                                                                      ; Merged with I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]                 ;
; I2C_CCD_Config:u7|mI2C_DATA[14,15]                                                                                                                                 ; Merged with I2C_CCD_Config:u7|mI2C_DATA[12]                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD3_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD4_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|WR_MASK[2,3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|RD_MASK[2,3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0..10]                                               ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0..10]                                               ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0..9]                                               ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0..9]                                               ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0..2]              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0..2]              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                            ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                            ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0..8]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0..8]                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mSetup_ST~9                                                                                                                                      ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mSetup_ST~10                                                                                                                                     ; Lost fanout                                                            ;
; CCD_Capture:u3|Y_Cont[1..10]                                                                                                                                       ; Lost fanout                                                            ;
; Total Number of Removed Registers = 768                                                                                                                            ;                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                              ; Stuck at VCC                   ; Sdram_Control_4Port:u6|mLENGTH[7], Sdram_Control_4Port:u6|mADDR[7],                                                                                                 ;
;                                                                                                                                                                    ; due to stuck port data_in      ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7],                                                                                                         ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|WR_MASK[3], Sdram_Control_4Port:u6|WR_MASK[2],                                                                                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|RD_MASK[3], Sdram_Control_4Port:u6|RD_MASK[2],                                                                                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[8],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[7],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[6],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[5],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[4],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[3],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[2],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[1],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[8],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[7],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[6],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[5],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[4],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[3],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[2],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[1],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp|dffe12a[0],                                ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[1]                                ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[1]                                ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                                    ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                                    ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                                    ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[9]                                                  ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                    ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                    ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                    ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                                    ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                    ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                    ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                           ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[0]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[1]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[2]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[3]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[4]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[5]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[6]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[7]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[8]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]  ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[9]                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|delayed_wrptr_g[10]                                           ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0]                                ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[0]                                ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[10]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]  ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9]                                ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]   ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[10]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]  ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp|dffe12a[9]                                ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9],  ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                                    ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ;
; Sdram_Control_4Port:u6|rWR3_LENGTH[8]                                                                                                                              ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                                ;
;                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rWR4_LENGTH[8]                                                                                                                              ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                                ;
;                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rRD3_LENGTH[8]                                                                                                                              ; Stuck at GND                   ; Sdram_Control_4Port:u6|rRD3_ADDR[22]                                                                                                                                ;
;                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|rRD4_LENGTH[8]                                                                                                                              ; Stuck at GND                   ; Sdram_Control_4Port:u6|rRD4_ADDR[22]                                                                                                                                ;
;                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                    ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                    ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[21]                                                                                                                                    ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[20]                                                                                                                                    ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[19]                                                                                                                                    ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                    ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                    ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                    ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                        ; Stuck at VCC                   ; Sdram_Control_4Port:u6|CKE                                                                                                                                          ;
;                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 947   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 657   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 323   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                             ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                             ; 16      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                             ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                             ; 15      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                             ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                             ; 11      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                      ; 3       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                       ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                       ; 5       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 25                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[4]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[8]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|command_delay[2]   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|RAW2RGB:u4|mCCD_R[3]                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|Y_Cont[10]                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[0]        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|X_Cont[10]                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[21]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[20]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[19]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[17]                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|mADDR[15]                           ;
; 64:1               ; 8 bits    ; 336 LEs       ; 80 LEs               ; 256 LEs                ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[7]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|CMD[0]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|RD_MASK[1]                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|mWR                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|ST[1]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|Sdram_Control_4Port:u6|mDATAIN[10]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                ;
; WIDTH          ; 10             ; Signed Integer                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_1uv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+--------------------------------+----------------------------------------------------+
; Parameter Name                ; Value                          ; Type                                               ;
+-------------------------------+--------------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                           ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_Sdram_PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                                            ;
; LOCK_HIGH                     ; 1                              ; Untyped                                            ;
; LOCK_LOW                      ; 1                              ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                                            ;
; SKIP_VCO                      ; OFF                            ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                                            ;
; BANDWIDTH                     ; 0                              ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                              ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 3                              ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 3                              ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                              ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                              ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -6000                          ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                              ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                                            ;
; VCO_MIN                       ; 0                              ; Untyped                                            ;
; VCO_MAX                       ; 0                              ; Untyped                                            ;
; VCO_CENTER                    ; 0                              ; Untyped                                            ;
; PFD_MIN                       ; 0                              ; Untyped                                            ;
; PFD_MAX                       ; 0                              ; Untyped                                            ;
; M_INITIAL                     ; 0                              ; Untyped                                            ;
; M                             ; 0                              ; Untyped                                            ;
; N                             ; 1                              ; Untyped                                            ;
; M2                            ; 1                              ; Untyped                                            ;
; N2                            ; 1                              ; Untyped                                            ;
; SS                            ; 1                              ; Untyped                                            ;
; C0_HIGH                       ; 0                              ; Untyped                                            ;
; C1_HIGH                       ; 0                              ; Untyped                                            ;
; C2_HIGH                       ; 0                              ; Untyped                                            ;
; C3_HIGH                       ; 0                              ; Untyped                                            ;
; C4_HIGH                       ; 0                              ; Untyped                                            ;
; C5_HIGH                       ; 0                              ; Untyped                                            ;
; C6_HIGH                       ; 0                              ; Untyped                                            ;
; C7_HIGH                       ; 0                              ; Untyped                                            ;
; C8_HIGH                       ; 0                              ; Untyped                                            ;
; C9_HIGH                       ; 0                              ; Untyped                                            ;
; C0_LOW                        ; 0                              ; Untyped                                            ;
; C1_LOW                        ; 0                              ; Untyped                                            ;
; C2_LOW                        ; 0                              ; Untyped                                            ;
; C3_LOW                        ; 0                              ; Untyped                                            ;
; C4_LOW                        ; 0                              ; Untyped                                            ;
; C5_LOW                        ; 0                              ; Untyped                                            ;
; C6_LOW                        ; 0                              ; Untyped                                            ;
; C7_LOW                        ; 0                              ; Untyped                                            ;
; C8_LOW                        ; 0                              ; Untyped                                            ;
; C9_LOW                        ; 0                              ; Untyped                                            ;
; C0_INITIAL                    ; 0                              ; Untyped                                            ;
; C1_INITIAL                    ; 0                              ; Untyped                                            ;
; C2_INITIAL                    ; 0                              ; Untyped                                            ;
; C3_INITIAL                    ; 0                              ; Untyped                                            ;
; C4_INITIAL                    ; 0                              ; Untyped                                            ;
; C5_INITIAL                    ; 0                              ; Untyped                                            ;
; C6_INITIAL                    ; 0                              ; Untyped                                            ;
; C7_INITIAL                    ; 0                              ; Untyped                                            ;
; C8_INITIAL                    ; 0                              ; Untyped                                            ;
; C9_INITIAL                    ; 0                              ; Untyped                                            ;
; C0_MODE                       ; BYPASS                         ; Untyped                                            ;
; C1_MODE                       ; BYPASS                         ; Untyped                                            ;
; C2_MODE                       ; BYPASS                         ; Untyped                                            ;
; C3_MODE                       ; BYPASS                         ; Untyped                                            ;
; C4_MODE                       ; BYPASS                         ; Untyped                                            ;
; C5_MODE                       ; BYPASS                         ; Untyped                                            ;
; C6_MODE                       ; BYPASS                         ; Untyped                                            ;
; C7_MODE                       ; BYPASS                         ; Untyped                                            ;
; C8_MODE                       ; BYPASS                         ; Untyped                                            ;
; C9_MODE                       ; BYPASS                         ; Untyped                                            ;
; C0_PH                         ; 0                              ; Untyped                                            ;
; C1_PH                         ; 0                              ; Untyped                                            ;
; C2_PH                         ; 0                              ; Untyped                                            ;
; C3_PH                         ; 0                              ; Untyped                                            ;
; C4_PH                         ; 0                              ; Untyped                                            ;
; C5_PH                         ; 0                              ; Untyped                                            ;
; C6_PH                         ; 0                              ; Untyped                                            ;
; C7_PH                         ; 0                              ; Untyped                                            ;
; C8_PH                         ; 0                              ; Untyped                                            ;
; C9_PH                         ; 0                              ; Untyped                                            ;
; L0_HIGH                       ; 1                              ; Untyped                                            ;
; L1_HIGH                       ; 1                              ; Untyped                                            ;
; G0_HIGH                       ; 1                              ; Untyped                                            ;
; G1_HIGH                       ; 1                              ; Untyped                                            ;
; G2_HIGH                       ; 1                              ; Untyped                                            ;
; G3_HIGH                       ; 1                              ; Untyped                                            ;
; E0_HIGH                       ; 1                              ; Untyped                                            ;
; E1_HIGH                       ; 1                              ; Untyped                                            ;
; E2_HIGH                       ; 1                              ; Untyped                                            ;
; E3_HIGH                       ; 1                              ; Untyped                                            ;
; L0_LOW                        ; 1                              ; Untyped                                            ;
; L1_LOW                        ; 1                              ; Untyped                                            ;
; G0_LOW                        ; 1                              ; Untyped                                            ;
; G1_LOW                        ; 1                              ; Untyped                                            ;
; G2_LOW                        ; 1                              ; Untyped                                            ;
; G3_LOW                        ; 1                              ; Untyped                                            ;
; E0_LOW                        ; 1                              ; Untyped                                            ;
; E1_LOW                        ; 1                              ; Untyped                                            ;
; E2_LOW                        ; 1                              ; Untyped                                            ;
; E3_LOW                        ; 1                              ; Untyped                                            ;
; L0_INITIAL                    ; 1                              ; Untyped                                            ;
; L1_INITIAL                    ; 1                              ; Untyped                                            ;
; G0_INITIAL                    ; 1                              ; Untyped                                            ;
; G1_INITIAL                    ; 1                              ; Untyped                                            ;
; G2_INITIAL                    ; 1                              ; Untyped                                            ;
; G3_INITIAL                    ; 1                              ; Untyped                                            ;
; E0_INITIAL                    ; 1                              ; Untyped                                            ;
; E1_INITIAL                    ; 1                              ; Untyped                                            ;
; E2_INITIAL                    ; 1                              ; Untyped                                            ;
; E3_INITIAL                    ; 1                              ; Untyped                                            ;
; L0_MODE                       ; BYPASS                         ; Untyped                                            ;
; L1_MODE                       ; BYPASS                         ; Untyped                                            ;
; G0_MODE                       ; BYPASS                         ; Untyped                                            ;
; G1_MODE                       ; BYPASS                         ; Untyped                                            ;
; G2_MODE                       ; BYPASS                         ; Untyped                                            ;
; G3_MODE                       ; BYPASS                         ; Untyped                                            ;
; E0_MODE                       ; BYPASS                         ; Untyped                                            ;
; E1_MODE                       ; BYPASS                         ; Untyped                                            ;
; E2_MODE                       ; BYPASS                         ; Untyped                                            ;
; E3_MODE                       ; BYPASS                         ; Untyped                                            ;
; L0_PH                         ; 0                              ; Untyped                                            ;
; L1_PH                         ; 0                              ; Untyped                                            ;
; G0_PH                         ; 0                              ; Untyped                                            ;
; G1_PH                         ; 0                              ; Untyped                                            ;
; G2_PH                         ; 0                              ; Untyped                                            ;
; G3_PH                         ; 0                              ; Untyped                                            ;
; E0_PH                         ; 0                              ; Untyped                                            ;
; E1_PH                         ; 0                              ; Untyped                                            ;
; E2_PH                         ; 0                              ; Untyped                                            ;
; E3_PH                         ; 0                              ; Untyped                                            ;
; M_PH                          ; 0                              ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                             ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                             ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                             ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                             ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                              ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                              ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                              ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; CBXI_PARAMETER                ; my_Sdram_PLL_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                                     ;
+-------------------------------+--------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                     ;
; I2C_Freq       ; 20000    ; Signed Integer                     ;
; LUT_SIZE       ; 17       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 10                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 10                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                  ;
;     -- TAP_DISTANCE        ; 1280                                                               ;
;     -- WIDTH               ; 10                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                             ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                           ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                   ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_130"                                                                                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_96"                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_62"                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7"                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; redG    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "redG[31..1]" will be connected to GND.    ;
; blueG   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "blueG[31..1]" will be connected to GND.   ;
; green1G ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "green1G[31..1]" will be connected to GND. ;
; green2G ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "green2G[31..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4"                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts                                             ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3"                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts                                             ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4"                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3"                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "SA[12..12]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..15]" will be connected to GND.                               ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD3_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD4_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|my_Line_Buffer:u0"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DrawX      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; DrawY      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u5"                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 241                         ;
; cycloneiii_ff         ; 947                         ;
;     CLR               ; 439                         ;
;     CLR SCLR          ; 36                          ;
;     ENA               ; 70                          ;
;     ENA CLR           ; 154                         ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 16                          ;
;     plain             ; 123                         ;
; cycloneiii_io_obuf    ; 69                          ;
; cycloneiii_lcell_comb ; 1061                        ;
;     arith             ; 228                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 181                         ;
;         3 data inputs ; 46                          ;
;     normal            ; 833                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 503                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 122                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri May 17 15:40:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Warning (125092): Tcl Script File usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip not found
    Info (125063): set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip
Warning (125092): Tcl Script File usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip not found
    Info (125063): set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_color_out.sv
    Info (12023): Found entity 1: vga_color_out File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/vga_color_out.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info (12023): Found entity 1: DE2_CCD File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Line_Buffer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_FIFO.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col.v
    Info (12023): Found entity 1: Mirror_Col File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file my_line_buffer.v
    Info (12023): Found entity 1: my_Line_Buffer File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file my_stack_ram.v
    Info (12023): Found entity 1: my_Stack_RAM File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v
    Info (12023): Found entity 1: my_Sdram_RD_FIFO File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v
    Info (12023): Found entity 1: my_Sdram_WR_FIFO File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v
    Info (12023): Found entity 1: my_Sdram_PLL File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(148): created implicit net for "SRAM_DQ" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(217): created implicit net for "hexValue" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(357): created implicit net for "red_gain" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 357
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(358): created implicit net for "blue_gain" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 358
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(359): created implicit net for "green1_gain" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 359
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(360): created implicit net for "green2_gain" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 360
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(75): instance has no name File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v Line: 75
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(83): instance has no name File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v Line: 83
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(91): instance has no name File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v Line: 91
Info (12127): Elaborating entity "DE2_CCD" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(148): object "SRAM_DQ" assigned a value but never read File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 148
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(148): truncated value with size 16 to match size of target (1) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 148
Warning (10034): Output port "LEDG" at DE2_CCD.v(105) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
Warning (10034): Output port "OTG_ADDR" at DE2_CCD.v(124) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 124
Warning (10034): Output port "OTG_CS_N" at DE2_CCD.v(125) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 125
Warning (10034): Output port "OTG_RD_N" at DE2_CCD.v(126) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 126
Warning (10034): Output port "OTG_WR_N" at DE2_CCD.v(127) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 127
Warning (10034): Output port "OTG_RST_N" at DE2_CCD.v(128) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 128
Warning (10034): Output port "I2C_SCLK" at DE2_CCD.v(133) has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 133
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 217
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v Line: 7
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 263
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(85): object "gray" assigned a value but never read File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(88): truncated value with size 12 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 88
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 93
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 96
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v Line: 153
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 271
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(40): truncated value with size 32 to match size of target (22) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v Line: 40
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 286
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(92): truncated value with size 32 to match size of target (11) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v Line: 92
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(96): truncated value with size 32 to match size of target (11) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v Line: 96
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 299
Info (12128): Elaborating entity "my_Line_Buffer" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v Line: 54
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v Line: 80
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v Line: 80
Info (12133): Instantiated megafunction "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf
    Info (12023): Found entity 1: shift_taps_1uv File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_1uv" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf
    Info (12023): Found entity 1: altsyncram_jma1 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_jma1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jma1" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf Line: 27
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_8ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf Line: 90
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 350
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(546): truncated value with size 32 to match size of target (10) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR3_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rWR4_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD3_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable "rRD4_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD4_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD3_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR4_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR3_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(584) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 584
Info (12128): Elaborating entity "my_Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 306
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter: File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "-6000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v
    Info (12023): Found entity 1: my_Sdram_PLL_altpll File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v Line: 29
Info (12128): Elaborating entity "my_Sdram_PLL_altpll" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 325
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 351
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 360
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "my_Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 374
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 92
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 92
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf
    Info (12023): Found entity 1: dcfifo_klp1 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_klp1" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf
    Info (12023): Found entity 1: altsyncram_lr81 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lr81" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf Line: 79
Info (12128): Elaborating entity "my_Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 438
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 92
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 92
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf
    Info (12023): Found entity 1: dcfifo_ssp1 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_ssp1" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf
    Info (12023): Found entity 1: altsyncram_5u81 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5u81" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_re9:rs_brp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe13" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe16" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf Line: 79
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 364
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(61): truncated value with size 32 to match size of target (16) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(109): truncated value with size 32 to match size of target (6) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v Line: 109
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u8" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 379
Info (12128): Elaborating entity "my_Stack_RAM" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v Line: 89
Info (12130): Elaborated megafunction instantiation "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v Line: 89
Info (12133): Instantiated megafunction "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf
    Info (12023): Found entity 1: altsyncram_pgp1 File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_pgp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgp1" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[1]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[2]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[3]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[4]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[5]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[6]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[7]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[8]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[9]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[11]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[12]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[13]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[14]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[1]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[2]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[3]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[4]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[5]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[6]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[7]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[8]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[9]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[11]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[12]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[13]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[14]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[1]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[10]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[11]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 521
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[0]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[1]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|q_b[15]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf Line: 521
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 521
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 521
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver. File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 123
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
Info (13000): Registers with preset signals will power-up high File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[11]~synth" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
    Warning (13010): Node "GPIO_1[14]~synth" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 146
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 95
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 96
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 97
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 98
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 99
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 100
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 101
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 102
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 105
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 120
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 124
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 124
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 125
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 126
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 127
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 128
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 133
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 140
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 141
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 141
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 142
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 142
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 143
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 143
Info (17049): 265 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (20013): Ignored 24 assignments for entity "LCD_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf Line: 37
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 85
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v Line: 129
Info (21057): Implemented 1830 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 147 output pins
    Info (21060): Implemented 69 bidirectional pins
    Info (21061): Implemented 1466 logic cells
    Info (21064): Implemented 122 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 313 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Fri May 17 15:41:01 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:50


