
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S17= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S18= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F16)
	S19= FU.Bub_IF=>CU_IF.Bub                                   Premise(F17)
	S20= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F19)
	S22= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F22)
	S25= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F23)
	S26= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_MEM.Out=>FU.IR_MEM                                  Premise(F30)
	S33= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F31)
	S34= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F32)
	S35= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F33)
	S36= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F34)
	S37= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F35)
	S38= ALUOut_MEM.Out=>FU.InMEM                               Premise(F36)
	S39= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F37)
	S40= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F38)
	S41= IR_WB.Out20_16=>GPR.WReg                               Premise(F39)
	S42= IMMU.Addr=>IAddrReg.In                                 Premise(F40)
	S43= PC.Out=>ICache.IEA                                     Premise(F41)
	S44= ICache.IEA=addr                                        Path(S5,S43)
	S45= ICache.Hit=ICacheHit(addr)                             ICache-Search(S44)
	S46= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S44,S3)
	S47= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S45,S21)
	S48= FU.ICacheHit=ICacheHit(addr)                           Path(S45,S29)
	S49= ICache.Out=>ICacheReg.In                               Premise(F42)
	S50= ICacheReg.In={12,rS,rD,UIMM}                           Path(S46,S49)
	S51= PC.Out=>IMMU.IEA                                       Premise(F43)
	S52= IMMU.IEA=addr                                          Path(S5,S51)
	S53= CP0.ASID=>IMMU.PID                                     Premise(F44)
	S54= IMMU.PID=pid                                           Path(S4,S53)
	S55= IMMU.Addr={pid,addr}                                   IMMU-Search(S54,S52)
	S56= IAddrReg.In={pid,addr}                                 Path(S55,S42)
	S57= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S54,S52)
	S58= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S57,S22)
	S59= IR_MEM.Out=>IR_DMMU1.In                                Premise(F45)
	S60= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F46)
	S61= ICache.Out=>IR_ID.In                                   Premise(F47)
	S62= IR_ID.In={12,rS,rD,UIMM}                               Path(S46,S61)
	S63= ICache.Out=>IR_IMMU.In                                 Premise(F48)
	S64= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S46,S63)
	S65= IR_DMMU2.Out=>IR_WB.In                                 Premise(F49)
	S66= IR_MEM.Out=>IR_WB.In                                   Premise(F50)
	S67= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F51)
	S68= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F52)
	S69= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F53)
	S70= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F54)
	S71= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F55)
	S72= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F56)
	S73= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F57)
	S74= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F58)
	S75= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F59)
	S76= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F60)
	S77= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F61)
	S78= IR_EX.Out31_26=>CU_EX.Op                               Premise(F62)
	S79= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F63)
	S80= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F64)
	S81= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F65)
	S82= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S83= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F67)
	S84= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F68)
	S85= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F69)
	S86= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F70)
	S87= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F71)
	S88= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F72)
	S89= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F73)
	S90= IR_WB.Out31_26=>CU_WB.Op                               Premise(F74)
	S91= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F75)
	S92= CtrlA_EX=0                                             Premise(F76)
	S93= CtrlB_EX=0                                             Premise(F77)
	S94= CtrlALUOut_MEM=0                                       Premise(F78)
	S95= CtrlALUOut_DMMU1=0                                     Premise(F79)
	S96= CtrlALUOut_DMMU2=0                                     Premise(F80)
	S97= CtrlALUOut_WB=0                                        Premise(F81)
	S98= CtrlA_MEM=0                                            Premise(F82)
	S99= CtrlA_WB=0                                             Premise(F83)
	S100= CtrlB_MEM=0                                           Premise(F84)
	S101= CtrlB_WB=0                                            Premise(F85)
	S102= CtrlICache=0                                          Premise(F86)
	S103= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S102)
	S104= CtrlIMMU=0                                            Premise(F87)
	S105= CtrlIR_DMMU1=0                                        Premise(F88)
	S106= CtrlIR_DMMU2=0                                        Premise(F89)
	S107= CtrlIR_EX=0                                           Premise(F90)
	S108= CtrlIR_ID=1                                           Premise(F91)
	S109= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S62,S108)
	S110= CtrlIR_IMMU=0                                         Premise(F92)
	S111= CtrlIR_MEM=0                                          Premise(F93)
	S112= CtrlIR_WB=0                                           Premise(F94)
	S113= CtrlGPR=0                                             Premise(F95)
	S114= CtrlIAddrReg=0                                        Premise(F96)
	S115= CtrlPC=0                                              Premise(F97)
	S116= CtrlPCInc=1                                           Premise(F98)
	S117= PC[Out]=addr+4                                        PC-Inc(S1,S115,S116)
	S118= PC[CIA]=addr                                          PC-Inc(S1,S115,S116)
	S119= CtrlIMem=0                                            Premise(F99)
	S120= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S119)
	S121= CtrlICacheReg=0                                       Premise(F100)
	S122= CtrlASIDIn=0                                          Premise(F101)
	S123= CtrlCP0=0                                             Premise(F102)
	S124= CP0[ASID]=pid                                         CP0-Hold(S0,S123)
	S125= CtrlEPCIn=0                                           Premise(F103)
	S126= CtrlExCodeIn=0                                        Premise(F104)
	S127= CtrlIRMux=0                                           Premise(F105)
	S128= GPR[rS]=a                                             Premise(F106)

ID	S129= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S109)
	S130= IR_ID.Out31_26=12                                     IR-Out(S109)
	S131= IR_ID.Out25_21=rS                                     IR-Out(S109)
	S132= IR_ID.Out20_16=rD                                     IR-Out(S109)
	S133= IR_ID.Out15_0=UIMM                                    IR-Out(S109)
	S134= PC.Out=addr+4                                         PC-Out(S117)
	S135= PC.CIA=addr                                           PC-Out(S118)
	S136= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S137= CP0.ASID=pid                                          CP0-Read-ASID(S124)
	S138= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F209)
	S139= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F210)
	S140= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F211)
	S141= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F212)
	S142= A_MEM.Out=>A_WB.In                                    Premise(F213)
	S143= LIMMEXT.Out=>B_EX.In                                  Premise(F214)
	S144= B_MEM.Out=>B_WB.In                                    Premise(F215)
	S145= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F216)
	S146= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F217)
	S147= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F218)
	S148= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F219)
	S149= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F220)
	S150= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F221)
	S151= FU.Bub_IF=>CU_IF.Bub                                  Premise(F222)
	S152= FU.Halt_IF=>CU_IF.Halt                                Premise(F223)
	S153= ICache.Hit=>CU_IF.ICacheHit                           Premise(F224)
	S154= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F225)
	S155= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F226)
	S156= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F227)
	S157= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F228)
	S158= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F229)
	S159= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F230)
	S160= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F231)
	S161= ICache.Hit=>FU.ICacheHit                              Premise(F232)
	S162= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F233)
	S163= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F234)
	S164= IR_MEM.Out=>FU.IR_MEM                                 Premise(F235)
	S165= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F236)
	S166= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F237)
	S167= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F238)
	S168= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F239)
	S169= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F240)
	S170= FU.InID2_RReg=5'b00000                                Premise(F241)
	S171= ALUOut_MEM.Out=>FU.InMEM                              Premise(F242)
	S172= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F243)
	S173= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F244)
	S174= IR_WB.Out20_16=>GPR.WReg                              Premise(F245)
	S175= IMMU.Addr=>IAddrReg.In                                Premise(F246)
	S176= PC.Out=>ICache.IEA                                    Premise(F247)
	S177= ICache.IEA=addr+4                                     Path(S134,S176)
	S178= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S177)
	S179= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S178,S153)
	S180= FU.ICacheHit=ICacheHit(addr+4)                        Path(S178,S161)
	S181= ICache.Out=>ICacheReg.In                              Premise(F248)
	S182= PC.Out=>IMMU.IEA                                      Premise(F249)
	S183= IMMU.IEA=addr+4                                       Path(S134,S182)
	S184= CP0.ASID=>IMMU.PID                                    Premise(F250)
	S185= IMMU.PID=pid                                          Path(S137,S184)
	S186= IMMU.Addr={pid,addr+4}                                IMMU-Search(S185,S183)
	S187= IAddrReg.In={pid,addr+4}                              Path(S186,S175)
	S188= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S185,S183)
	S189= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S188,S154)
	S190= IR_MEM.Out=>IR_DMMU1.In                               Premise(F251)
	S191= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F252)
	S192= ICache.Out=>IR_ID.In                                  Premise(F253)
	S193= ICache.Out=>IR_IMMU.In                                Premise(F254)
	S194= IR_DMMU2.Out=>IR_WB.In                                Premise(F255)
	S195= IR_MEM.Out=>IR_WB.In                                  Premise(F256)
	S196= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F257)
	S197= LIMMEXT.In=UIMM                                       Path(S133,S196)
	S198= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S197)
	S199= B_EX.In={16{0},UIMM}                                  Path(S198,S143)
	S200= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F258)
	S201= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F259)
	S202= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F260)
	S203= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F261)
	S204= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F262)
	S205= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F263)
	S206= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F264)
	S207= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F265)
	S208= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F266)
	S209= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F267)
	S210= IR_EX.Out31_26=>CU_EX.Op                              Premise(F268)
	S211= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F269)
	S212= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F270)
	S213= CU_ID.IRFunc1=rD                                      Path(S132,S212)
	S214= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F271)
	S215= CU_ID.IRFunc2=rS                                      Path(S131,S214)
	S216= IR_ID.Out31_26=>CU_ID.Op                              Premise(F272)
	S217= CU_ID.Op=12                                           Path(S130,S216)
	S218= CU_ID.Func=alu_add                                    CU_ID(S217)
	S219= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F273)
	S220= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F274)
	S221= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F275)
	S222= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F276)
	S223= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F277)
	S224= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F278)
	S225= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F279)
	S226= IR_WB.Out31_26=>CU_WB.Op                              Premise(F280)
	S227= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F281)
	S228= CtrlA_EX=1                                            Premise(F282)
	S229= CtrlB_EX=1                                            Premise(F283)
	S230= [B_EX]={16{0},UIMM}                                   B_EX-Write(S199,S229)
	S231= CtrlALUOut_MEM=0                                      Premise(F284)
	S232= CtrlALUOut_DMMU1=0                                    Premise(F285)
	S233= CtrlALUOut_DMMU2=0                                    Premise(F286)
	S234= CtrlALUOut_WB=0                                       Premise(F287)
	S235= CtrlA_MEM=0                                           Premise(F288)
	S236= CtrlA_WB=0                                            Premise(F289)
	S237= CtrlB_MEM=0                                           Premise(F290)
	S238= CtrlB_WB=0                                            Premise(F291)
	S239= CtrlICache=0                                          Premise(F292)
	S240= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S103,S239)
	S241= CtrlIMMU=0                                            Premise(F293)
	S242= CtrlIR_DMMU1=0                                        Premise(F294)
	S243= CtrlIR_DMMU2=0                                        Premise(F295)
	S244= CtrlIR_EX=1                                           Premise(F296)
	S245= CtrlIR_ID=0                                           Premise(F297)
	S246= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S109,S245)
	S247= CtrlIR_IMMU=0                                         Premise(F298)
	S248= CtrlIR_MEM=0                                          Premise(F299)
	S249= CtrlIR_WB=0                                           Premise(F300)
	S250= CtrlGPR=0                                             Premise(F301)
	S251= GPR[rS]=a                                             GPR-Hold(S128,S250)
	S252= CtrlIAddrReg=0                                        Premise(F302)
	S253= CtrlPC=0                                              Premise(F303)
	S254= CtrlPCInc=0                                           Premise(F304)
	S255= PC[CIA]=addr                                          PC-Hold(S118,S254)
	S256= PC[Out]=addr+4                                        PC-Hold(S117,S253,S254)
	S257= CtrlIMem=0                                            Premise(F305)
	S258= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S120,S257)
	S259= CtrlICacheReg=0                                       Premise(F306)
	S260= CtrlASIDIn=0                                          Premise(F307)
	S261= CtrlCP0=0                                             Premise(F308)
	S262= CP0[ASID]=pid                                         CP0-Hold(S124,S261)
	S263= CtrlEPCIn=0                                           Premise(F309)
	S264= CtrlExCodeIn=0                                        Premise(F310)
	S265= CtrlIRMux=0                                           Premise(F311)

EX	S266= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S230)
	S267= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S230)
	S268= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S230)
	S269= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S246)
	S270= IR_ID.Out31_26=12                                     IR-Out(S246)
	S271= IR_ID.Out25_21=rS                                     IR-Out(S246)
	S272= IR_ID.Out20_16=rD                                     IR-Out(S246)
	S273= IR_ID.Out15_0=UIMM                                    IR-Out(S246)
	S274= PC.CIA=addr                                           PC-Out(S255)
	S275= PC.CIA31_28=addr[31:28]                               PC-Out(S255)
	S276= PC.Out=addr+4                                         PC-Out(S256)
	S277= CP0.ASID=pid                                          CP0-Read-ASID(S262)
	S278= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F312)
	S279= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F313)
	S280= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F314)
	S281= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F315)
	S282= A_MEM.Out=>A_WB.In                                    Premise(F316)
	S283= LIMMEXT.Out=>B_EX.In                                  Premise(F317)
	S284= B_MEM.Out=>B_WB.In                                    Premise(F318)
	S285= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F319)
	S286= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F320)
	S287= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F321)
	S288= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F322)
	S289= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F323)
	S290= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F324)
	S291= FU.Bub_IF=>CU_IF.Bub                                  Premise(F325)
	S292= FU.Halt_IF=>CU_IF.Halt                                Premise(F326)
	S293= ICache.Hit=>CU_IF.ICacheHit                           Premise(F327)
	S294= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F328)
	S295= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F329)
	S296= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F330)
	S297= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F331)
	S298= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F332)
	S299= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F333)
	S300= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F334)
	S301= ICache.Hit=>FU.ICacheHit                              Premise(F335)
	S302= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F336)
	S303= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F337)
	S304= IR_MEM.Out=>FU.IR_MEM                                 Premise(F338)
	S305= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F339)
	S306= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F340)
	S307= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F341)
	S308= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F342)
	S309= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F343)
	S310= ALUOut_MEM.Out=>FU.InMEM                              Premise(F344)
	S311= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F345)
	S312= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F346)
	S313= IR_WB.Out20_16=>GPR.WReg                              Premise(F347)
	S314= IMMU.Addr=>IAddrReg.In                                Premise(F348)
	S315= PC.Out=>ICache.IEA                                    Premise(F349)
	S316= ICache.IEA=addr+4                                     Path(S276,S315)
	S317= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S316)
	S318= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S317,S293)
	S319= FU.ICacheHit=ICacheHit(addr+4)                        Path(S317,S301)
	S320= ICache.Out=>ICacheReg.In                              Premise(F350)
	S321= PC.Out=>IMMU.IEA                                      Premise(F351)
	S322= IMMU.IEA=addr+4                                       Path(S276,S321)
	S323= CP0.ASID=>IMMU.PID                                    Premise(F352)
	S324= IMMU.PID=pid                                          Path(S277,S323)
	S325= IMMU.Addr={pid,addr+4}                                IMMU-Search(S324,S322)
	S326= IAddrReg.In={pid,addr+4}                              Path(S325,S314)
	S327= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S324,S322)
	S328= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S327,S294)
	S329= IR_MEM.Out=>IR_DMMU1.In                               Premise(F353)
	S330= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F354)
	S331= ICache.Out=>IR_ID.In                                  Premise(F355)
	S332= ICache.Out=>IR_IMMU.In                                Premise(F356)
	S333= IR_DMMU2.Out=>IR_WB.In                                Premise(F357)
	S334= IR_MEM.Out=>IR_WB.In                                  Premise(F358)
	S335= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F359)
	S336= LIMMEXT.In=UIMM                                       Path(S273,S335)
	S337= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S336)
	S338= B_EX.In={16{0},UIMM}                                  Path(S337,S283)
	S339= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F360)
	S340= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F361)
	S341= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F362)
	S342= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F363)
	S343= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F364)
	S344= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F365)
	S345= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F366)
	S346= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F367)
	S347= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F368)
	S348= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F369)
	S349= IR_EX.Out31_26=>CU_EX.Op                              Premise(F370)
	S350= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F371)
	S351= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F372)
	S352= CU_ID.IRFunc1=rD                                      Path(S272,S351)
	S353= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F373)
	S354= CU_ID.IRFunc2=rS                                      Path(S271,S353)
	S355= IR_ID.Out31_26=>CU_ID.Op                              Premise(F374)
	S356= CU_ID.Op=12                                           Path(S270,S355)
	S357= CU_ID.Func=alu_add                                    CU_ID(S356)
	S358= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F375)
	S359= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F376)
	S360= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F377)
	S361= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F378)
	S362= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F379)
	S363= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F380)
	S364= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F381)
	S365= IR_WB.Out31_26=>CU_WB.Op                              Premise(F382)
	S366= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F383)
	S367= CtrlA_EX=0                                            Premise(F384)
	S368= CtrlB_EX=0                                            Premise(F385)
	S369= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S230,S368)
	S370= CtrlALUOut_MEM=1                                      Premise(F386)
	S371= CtrlALUOut_DMMU1=0                                    Premise(F387)
	S372= CtrlALUOut_DMMU2=0                                    Premise(F388)
	S373= CtrlALUOut_WB=0                                       Premise(F389)
	S374= CtrlA_MEM=0                                           Premise(F390)
	S375= CtrlA_WB=0                                            Premise(F391)
	S376= CtrlB_MEM=0                                           Premise(F392)
	S377= CtrlB_WB=0                                            Premise(F393)
	S378= CtrlICache=0                                          Premise(F394)
	S379= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S240,S378)
	S380= CtrlIMMU=0                                            Premise(F395)
	S381= CtrlIR_DMMU1=0                                        Premise(F396)
	S382= CtrlIR_DMMU2=0                                        Premise(F397)
	S383= CtrlIR_EX=0                                           Premise(F398)
	S384= CtrlIR_ID=0                                           Premise(F399)
	S385= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S246,S384)
	S386= CtrlIR_IMMU=0                                         Premise(F400)
	S387= CtrlIR_MEM=1                                          Premise(F401)
	S388= CtrlIR_WB=0                                           Premise(F402)
	S389= CtrlGPR=0                                             Premise(F403)
	S390= GPR[rS]=a                                             GPR-Hold(S251,S389)
	S391= CtrlIAddrReg=0                                        Premise(F404)
	S392= CtrlPC=0                                              Premise(F405)
	S393= CtrlPCInc=0                                           Premise(F406)
	S394= PC[CIA]=addr                                          PC-Hold(S255,S393)
	S395= PC[Out]=addr+4                                        PC-Hold(S256,S392,S393)
	S396= CtrlIMem=0                                            Premise(F407)
	S397= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S258,S396)
	S398= CtrlICacheReg=0                                       Premise(F408)
	S399= CtrlASIDIn=0                                          Premise(F409)
	S400= CtrlCP0=0                                             Premise(F410)
	S401= CP0[ASID]=pid                                         CP0-Hold(S262,S400)
	S402= CtrlEPCIn=0                                           Premise(F411)
	S403= CtrlExCodeIn=0                                        Premise(F412)
	S404= CtrlIRMux=0                                           Premise(F413)

MEM	S405= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S369)
	S406= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S369)
	S407= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S369)
	S408= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S385)
	S409= IR_ID.Out31_26=12                                     IR-Out(S385)
	S410= IR_ID.Out25_21=rS                                     IR-Out(S385)
	S411= IR_ID.Out20_16=rD                                     IR-Out(S385)
	S412= IR_ID.Out15_0=UIMM                                    IR-Out(S385)
	S413= PC.CIA=addr                                           PC-Out(S394)
	S414= PC.CIA31_28=addr[31:28]                               PC-Out(S394)
	S415= PC.Out=addr+4                                         PC-Out(S395)
	S416= CP0.ASID=pid                                          CP0-Read-ASID(S401)
	S417= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F414)
	S418= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F415)
	S419= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F416)
	S420= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F417)
	S421= A_MEM.Out=>A_WB.In                                    Premise(F418)
	S422= LIMMEXT.Out=>B_EX.In                                  Premise(F419)
	S423= B_MEM.Out=>B_WB.In                                    Premise(F420)
	S424= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F421)
	S425= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F422)
	S426= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F423)
	S427= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F424)
	S428= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F425)
	S429= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F426)
	S430= FU.Bub_IF=>CU_IF.Bub                                  Premise(F427)
	S431= FU.Halt_IF=>CU_IF.Halt                                Premise(F428)
	S432= ICache.Hit=>CU_IF.ICacheHit                           Premise(F429)
	S433= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F430)
	S434= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F431)
	S435= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F432)
	S436= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F433)
	S437= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F434)
	S438= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F435)
	S439= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F436)
	S440= ICache.Hit=>FU.ICacheHit                              Premise(F437)
	S441= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F438)
	S442= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F439)
	S443= IR_MEM.Out=>FU.IR_MEM                                 Premise(F440)
	S444= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F441)
	S445= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F442)
	S446= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F443)
	S447= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F444)
	S448= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F445)
	S449= ALUOut_MEM.Out=>FU.InMEM                              Premise(F446)
	S450= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F447)
	S451= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F448)
	S452= IR_WB.Out20_16=>GPR.WReg                              Premise(F449)
	S453= IMMU.Addr=>IAddrReg.In                                Premise(F450)
	S454= PC.Out=>ICache.IEA                                    Premise(F451)
	S455= ICache.IEA=addr+4                                     Path(S415,S454)
	S456= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S455)
	S457= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S456,S432)
	S458= FU.ICacheHit=ICacheHit(addr+4)                        Path(S456,S440)
	S459= ICache.Out=>ICacheReg.In                              Premise(F452)
	S460= PC.Out=>IMMU.IEA                                      Premise(F453)
	S461= IMMU.IEA=addr+4                                       Path(S415,S460)
	S462= CP0.ASID=>IMMU.PID                                    Premise(F454)
	S463= IMMU.PID=pid                                          Path(S416,S462)
	S464= IMMU.Addr={pid,addr+4}                                IMMU-Search(S463,S461)
	S465= IAddrReg.In={pid,addr+4}                              Path(S464,S453)
	S466= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S463,S461)
	S467= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S466,S433)
	S468= IR_MEM.Out=>IR_DMMU1.In                               Premise(F455)
	S469= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F456)
	S470= ICache.Out=>IR_ID.In                                  Premise(F457)
	S471= ICache.Out=>IR_IMMU.In                                Premise(F458)
	S472= IR_DMMU2.Out=>IR_WB.In                                Premise(F459)
	S473= IR_MEM.Out=>IR_WB.In                                  Premise(F460)
	S474= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F461)
	S475= LIMMEXT.In=UIMM                                       Path(S412,S474)
	S476= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S475)
	S477= B_EX.In={16{0},UIMM}                                  Path(S476,S422)
	S478= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F462)
	S479= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F463)
	S480= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F464)
	S481= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F465)
	S482= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F466)
	S483= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F467)
	S484= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F468)
	S485= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F469)
	S486= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F470)
	S487= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F471)
	S488= IR_EX.Out31_26=>CU_EX.Op                              Premise(F472)
	S489= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F473)
	S490= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F474)
	S491= CU_ID.IRFunc1=rD                                      Path(S411,S490)
	S492= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F475)
	S493= CU_ID.IRFunc2=rS                                      Path(S410,S492)
	S494= IR_ID.Out31_26=>CU_ID.Op                              Premise(F476)
	S495= CU_ID.Op=12                                           Path(S409,S494)
	S496= CU_ID.Func=alu_add                                    CU_ID(S495)
	S497= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F477)
	S498= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F478)
	S499= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F479)
	S500= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F480)
	S501= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F481)
	S502= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F482)
	S503= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F483)
	S504= IR_WB.Out31_26=>CU_WB.Op                              Premise(F484)
	S505= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F485)
	S506= CtrlA_EX=0                                            Premise(F486)
	S507= CtrlB_EX=0                                            Premise(F487)
	S508= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S369,S507)
	S509= CtrlALUOut_MEM=0                                      Premise(F488)
	S510= CtrlALUOut_DMMU1=1                                    Premise(F489)
	S511= CtrlALUOut_DMMU2=0                                    Premise(F490)
	S512= CtrlALUOut_WB=1                                       Premise(F491)
	S513= CtrlA_MEM=0                                           Premise(F492)
	S514= CtrlA_WB=1                                            Premise(F493)
	S515= CtrlB_MEM=0                                           Premise(F494)
	S516= CtrlB_WB=1                                            Premise(F495)
	S517= CtrlICache=0                                          Premise(F496)
	S518= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S379,S517)
	S519= CtrlIMMU=0                                            Premise(F497)
	S520= CtrlIR_DMMU1=1                                        Premise(F498)
	S521= CtrlIR_DMMU2=0                                        Premise(F499)
	S522= CtrlIR_EX=0                                           Premise(F500)
	S523= CtrlIR_ID=0                                           Premise(F501)
	S524= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S385,S523)
	S525= CtrlIR_IMMU=0                                         Premise(F502)
	S526= CtrlIR_MEM=0                                          Premise(F503)
	S527= CtrlIR_WB=1                                           Premise(F504)
	S528= CtrlGPR=0                                             Premise(F505)
	S529= GPR[rS]=a                                             GPR-Hold(S390,S528)
	S530= CtrlIAddrReg=0                                        Premise(F506)
	S531= CtrlPC=0                                              Premise(F507)
	S532= CtrlPCInc=0                                           Premise(F508)
	S533= PC[CIA]=addr                                          PC-Hold(S394,S532)
	S534= PC[Out]=addr+4                                        PC-Hold(S395,S531,S532)
	S535= CtrlIMem=0                                            Premise(F509)
	S536= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S397,S535)
	S537= CtrlICacheReg=0                                       Premise(F510)
	S538= CtrlASIDIn=0                                          Premise(F511)
	S539= CtrlCP0=0                                             Premise(F512)
	S540= CP0[ASID]=pid                                         CP0-Hold(S401,S539)
	S541= CtrlEPCIn=0                                           Premise(F513)
	S542= CtrlExCodeIn=0                                        Premise(F514)
	S543= CtrlIRMux=0                                           Premise(F515)

WB	S544= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S508)
	S545= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S508)
	S546= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S508)
	S547= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S524)
	S548= IR_ID.Out31_26=12                                     IR-Out(S524)
	S549= IR_ID.Out25_21=rS                                     IR-Out(S524)
	S550= IR_ID.Out20_16=rD                                     IR-Out(S524)
	S551= IR_ID.Out15_0=UIMM                                    IR-Out(S524)
	S552= PC.CIA=addr                                           PC-Out(S533)
	S553= PC.CIA31_28=addr[31:28]                               PC-Out(S533)
	S554= PC.Out=addr+4                                         PC-Out(S534)
	S555= CP0.ASID=pid                                          CP0-Read-ASID(S540)
	S556= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F720)
	S557= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F721)
	S558= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F722)
	S559= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F723)
	S560= A_MEM.Out=>A_WB.In                                    Premise(F724)
	S561= LIMMEXT.Out=>B_EX.In                                  Premise(F725)
	S562= B_MEM.Out=>B_WB.In                                    Premise(F726)
	S563= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F727)
	S564= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F728)
	S565= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F729)
	S566= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F730)
	S567= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F731)
	S568= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F732)
	S569= FU.Bub_IF=>CU_IF.Bub                                  Premise(F733)
	S570= FU.Halt_IF=>CU_IF.Halt                                Premise(F734)
	S571= ICache.Hit=>CU_IF.ICacheHit                           Premise(F735)
	S572= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F736)
	S573= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F737)
	S574= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F738)
	S575= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F739)
	S576= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F740)
	S577= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F741)
	S578= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F742)
	S579= ICache.Hit=>FU.ICacheHit                              Premise(F743)
	S580= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F744)
	S581= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F745)
	S582= IR_MEM.Out=>FU.IR_MEM                                 Premise(F746)
	S583= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F747)
	S584= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F748)
	S585= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F749)
	S586= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F750)
	S587= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F751)
	S588= ALUOut_MEM.Out=>FU.InMEM                              Premise(F752)
	S589= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F753)
	S590= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F754)
	S591= IR_WB.Out20_16=>GPR.WReg                              Premise(F755)
	S592= IMMU.Addr=>IAddrReg.In                                Premise(F756)
	S593= PC.Out=>ICache.IEA                                    Premise(F757)
	S594= ICache.IEA=addr+4                                     Path(S554,S593)
	S595= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S594)
	S596= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S595,S571)
	S597= FU.ICacheHit=ICacheHit(addr+4)                        Path(S595,S579)
	S598= ICache.Out=>ICacheReg.In                              Premise(F758)
	S599= PC.Out=>IMMU.IEA                                      Premise(F759)
	S600= IMMU.IEA=addr+4                                       Path(S554,S599)
	S601= CP0.ASID=>IMMU.PID                                    Premise(F760)
	S602= IMMU.PID=pid                                          Path(S555,S601)
	S603= IMMU.Addr={pid,addr+4}                                IMMU-Search(S602,S600)
	S604= IAddrReg.In={pid,addr+4}                              Path(S603,S592)
	S605= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S602,S600)
	S606= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S605,S572)
	S607= IR_MEM.Out=>IR_DMMU1.In                               Premise(F761)
	S608= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F762)
	S609= ICache.Out=>IR_ID.In                                  Premise(F763)
	S610= ICache.Out=>IR_IMMU.In                                Premise(F764)
	S611= IR_DMMU2.Out=>IR_WB.In                                Premise(F765)
	S612= IR_MEM.Out=>IR_WB.In                                  Premise(F766)
	S613= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F767)
	S614= LIMMEXT.In=UIMM                                       Path(S551,S613)
	S615= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S614)
	S616= B_EX.In={16{0},UIMM}                                  Path(S615,S561)
	S617= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F768)
	S618= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F769)
	S619= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F770)
	S620= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F771)
	S621= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F772)
	S622= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F773)
	S623= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F774)
	S624= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F775)
	S625= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F776)
	S626= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F777)
	S627= IR_EX.Out31_26=>CU_EX.Op                              Premise(F778)
	S628= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F779)
	S629= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F780)
	S630= CU_ID.IRFunc1=rD                                      Path(S550,S629)
	S631= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F781)
	S632= CU_ID.IRFunc2=rS                                      Path(S549,S631)
	S633= IR_ID.Out31_26=>CU_ID.Op                              Premise(F782)
	S634= CU_ID.Op=12                                           Path(S548,S633)
	S635= CU_ID.Func=alu_add                                    CU_ID(S634)
	S636= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F783)
	S637= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F784)
	S638= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F785)
	S639= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F786)
	S640= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F787)
	S641= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F788)
	S642= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F789)
	S643= IR_WB.Out31_26=>CU_WB.Op                              Premise(F790)
	S644= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F791)
	S645= CtrlA_EX=0                                            Premise(F792)
	S646= CtrlB_EX=0                                            Premise(F793)
	S647= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S508,S646)
	S648= CtrlALUOut_MEM=0                                      Premise(F794)
	S649= CtrlALUOut_DMMU1=0                                    Premise(F795)
	S650= CtrlALUOut_DMMU2=0                                    Premise(F796)
	S651= CtrlALUOut_WB=0                                       Premise(F797)
	S652= CtrlA_MEM=0                                           Premise(F798)
	S653= CtrlA_WB=0                                            Premise(F799)
	S654= CtrlB_MEM=0                                           Premise(F800)
	S655= CtrlB_WB=0                                            Premise(F801)
	S656= CtrlICache=0                                          Premise(F802)
	S657= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S518,S656)
	S658= CtrlIMMU=0                                            Premise(F803)
	S659= CtrlIR_DMMU1=0                                        Premise(F804)
	S660= CtrlIR_DMMU2=0                                        Premise(F805)
	S661= CtrlIR_EX=0                                           Premise(F806)
	S662= CtrlIR_ID=0                                           Premise(F807)
	S663= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S524,S662)
	S664= CtrlIR_IMMU=0                                         Premise(F808)
	S665= CtrlIR_MEM=0                                          Premise(F809)
	S666= CtrlIR_WB=0                                           Premise(F810)
	S667= CtrlGPR=1                                             Premise(F811)
	S668= CtrlIAddrReg=0                                        Premise(F812)
	S669= CtrlPC=0                                              Premise(F813)
	S670= CtrlPCInc=0                                           Premise(F814)
	S671= PC[CIA]=addr                                          PC-Hold(S533,S670)
	S672= PC[Out]=addr+4                                        PC-Hold(S534,S669,S670)
	S673= CtrlIMem=0                                            Premise(F815)
	S674= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S536,S673)
	S675= CtrlICacheReg=0                                       Premise(F816)
	S676= CtrlASIDIn=0                                          Premise(F817)
	S677= CtrlCP0=0                                             Premise(F818)
	S678= CP0[ASID]=pid                                         CP0-Hold(S540,S677)
	S679= CtrlEPCIn=0                                           Premise(F819)
	S680= CtrlExCodeIn=0                                        Premise(F820)
	S681= CtrlIRMux=0                                           Premise(F821)

POST	S647= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S508,S646)
	S657= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S518,S656)
	S663= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S524,S662)
	S671= PC[CIA]=addr                                          PC-Hold(S533,S670)
	S672= PC[Out]=addr+4                                        PC-Hold(S534,S669,S670)
	S674= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S536,S673)
	S678= CP0[ASID]=pid                                         CP0-Hold(S540,S677)

