{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469532690787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469532690793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 17:31:30 2016 " "Processing started: Tue Jul 26 17:31:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469532690793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532690793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuit -c Circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuit -c Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532690793 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1469532691524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/shifter.v 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_projects/new_test/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_shifter " "Found entity 1: n_shifter" {  } { { "../new_test/shifter.v" "" { Text "C:/quartus_projects/new_test/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710348 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "../new_test/shifter.v" "" { Text "C:/quartus_projects/new_test/shifter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../new_test/register_file.v" "" { Text "C:/quartus_projects/new_test/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../new_test/program_counter.v" "" { Text "C:/quartus_projects/new_test/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/multiplexor.v 4 4 " "Found 4 design units, including 4 entities, in source file /quartus_projects/new_test/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../new_test/multiplexor.v" "" { Text "C:/quartus_projects/new_test/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710355 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor2x14 " "Found entity 2: multiplexor2x14" {  } { { "../new_test/multiplexor.v" "" { Text "C:/quartus_projects/new_test/multiplexor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710355 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexor4x1 " "Found entity 3: multiplexor4x1" {  } { { "../new_test/multiplexor.v" "" { Text "C:/quartus_projects/new_test/multiplexor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710355 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplexor2x16 " "Found entity 4: multiplexor2x16" {  } { { "../new_test/multiplexor.v" "" { Text "C:/quartus_projects/new_test/multiplexor.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "../new_test/memory_block.v" "" { Text "C:/quartus_projects/new_test/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/lgc.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/lgc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgc " "Found entity 1: lgc" {  } { { "../new_test/lgc.v" "" { Text "C:/quartus_projects/new_test/lgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/functional_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/functional_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 functional_unit " "Found entity 1: functional_unit" {  } { { "../new_test/functional_unit.v" "" { Text "C:/quartus_projects/new_test/functional_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../new_test/decoder.v" "" { Text "C:/quartus_projects/new_test/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../new_test/datapath.v" "" { Text "C:/quartus_projects/new_test/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/calc.v 3 3 " "Found 3 design units, including 3 entities, in source file /quartus_projects/new_test/calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 part_sum " "Found entity 1: part_sum" {  } { { "../new_test/calc.v" "" { Text "C:/quartus_projects/new_test/calc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710374 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../new_test/calc.v" "" { Text "C:/quartus_projects/new_test/calc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710374 ""} { "Info" "ISGN_ENTITY_NAME" "3 calc " "Found entity 3: calc" {  } { { "../new_test/calc.v" "" { Text "C:/quartus_projects/new_test/calc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../new_test/branch_control.v" "" { Text "C:/quartus_projects/new_test/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/new_test/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/new_test/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../new_test/alu.v" "" { Text "C:/quartus_projects/new_test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuit " "Found entity 1: Circuit" {  } { { "Circuit.bdf" "" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.v" "" { Text "C:/quartus_projects/CIRCUIT/CLK.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk/clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk/clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_0002 " "Found entity 1: CLK_0002" {  } { { "CLK/CLK_0002.v" "" { Text "C:/quartus_projects/CIRCUIT/CLK/CLK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/quartus_projects/CIRCUIT/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/quartus_projects/CIRCUIT/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuit " "Elaborating entity \"Circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469532710488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK CLK:inst7 " "Elaborating entity \"CLK\" for hierarchy \"CLK:inst7\"" {  } { { "Circuit.bdf" "inst7" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -752 328 488 -608 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_0002 CLK:inst7\|CLK_0002:clk_inst " "Elaborating entity \"CLK_0002\" for hierarchy \"CLK:inst7\|CLK_0002:clk_inst\"" {  } { { "CLK.v" "clk_inst" { Text "C:/quartus_projects/CIRCUIT/CLK.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK/CLK_0002.v" "altera_pll_i" { Text "C:/quartus_projects/CIRCUIT/CLK/CLK_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710572 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1469532710575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK/CLK_0002.v" "" { Text "C:/quartus_projects/CIRCUIT/CLK/CLK_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710577 ""}  } { { "CLK/CLK_0002.v" "" { Text "C:/quartus_projects/CIRCUIT/CLK/CLK_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469532710577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:inst3 " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:inst3\"" {  } { { "Circuit.bdf" "inst3" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -368 56 168 -128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "Circuit.bdf" "inst" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -312 728 968 -104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor2x16 datapath:inst\|multiplexor2x16:m0 " "Elaborating entity \"multiplexor2x16\" for hierarchy \"datapath:inst\|multiplexor2x16:m0\"" {  } { { "../new_test/datapath.v" "m0" { Text "C:/quartus_projects/new_test/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:inst\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:inst\|register_file:reg_file\"" {  } { { "../new_test/datapath.v" "reg_file" { Text "C:/quartus_projects/new_test/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:inst\|register_file:reg_file\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"datapath:inst\|register_file:reg_file\|decoder:dec\"" {  } { { "../new_test/register_file.v" "dec" { Text "C:/quartus_projects/new_test/register_file.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block datapath:inst\|register_file:reg_file\|memory_block:reg0 " "Elaborating entity \"memory_block\" for hierarchy \"datapath:inst\|register_file:reg_file\|memory_block:reg0\"" {  } { { "../new_test/register_file.v" "reg0" { Text "C:/quartus_projects/new_test/register_file.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor datapath:inst\|register_file:reg_file\|multiplexor:A_mul " "Elaborating entity \"multiplexor\" for hierarchy \"datapath:inst\|register_file:reg_file\|multiplexor:A_mul\"" {  } { { "../new_test/register_file.v" "A_mul" { Text "C:/quartus_projects/new_test/register_file.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functional_unit datapath:inst\|functional_unit:func_unit " "Elaborating entity \"functional_unit\" for hierarchy \"datapath:inst\|functional_unit:func_unit\"" {  } { { "../new_test/datapath.v" "func_unit" { Text "C:/quartus_projects/new_test/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:inst\|functional_unit:func_unit\|alu:_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|alu:_alu\"" {  } { { "../new_test/functional_unit.v" "_alu" { Text "C:/quartus_projects/new_test/functional_unit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc datapath:inst\|functional_unit:func_unit\|alu:_alu\|calc:au " "Elaborating entity \"calc\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|alu:_alu\|calc:au\"" {  } { { "../new_test/alu.v" "au" { Text "C:/quartus_projects/new_test/alu.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 calc.v(36) " "Verilog HDL assignment warning at calc.v(36): truncated value with size 32 to match size of target (16)" {  } { { "../new_test/calc.v" "" { Text "C:/quartus_projects/new_test/calc.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469532710613 "|Circuit|datapath:inst|functional_unit:func_unit|alu:_alu|calc:au"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum datapath:inst\|functional_unit:func_unit\|alu:_alu\|calc:au\|sum:s " "Elaborating entity \"sum\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|alu:_alu\|calc:au\|sum:s\"" {  } { { "../new_test/calc.v" "s" { Text "C:/quartus_projects/new_test/calc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_sum datapath:inst\|functional_unit:func_unit\|alu:_alu\|calc:au\|sum:s\|part_sum:s0 " "Elaborating entity \"part_sum\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|alu:_alu\|calc:au\|sum:s\|part_sum:s0\"" {  } { { "../new_test/calc.v" "s0" { Text "C:/quartus_projects/new_test/calc.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lgc datapath:inst\|functional_unit:func_unit\|alu:_alu\|lgc:lv " "Elaborating entity \"lgc\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|alu:_alu\|lgc:lv\"" {  } { { "../new_test/alu.v" "lv" { Text "C:/quartus_projects/new_test/alu.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:inst\|functional_unit:func_unit\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|shifter:shift\"" {  } { { "../new_test/functional_unit.v" "shift" { Text "C:/quartus_projects/new_test/functional_unit.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor2x14 datapath:inst\|functional_unit:func_unit\|shifter:shift\|multiplexor2x14:m_c " "Elaborating entity \"multiplexor2x14\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|shifter:shift\|multiplexor2x14:m_c\"" {  } { { "../new_test/shifter.v" "m_c" { Text "C:/quartus_projects/new_test/shifter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor4x1 datapath:inst\|functional_unit:func_unit\|shifter:shift\|multiplexor4x1:m_l " "Elaborating entity \"multiplexor4x1\" for hierarchy \"datapath:inst\|functional_unit:func_unit\|shifter:shift\|multiplexor4x1:m_l\"" {  } { { "../new_test/shifter.v" "m_l" { Text "C:/quartus_projects/new_test/shifter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst10 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst10\"" {  } { { "Circuit.bdf" "inst10" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -320 344 608 -48 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710643 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OFFSET_SEL control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"OFFSET_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WRITE_ENABLED control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"WRITE_ENABLED\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMM_OFFSET control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"IMM_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MODE_SET control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"MODE_SET\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_SEL control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"A_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_SEL control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"B_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DEST_SEL control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"DEST_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710645 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OP_SEL control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"OP_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONST_IN control_unit.v(18) " "Verilog HDL Always Construct warning at control_unit.v(18): inferring latch(es) for variable \"CONST_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA_IN control_unit.v(4) " "Output port \"DATA_IN\" at control_unit.v(4) has no driver" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[0\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[1\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[2\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[2\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[3\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[3\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[4\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[4\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[5\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[5\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[6\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[6\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[7\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[7\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[8\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[8\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[9\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[9\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[10\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[10\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[11\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[11\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710646 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[12\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[12\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[13\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[13\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[14\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[14\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[15\] control_unit.v(18) " "Inferred latch for \"CONST_IN\[15\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[0\] control_unit.v(18) " "Inferred latch for \"OP_SEL\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[1\] control_unit.v(18) " "Inferred latch for \"OP_SEL\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[2\] control_unit.v(18) " "Inferred latch for \"OP_SEL\[2\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[3\] control_unit.v(18) " "Inferred latch for \"OP_SEL\[3\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[0\] control_unit.v(18) " "Inferred latch for \"DEST_SEL\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[1\] control_unit.v(18) " "Inferred latch for \"DEST_SEL\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[2\] control_unit.v(18) " "Inferred latch for \"DEST_SEL\[2\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[3\] control_unit.v(18) " "Inferred latch for \"DEST_SEL\[3\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[0\] control_unit.v(18) " "Inferred latch for \"B_SEL\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[1\] control_unit.v(18) " "Inferred latch for \"B_SEL\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[2\] control_unit.v(18) " "Inferred latch for \"B_SEL\[2\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[3\] control_unit.v(18) " "Inferred latch for \"B_SEL\[3\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[0\] control_unit.v(18) " "Inferred latch for \"A_SEL\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[1\] control_unit.v(18) " "Inferred latch for \"A_SEL\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[2\] control_unit.v(18) " "Inferred latch for \"A_SEL\[2\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710647 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[3\] control_unit.v(18) " "Inferred latch for \"A_SEL\[3\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_SET\[0\] control_unit.v(18) " "Inferred latch for \"MODE_SET\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_SET\[1\] control_unit.v(18) " "Inferred latch for \"MODE_SET\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[0\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[0\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[1\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[1\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[2\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[2\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[3\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[3\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[4\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[4\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[5\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[5\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[6\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[6\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[7\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[7\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[8\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[8\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[9\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[9\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[10\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[10\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[11\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[11\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[12\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[12\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[13\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[13\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[14\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[14\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[15\] control_unit.v(18) " "Inferred latch for \"IMM_OFFSET\[15\]\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710648 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_ENABLED control_unit.v(18) " "Inferred latch for \"WRITE_ENABLED\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710649 "|Circuit|control_unit:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OFFSET_SEL control_unit.v(18) " "Inferred latch for \"OFFSET_SEL\" at control_unit.v(18)" {  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710649 "|Circuit|control_unit:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst9 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst9\"" {  } { { "Circuit.bdf" "inst9" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -480 1296 1512 -352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst9\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/quartus_projects/CIRCUIT/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst9\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/quartus_projects/CIRCUIT/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532710711 ""}  } { { "ROM.v" "" { Text "C:/quartus_projects/CIRCUIT/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469532710711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6bf1.tdf" "rden_decode" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532710977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532710977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_6bf1.tdf" "mux2" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst2 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst2\"" {  } { { "Circuit.bdf" "inst2" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -504 192 488 -392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532710988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter.v(5) " "Verilog HDL assignment warning at program_counter.v(5): truncated value with size 32 to match size of target (16)" {  } { { "../new_test/program_counter.v" "" { Text "C:/quartus_projects/new_test/program_counter.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469532710990 "|Circuit|program_counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst8 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst8\"" {  } { { "Circuit.bdf" "inst8" { Schematic "C:/quartus_projects/CIRCUIT/Circuit.bdf" { { -216 1256 1512 -32 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532711001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/quartus_projects/CIRCUIT/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532711013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/quartus_projects/CIRCUIT/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532711015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM_TRUE.mif " "Parameter \"init_file\" = \"./RAM_TRUE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36000 " "Parameter \"numwords_a\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 36000 " "Parameter \"numwords_b\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469532711015 ""}  } { { "RAM.v" "" { Text "C:/quartus_projects/CIRCUIT/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469532711015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3po2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3po2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3po2 " "Found entity 1: altsyncram_3po2" {  } { { "db/altsyncram_3po2.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_3po2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532711113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532711113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3po2 RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_3po2:auto_generated " "Elaborating entity \"altsyncram_3po2\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_3po2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532711113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/decode_ala.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532711183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532711183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_3po2:auto_generated\|decode_ala:decode2 " "Elaborating entity \"decode_ala\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_3po2:auto_generated\|decode_ala:decode2\"" {  } { { "db/altsyncram_3po2.tdf" "decode2" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_3po2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532711184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469532711252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532711252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_3po2:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_3po2:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_3po2.tdf" "mux4" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_3po2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532711252 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1469532712927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|MODE_SET\[1\] " "Latch control_unit:inst10\|MODE_SET\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712973 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|A_SEL\[0\] " "Latch control_unit:inst10\|A_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712973 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|A_SEL\[1\] " "Latch control_unit:inst10\|A_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712973 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|A_SEL\[2\] " "Latch control_unit:inst10\|A_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712974 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|A_SEL\[3\] " "Latch control_unit:inst10\|A_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712974 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|MODE_SET\[0\] " "Latch control_unit:inst10\|MODE_SET\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712974 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[0\] " "Latch control_unit:inst10\|CONST_IN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712974 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|B_SEL\[0\] " "Latch control_unit:inst10\|B_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712974 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|B_SEL\[1\] " "Latch control_unit:inst10\|B_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712975 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|B_SEL\[2\] " "Latch control_unit:inst10\|B_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712975 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|B_SEL\[3\] " "Latch control_unit:inst10\|B_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712975 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|OP_SEL\[0\] " "Latch control_unit:inst10\|OP_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712975 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|OP_SEL\[1\] " "Latch control_unit:inst10\|OP_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712975 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|OP_SEL\[2\] " "Latch control_unit:inst10\|OP_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712975 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[15\] " "Latch control_unit:inst10\|CONST_IN\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712976 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[1\] " "Latch control_unit:inst10\|CONST_IN\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712976 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|OP_SEL\[3\] " "Latch control_unit:inst10\|OP_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712976 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|DEST_SEL\[0\] " "Latch control_unit:inst10\|DEST_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712976 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|DEST_SEL\[1\] " "Latch control_unit:inst10\|DEST_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712976 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|DEST_SEL\[2\] " "Latch control_unit:inst10\|DEST_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712976 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|DEST_SEL\[3\] " "Latch control_unit:inst10\|DEST_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[2\] " "Latch control_unit:inst10\|CONST_IN\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[3\] " "Latch control_unit:inst10\|CONST_IN\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[4\] " "Latch control_unit:inst10\|CONST_IN\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[5\] " "Latch control_unit:inst10\|CONST_IN\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[6\] " "Latch control_unit:inst10\|CONST_IN\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[7\] " "Latch control_unit:inst10\|CONST_IN\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712977 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[8\] " "Latch control_unit:inst10\|CONST_IN\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712978 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[9\] " "Latch control_unit:inst10\|CONST_IN\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712978 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[10\] " "Latch control_unit:inst10\|CONST_IN\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712978 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[11\] " "Latch control_unit:inst10\|CONST_IN\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712978 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[12\] " "Latch control_unit:inst10\|CONST_IN\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712978 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[13\] " "Latch control_unit:inst10\|CONST_IN\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712978 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|CONST_IN\[14\] " "Latch control_unit:inst10\|CONST_IN\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712979 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|WRITE_ENABLED " "Latch control_unit:inst10\|WRITE_ENABLED has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712979 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[15\] " "Latch control_unit:inst10\|IMM_OFFSET\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712979 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|OFFSET_SEL " "Latch control_unit:inst10\|OFFSET_SEL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712979 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[14\] " "Latch control_unit:inst10\|IMM_OFFSET\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712979 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[13\] " "Latch control_unit:inst10\|IMM_OFFSET\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712979 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[12\] " "Latch control_unit:inst10\|IMM_OFFSET\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712980 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[11\] " "Latch control_unit:inst10\|IMM_OFFSET\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712980 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[10\] " "Latch control_unit:inst10\|IMM_OFFSET\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712980 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[9\] " "Latch control_unit:inst10\|IMM_OFFSET\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712980 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[8\] " "Latch control_unit:inst10\|IMM_OFFSET\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712981 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[7\] " "Latch control_unit:inst10\|IMM_OFFSET\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712981 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[6\] " "Latch control_unit:inst10\|IMM_OFFSET\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712981 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[5\] " "Latch control_unit:inst10\|IMM_OFFSET\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712981 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[4\] " "Latch control_unit:inst10\|IMM_OFFSET\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712982 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[3\] " "Latch control_unit:inst10\|IMM_OFFSET\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712982 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[2\] " "Latch control_unit:inst10\|IMM_OFFSET\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712982 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[1\] " "Latch control_unit:inst10\|IMM_OFFSET\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712982 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst10\|IMM_OFFSET\[0\] " "Latch control_unit:inst10\|IMM_OFFSET\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ROM:inst9\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|out_address_reg_a\[2\]" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "C:/quartus_projects/CIRCUIT/db/altsyncram_6bf1.tdf" 40 19 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469532712983 ""}  } { { "../new_test/control_unit.v" "" { Text "C:/quartus_projects/new_test/control_unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469532712983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1469532714323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1469532716158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469532716158 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance CLK:inst7\|CLK_0002:clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469532716256 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1469532716256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1250 " "Implemented 1250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1469532716453 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1469532716453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "846 " "Implemented 846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1469532716453 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1469532716453 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1469532716453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1469532716453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469532716525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 17:31:56 2016 " "Processing ended: Tue Jul 26 17:31:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469532716525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469532716525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469532716525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469532716525 ""}
