==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv_2/conv_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [XFORM 203-541] Flattening a loop nest 'W_Col_Loop' (conv_2/conv_2.cpp:68:22) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2/conv_2.cpp:65:18) in function 'conv_2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (conv_2/conv_2.cpp:61:14) in function 'conv_2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2/conv_2.cpp:58:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2/conv_2.cpp:55:6) in function 'conv_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('w_sum', conv_2/conv_2.cpp:72) and 'fadd' operation ('w_sum', conv_2/conv_2.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.484 seconds; current allocated memory: 104.732 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 105.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2/max_pool_1_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fadd_32ns_32ns_32_2_full_dsp_1' to 'conv_2_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_2_fmul_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_fcmp_32ns_32ns_1_1_1' to 'conv_2_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_2_mac_muladdfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_2_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_2_mac_muladdfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 106.325 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 184.465 ; gain = 92.988
INFO: [VHDL 208-304] Generating VHDL RTL for conv_2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_2.
INFO: [HLS 200-112] Total elapsed time: 11.382 seconds; peak allocated memory: 106.325 MB.
