

================================================================
== Vivado HLS Report for 'toGray'
================================================================
* Date:           Fri Jun 26 19:31:17 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        grayScale_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.71|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |  554|  16785959|  554|  16785959| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+-----+----------+-----+----------+---------+
        |                                                |                                     |     Latency    |    Interval    | Pipeline|
        |                    Instance                    |                Module               | min |    max   | min |    max   |   Type  |
        +------------------------------------------------+-------------------------------------+-----+----------+-----+----------+---------+
        |call_ret_toGray_Block_proc_fu_215               |toGray_Block_proc                    |    0|         0|    0|         0|   none  |
        |grp_toGray_AXIvideo2Mat_fu_161                  |toGray_AXIvideo2Mat                  |    3|   2077923|    3|   2077923|   none  |
        |grp_toGray_CvtColor_fu_184                      |toGray_CvtColor                      |    1|   2080081|    1|   2080081|   none  |
        |grp_toGray_Equalize_fu_151                      |toGray_Equalize                      |  553|  16785958|  553|  16785958|   none  |
        |grp_toGray_Mat2AXIvideo_8_1080_1920_0_s_fu_194  |toGray_Mat2AXIvideo_8_1080_1920_0_s  |    1|   2076841|    1|   2076841|   none  |
        +------------------------------------------------+-------------------------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      4|
|FIFO             |        0|      -|      65|    292|
|Instance         |        3|      7|    2773|   4973|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|      14|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      7|    2852|   5285|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------------+---------+-------+------+------+
    |               Instance               |                Module               | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------+-------------------------------------+---------+-------+------+------+
    |toGray_AXIvideo2Mat_U0                |toGray_AXIvideo2Mat                  |        0|      0|   200|   243|
    |toGray_Block_proc_U0                  |toGray_Block_proc                    |        0|      0|    98|    97|
    |toGray_CvtColor_U0                    |toGray_CvtColor                      |        0|      3|   140|   100|
    |toGray_Equalize_U0                    |toGray_Equalize                      |        3|      4|  2275|  4424|
    |toGray_Mat2AXIvideo_8_1080_1920_0_U0  |toGray_Mat2AXIvideo_8_1080_1920_0_s  |        0|      0|    60|   109|
    +--------------------------------------+-------------------------------------+---------+-------+------+------+
    |Total                                 |                                     |        3|      7|  2773|  4973|
    +--------------------------------------+-------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+------+-----+---------+
    |grayMat_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |grayMat_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |grayMat_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |inMat_cols_V_channel1_U    |        0|  5|  24|     2|   12|       24|
    |inMat_cols_V_channel_U     |        0|  5|  24|     2|   12|       24|
    |inMat_data_stream_0_V_U    |        0|  5|  20|     1|    8|        8|
    |inMat_data_stream_1_V_U    |        0|  5|  20|     1|    8|        8|
    |inMat_data_stream_2_V_U    |        0|  5|  20|     1|    8|        8|
    |inMat_rows_V_channel1_U    |        0|  5|  24|     2|   12|       24|
    |inMat_rows_V_channel_U     |        0|  5|  24|     2|   12|       24|
    |outMat_cols_V_U            |        0|  5|  24|     2|   12|       24|
    |outMat_data_stream_0_V_U   |        0|  5|  20|     1|    8|        8|
    |outMat_rows_V_U            |        0|  5|  24|     2|   12|       24|
    +---------------------------+---------+---+----+------+-----+---------+
    |Total                      |        0| 65| 292|    21|  136|      232|
    +---------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |toGray_AXIvideo2Mat_U0_ap_start                |    and   |      0|  0|   1|           1|           1|
    |toGray_CvtColor_U0_ap_start                    |    and   |      0|  0|   1|           1|           1|
    |toGray_Equalize_U0_ap_start                    |    and   |      0|  0|   1|           1|           1|
    |toGray_Mat2AXIvideo_8_1080_1920_0_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|   4|           4|           4|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_toGray_Block_proc_U0_grayMat_cols_V         |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_grayMat_rows_V         |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_inMat_cols_V_channel   |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_inMat_cols_V_channel1  |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_inMat_rows_V_channel   |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_inMat_rows_V_channel1  |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_outMat_cols_V          |   1|          2|    1|          2|
    |ap_chn_write_toGray_Block_proc_U0_outMat_rows_V          |   1|          2|    1|          2|
    |ap_sig_ready_grayMat_cols_V_full_n                       |   1|          2|    1|          2|
    |ap_sig_ready_grayMat_rows_V_full_n                       |   1|          2|    1|          2|
    |ap_sig_ready_inMat_cols_V_channel1_full_n                |   1|          2|    1|          2|
    |ap_sig_ready_inMat_cols_V_channel_full_n                 |   1|          2|    1|          2|
    |ap_sig_ready_inMat_rows_V_channel1_full_n                |   1|          2|    1|          2|
    |ap_sig_ready_inMat_rows_V_channel_full_n                 |   1|          2|    1|          2|
    |ap_sig_ready_outMat_cols_V_full_n                        |   1|          2|    1|          2|
    |ap_sig_ready_outMat_rows_V_full_n                        |   1|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    |  16|         32|   16|         32|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                 |  1|   0|    1|          0|
    |ap_reg_procdone_toGray_AXIvideo2Mat_U0                |  1|   0|    1|          0|
    |ap_reg_procdone_toGray_Block_proc_U0                  |  1|   0|    1|          0|
    |ap_reg_procdone_toGray_CvtColor_U0                    |  1|   0|    1|          0|
    |ap_reg_procdone_toGray_Equalize_U0                    |  1|   0|    1|          0|
    |ap_reg_procdone_toGray_Mat2AXIvideo_8_1080_1920_0_U0  |  1|   0|    1|          0|
    |ap_reg_ready_grayMat_cols_V_full_n                    |  1|   0|    1|          0|
    |ap_reg_ready_grayMat_rows_V_full_n                    |  1|   0|    1|          0|
    |ap_reg_ready_inMat_cols_V_channel1_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_inMat_cols_V_channel_full_n              |  1|   0|    1|          0|
    |ap_reg_ready_inMat_rows_V_channel1_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_inMat_rows_V_channel_full_n              |  1|   0|    1|          0|
    |ap_reg_ready_outMat_cols_V_full_n                     |  1|   0|    1|          0|
    |ap_reg_ready_outMat_rows_V_full_n                     |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 14|   0|   14|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|IN_STREAM_TDATA    |  in |   24|    axis    |  IN_STREAM_V_data_V |    pointer   |
|IN_STREAM_TKEEP    |  in |    3|    axis    |  IN_STREAM_V_keep_V |    pointer   |
|IN_STREAM_TSTRB    |  in |    3|    axis    |  IN_STREAM_V_strb_V |    pointer   |
|IN_STREAM_TUSER    |  in |    1|    axis    |  IN_STREAM_V_user_V |    pointer   |
|IN_STREAM_TLAST    |  in |    1|    axis    |  IN_STREAM_V_last_V |    pointer   |
|IN_STREAM_TID      |  in |    1|    axis    |   IN_STREAM_V_id_V  |    pointer   |
|IN_STREAM_TDEST    |  in |    1|    axis    |  IN_STREAM_V_dest_V |    pointer   |
|IN_STREAM_TVALID   |  in |    1|    axis    |  IN_STREAM_V_dest_V |    pointer   |
|IN_STREAM_TREADY   | out |    1|    axis    |  IN_STREAM_V_dest_V |    pointer   |
|OUT_STREAM_TDATA   | out |    8|    axis    | OUT_STREAM_V_data_V |    pointer   |
|OUT_STREAM_TKEEP   | out |    1|    axis    | OUT_STREAM_V_keep_V |    pointer   |
|OUT_STREAM_TSTRB   | out |    1|    axis    | OUT_STREAM_V_strb_V |    pointer   |
|OUT_STREAM_TUSER   | out |    1|    axis    | OUT_STREAM_V_user_V |    pointer   |
|OUT_STREAM_TLAST   | out |    1|    axis    | OUT_STREAM_V_last_V |    pointer   |
|OUT_STREAM_TID     | out |    1|    axis    |  OUT_STREAM_V_id_V  |    pointer   |
|OUT_STREAM_TDEST   | out |    1|    axis    | OUT_STREAM_V_dest_V |    pointer   |
|OUT_STREAM_TVALID  | out |    1|    axis    | OUT_STREAM_V_dest_V |    pointer   |
|OUT_STREAM_TREADY  |  in |    1|    axis    | OUT_STREAM_V_dest_V |    pointer   |
|cols               |  in |   32|  ap_stable |         cols        |    scalar    |
|rows               |  in |   32|  ap_stable |         rows        |    scalar    |
|ap_clk             |  in |    1| ap_ctrl_hs |        toGray       | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |        toGray       | return value |
|ap_start           |  in |    1| ap_ctrl_hs |        toGray       | return value |
|ap_done            | out |    1| ap_ctrl_hs |        toGray       | return value |
|ap_idle            | out |    1| ap_ctrl_hs |        toGray       | return value |
|ap_ready           | out |    1| ap_ctrl_hs |        toGray       | return value |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: rows_read [1/1] 0.00ns
codeRepl:18  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: cols_read [1/1] 0.00ns
codeRepl:19  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: inMat_data_stream_0_V [1/1] 0.00ns
codeRepl:20  %inMat_data_stream_0_V = alloca i8, align 1

ST_1: inMat_data_stream_1_V [1/1] 0.00ns
codeRepl:23  %inMat_data_stream_1_V = alloca i8, align 1

ST_1: inMat_data_stream_2_V [1/1] 0.00ns
codeRepl:26  %inMat_data_stream_2_V = alloca i8, align 1

ST_1: grayMat_data_stream_0_V [1/1] 0.00ns
codeRepl:29  %grayMat_data_stream_0_V = alloca i8, align 1

ST_1: outMat_data_stream_0_V [1/1] 0.00ns
codeRepl:32  %outMat_data_stream_0_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
codeRepl:42  %call_ret = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12 } @toGray_Block__proc(i32 %rows_read, i32 %cols_read)

ST_1: inMat_rows_V_channel [1/1] 0.00ns
codeRepl:43  %inMat_rows_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 0

ST_1: inMat_rows_V_channel1 [1/1] 0.00ns
codeRepl:44  %inMat_rows_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 1

ST_1: inMat_cols_V_channel [1/1] 0.00ns
codeRepl:45  %inMat_cols_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 2

ST_1: inMat_cols_V_channel1 [1/1] 0.00ns
codeRepl:46  %inMat_cols_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 3

ST_1: grayMat_rows_V [1/1] 0.00ns
codeRepl:47  %grayMat_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 4

ST_1: grayMat_cols_V [1/1] 0.00ns
codeRepl:48  %grayMat_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 5

ST_1: outMat_rows_V [1/1] 0.00ns
codeRepl:49  %outMat_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 6

ST_1: outMat_cols_V [1/1] 0.00ns
codeRepl:50  %outMat_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 7

ST_1: stg_25 [2/2] 1.57ns
codeRepl:51  call fastcc void @toGray_AXIvideo2Mat(i24* %IN_STREAM_V_data_V, i3* %IN_STREAM_V_keep_V, i3* %IN_STREAM_V_strb_V, i1* %IN_STREAM_V_user_V, i1* %IN_STREAM_V_last_V, i1* %IN_STREAM_V_id_V, i1* %IN_STREAM_V_dest_V, i12 %inMat_rows_V_channel, i12 %inMat_cols_V_channel, i8* %inMat_data_stream_0_V, i8* %inMat_data_stream_1_V, i8* %inMat_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_26 [1/2] 0.00ns
codeRepl:51  call fastcc void @toGray_AXIvideo2Mat(i24* %IN_STREAM_V_data_V, i3* %IN_STREAM_V_keep_V, i3* %IN_STREAM_V_strb_V, i1* %IN_STREAM_V_user_V, i1* %IN_STREAM_V_last_V, i1* %IN_STREAM_V_id_V, i1* %IN_STREAM_V_dest_V, i12 %inMat_rows_V_channel, i12 %inMat_cols_V_channel, i8* %inMat_data_stream_0_V, i8* %inMat_data_stream_1_V, i8* %inMat_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_27 [2/2] 0.00ns
codeRepl:52  call fastcc void @toGray_CvtColor(i12 %inMat_rows_V_channel1, i12 %inMat_cols_V_channel1, i8* %inMat_data_stream_0_V, i8* %inMat_data_stream_1_V, i8* %inMat_data_stream_2_V, i8* %grayMat_data_stream_0_V)


 <State 4>: 0.00ns
ST_4: stg_28 [1/2] 0.00ns
codeRepl:52  call fastcc void @toGray_CvtColor(i12 %inMat_rows_V_channel1, i12 %inMat_cols_V_channel1, i8* %inMat_data_stream_0_V, i8* %inMat_data_stream_1_V, i8* %inMat_data_stream_2_V, i8* %grayMat_data_stream_0_V)


 <State 5>: 0.00ns
ST_5: stg_29 [2/2] 0.00ns
codeRepl:53  call fastcc void @toGray_Equalize(i12 %grayMat_rows_V, i12 %grayMat_cols_V, i8* %grayMat_data_stream_0_V, i8* %outMat_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_30 [1/2] 0.00ns
codeRepl:53  call fastcc void @toGray_Equalize(i12 %grayMat_rows_V, i12 %grayMat_cols_V, i8* %grayMat_data_stream_0_V, i8* %outMat_data_stream_0_V)


 <State 7>: 1.84ns
ST_7: stg_31 [2/2] 1.84ns
codeRepl:54  call fastcc void @"toGray_Mat2AXIvideo<8, 1080, 1920, 0>"(i12 %outMat_rows_V, i12 %outMat_cols_V, i8* %outMat_data_stream_0_V, i8* %OUT_STREAM_V_data_V, i1* %OUT_STREAM_V_keep_V, i1* %OUT_STREAM_V_strb_V, i1* %OUT_STREAM_V_user_V, i1* %OUT_STREAM_V_last_V, i1* %OUT_STREAM_V_id_V, i1* %OUT_STREAM_V_dest_V)


 <State 8>: 1.70ns
ST_8: stg_32 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1805) nounwind

ST_8: stg_33 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i24* %IN_STREAM_V_data_V), !map !7

ST_8: stg_34 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %IN_STREAM_V_keep_V), !map !11

ST_8: stg_35 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i3* %IN_STREAM_V_strb_V), !map !15

ST_8: stg_36 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %IN_STREAM_V_user_V), !map !19

ST_8: stg_37 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %IN_STREAM_V_last_V), !map !23

ST_8: stg_38 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %IN_STREAM_V_id_V), !map !27

ST_8: stg_39 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %IN_STREAM_V_dest_V), !map !31

ST_8: stg_40 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUT_STREAM_V_data_V), !map !35

ST_8: stg_41 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_STREAM_V_keep_V), !map !39

ST_8: stg_42 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_STREAM_V_strb_V), !map !43

ST_8: stg_43 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_STREAM_V_user_V), !map !47

ST_8: stg_44 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_STREAM_V_last_V), !map !51

ST_8: stg_45 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_STREAM_V_id_V), !map !55

ST_8: stg_46 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_STREAM_V_dest_V), !map !59

ST_8: stg_47 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !63

ST_8: stg_48 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !69

ST_8: stg_49 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_8: empty [1/1] 0.00ns
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str72, i32 1, [1 x i8]* @str73, [1 x i8]* @str73, i32 1, i32 1, i8* %inMat_data_stream_0_V, i8* %inMat_data_stream_0_V)

ST_8: stg_51 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %inMat_data_stream_0_V, [8 x i8]* @str74, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str75, [1 x i8]* @str75, [8 x i8]* @str74)

ST_8: empty_12 [1/1] 0.00ns
codeRepl:24  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str76, i32 1, [1 x i8]* @str77, [1 x i8]* @str77, i32 1, i32 1, i8* %inMat_data_stream_1_V, i8* %inMat_data_stream_1_V)

ST_8: stg_53 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %inMat_data_stream_1_V, [8 x i8]* @str78, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str79, [1 x i8]* @str79, [8 x i8]* @str78)

ST_8: empty_13 [1/1] 0.00ns
codeRepl:27  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str80, i32 1, [1 x i8]* @str81, [1 x i8]* @str81, i32 1, i32 1, i8* %inMat_data_stream_2_V, i8* %inMat_data_stream_2_V)

ST_8: stg_55 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8* %inMat_data_stream_2_V, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str83, [1 x i8]* @str83, [8 x i8]* @str82)

ST_8: empty_14 [1/1] 0.00ns
codeRepl:30  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str84, i32 1, [1 x i8]* @str85, [1 x i8]* @str85, i32 1, i32 1, i8* %grayMat_data_stream_0_V, i8* %grayMat_data_stream_0_V)

ST_8: stg_57 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i8* %grayMat_data_stream_0_V, [8 x i8]* @str86, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str87, [1 x i8]* @str87, [8 x i8]* @str86)

ST_8: empty_15 [1/1] 0.00ns
codeRepl:33  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str88, i32 1, [1 x i8]* @str89, [1 x i8]* @str89, i32 1, i32 1, i8* %outMat_data_stream_0_V, i8* %outMat_data_stream_0_V)

ST_8: stg_59 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i8* %outMat_data_stream_0_V, [8 x i8]* @str90, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str91, [1 x i8]* @str91, [8 x i8]* @str90)

ST_8: stg_60 [1/1] 0.00ns
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i24* %IN_STREAM_V_data_V, i3* %IN_STREAM_V_keep_V, i3* %IN_STREAM_V_strb_V, i1* %IN_STREAM_V_user_V, i1* %IN_STREAM_V_last_V, i1* %IN_STREAM_V_id_V, i1* %IN_STREAM_V_dest_V, [5 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_8: stg_61 [1/1] 0.00ns
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i8* %OUT_STREAM_V_data_V, i1* %OUT_STREAM_V_keep_V, i1* %OUT_STREAM_V_strb_V, i1* %OUT_STREAM_V_user_V, i1* %OUT_STREAM_V_last_V, i1* %OUT_STREAM_V_id_V, i1* %OUT_STREAM_V_dest_V, [5 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_8: stg_62 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1805, [10 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [20 x i8]* @p_str1808)

ST_8: stg_63 [1/1] 0.00ns
codeRepl:38  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1805, [10 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [20 x i8]* @p_str1808)

ST_8: stg_64 [1/1] 0.00ns
codeRepl:39  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1805, [10 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [20 x i8]* @p_str1808)

ST_8: stg_65 [1/1] 0.00ns
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_8: stg_66 [1/1] 0.00ns
codeRepl:41  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_8: stg_67 [1/2] 1.70ns
codeRepl:54  call fastcc void @"toGray_Mat2AXIvideo<8, 1080, 1920, 0>"(i12 %outMat_rows_V, i12 %outMat_cols_V, i8* %outMat_data_stream_0_V, i8* %OUT_STREAM_V_data_V, i1* %OUT_STREAM_V_keep_V, i1* %OUT_STREAM_V_strb_V, i1* %OUT_STREAM_V_user_V, i1* %OUT_STREAM_V_last_V, i1* %OUT_STREAM_V_id_V, i1* %OUT_STREAM_V_dest_V)

ST_8: stg_68 [1/1] 0.00ns
codeRepl:55  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x933cd00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed4620; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed5670; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed43e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed5430; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed4ce0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed5700; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed4d70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed4e00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed4e90; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed4f20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed5c10; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed5b80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8ed5af0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed5a60; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8ed59d0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ hls_lut_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x8ed5940; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_read               (read                ) [ 000000000]
cols_read               (read                ) [ 000000000]
inMat_data_stream_0_V   (alloca              ) [ 011111111]
inMat_data_stream_1_V   (alloca              ) [ 011111111]
inMat_data_stream_2_V   (alloca              ) [ 011111111]
grayMat_data_stream_0_V (alloca              ) [ 001111111]
outMat_data_stream_0_V  (alloca              ) [ 001111111]
call_ret                (call                ) [ 000000000]
inMat_rows_V_channel    (extractvalue        ) [ 001000000]
inMat_rows_V_channel1   (extractvalue        ) [ 001110000]
inMat_cols_V_channel    (extractvalue        ) [ 001000000]
inMat_cols_V_channel1   (extractvalue        ) [ 001110000]
grayMat_rows_V          (extractvalue        ) [ 001111100]
grayMat_cols_V          (extractvalue        ) [ 001111100]
outMat_rows_V           (extractvalue        ) [ 001111111]
outMat_cols_V           (extractvalue        ) [ 001111111]
stg_26                  (call                ) [ 000000000]
stg_28                  (call                ) [ 000000000]
stg_30                  (call                ) [ 000000000]
stg_32                  (specdataflowpipeline) [ 000000000]
stg_33                  (specbitsmap         ) [ 000000000]
stg_34                  (specbitsmap         ) [ 000000000]
stg_35                  (specbitsmap         ) [ 000000000]
stg_36                  (specbitsmap         ) [ 000000000]
stg_37                  (specbitsmap         ) [ 000000000]
stg_38                  (specbitsmap         ) [ 000000000]
stg_39                  (specbitsmap         ) [ 000000000]
stg_40                  (specbitsmap         ) [ 000000000]
stg_41                  (specbitsmap         ) [ 000000000]
stg_42                  (specbitsmap         ) [ 000000000]
stg_43                  (specbitsmap         ) [ 000000000]
stg_44                  (specbitsmap         ) [ 000000000]
stg_45                  (specbitsmap         ) [ 000000000]
stg_46                  (specbitsmap         ) [ 000000000]
stg_47                  (specbitsmap         ) [ 000000000]
stg_48                  (specbitsmap         ) [ 000000000]
stg_49                  (spectopmodule       ) [ 000000000]
empty                   (specchannel         ) [ 000000000]
stg_51                  (specinterface       ) [ 000000000]
empty_12                (specchannel         ) [ 000000000]
stg_53                  (specinterface       ) [ 000000000]
empty_13                (specchannel         ) [ 000000000]
stg_55                  (specinterface       ) [ 000000000]
empty_14                (specchannel         ) [ 000000000]
stg_57                  (specinterface       ) [ 000000000]
empty_15                (specchannel         ) [ 000000000]
stg_59                  (specinterface       ) [ 000000000]
stg_60                  (specinterface       ) [ 000000000]
stg_61                  (specinterface       ) [ 000000000]
stg_62                  (specifcore          ) [ 000000000]
stg_63                  (specifcore          ) [ 000000000]
stg_64                  (specifcore          ) [ 000000000]
stg_65                  (specinterface       ) [ 000000000]
stg_66                  (specinterface       ) [ 000000000]
stg_67                  (call                ) [ 000000000]
stg_68                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IN_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IN_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IN_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IN_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cols">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rows">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="hls_lut_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_lut_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toGray_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toGray_AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toGray_CvtColor"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toGray_Equalize"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toGray_Mat2AXIvideo<8, 1080, 1920, 0>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str73"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str74"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str76"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str77"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str79"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str80"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str81"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str82"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str83"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str84"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str85"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str86"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str87"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str88"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str89"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str90"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str91"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="inMat_data_stream_0_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inMat_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inMat_data_stream_1_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inMat_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inMat_data_stream_2_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inMat_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grayMat_data_stream_0_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grayMat_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="outMat_data_stream_0_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outMat_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rows_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cols_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_toGray_Equalize_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="12" slack="4"/>
<pin id="154" dir="0" index="2" bw="12" slack="4"/>
<pin id="155" dir="0" index="3" bw="8" slack="4"/>
<pin id="156" dir="0" index="4" bw="8" slack="4"/>
<pin id="157" dir="0" index="5" bw="8" slack="0"/>
<pin id="158" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_29/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_toGray_AXIvideo2Mat_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="24" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="3" slack="0"/>
<pin id="166" dir="0" index="4" bw="1" slack="0"/>
<pin id="167" dir="0" index="5" bw="1" slack="0"/>
<pin id="168" dir="0" index="6" bw="1" slack="0"/>
<pin id="169" dir="0" index="7" bw="1" slack="0"/>
<pin id="170" dir="0" index="8" bw="12" slack="0"/>
<pin id="171" dir="0" index="9" bw="12" slack="0"/>
<pin id="172" dir="0" index="10" bw="8" slack="0"/>
<pin id="173" dir="0" index="11" bw="8" slack="0"/>
<pin id="174" dir="0" index="12" bw="8" slack="0"/>
<pin id="175" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_25/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_toGray_CvtColor_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="2"/>
<pin id="187" dir="0" index="2" bw="12" slack="2"/>
<pin id="188" dir="0" index="3" bw="8" slack="2"/>
<pin id="189" dir="0" index="4" bw="8" slack="2"/>
<pin id="190" dir="0" index="5" bw="8" slack="2"/>
<pin id="191" dir="0" index="6" bw="8" slack="2"/>
<pin id="192" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_27/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_toGray_Mat2AXIvideo_8_1080_1920_0_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="12" slack="6"/>
<pin id="197" dir="0" index="2" bw="12" slack="6"/>
<pin id="198" dir="0" index="3" bw="8" slack="6"/>
<pin id="199" dir="0" index="4" bw="8" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="0" index="6" bw="1" slack="0"/>
<pin id="202" dir="0" index="7" bw="1" slack="0"/>
<pin id="203" dir="0" index="8" bw="1" slack="0"/>
<pin id="204" dir="0" index="9" bw="1" slack="0"/>
<pin id="205" dir="0" index="10" bw="1" slack="0"/>
<pin id="206" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_31/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="call_ret_toGray_Block_proc_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="96" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="inMat_rows_V_channel_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="96" slack="0"/>
<pin id="225" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="inMat_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="inMat_rows_V_channel1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="96" slack="0"/>
<pin id="230" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="inMat_rows_V_channel1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="inMat_cols_V_channel_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="96" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="inMat_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="inMat_cols_V_channel1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="96" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="inMat_cols_V_channel1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grayMat_rows_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="96" slack="0"/>
<pin id="243" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="grayMat_rows_V/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grayMat_cols_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="96" slack="0"/>
<pin id="247" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="grayMat_cols_V/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="outMat_rows_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="96" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outMat_rows_V/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="outMat_cols_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="96" slack="0"/>
<pin id="255" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outMat_cols_V/1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="inMat_data_stream_0_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inMat_data_stream_0_V "/>
</bind>
</comp>

<comp id="263" class="1005" name="inMat_data_stream_1_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inMat_data_stream_1_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="inMat_data_stream_2_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inMat_data_stream_2_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="grayMat_data_stream_0_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2"/>
<pin id="277" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="grayMat_data_stream_0_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="outMat_data_stream_0_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="4"/>
<pin id="283" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="outMat_data_stream_0_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="inMat_rows_V_channel_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="1"/>
<pin id="289" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="inMat_rows_V_channel "/>
</bind>
</comp>

<comp id="292" class="1005" name="inMat_rows_V_channel1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="2"/>
<pin id="294" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="inMat_rows_V_channel1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="inMat_cols_V_channel_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="1"/>
<pin id="299" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="inMat_cols_V_channel "/>
</bind>
</comp>

<comp id="302" class="1005" name="inMat_cols_V_channel1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="2"/>
<pin id="304" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="inMat_cols_V_channel1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="grayMat_rows_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="4"/>
<pin id="309" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="grayMat_rows_V "/>
</bind>
</comp>

<comp id="312" class="1005" name="grayMat_cols_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="4"/>
<pin id="314" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="grayMat_cols_V "/>
</bind>
</comp>

<comp id="317" class="1005" name="outMat_rows_V_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="6"/>
<pin id="319" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="outMat_rows_V "/>
</bind>
</comp>

<comp id="322" class="1005" name="outMat_cols_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="6"/>
<pin id="324" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="outMat_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="151" pin=5"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="161" pin=5"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="161" pin=7"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="194" pin=8"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="194" pin=9"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="194" pin=10"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="138" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="144" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="161" pin=8"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="215" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="161" pin=9"/></net>

<net id="240"><net_src comp="215" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="215" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="215" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="215" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="215" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="118" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="161" pin=10"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="266"><net_src comp="122" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="161" pin=11"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="272"><net_src comp="126" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="161" pin=12"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="278"><net_src comp="130" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="284"><net_src comp="134" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="290"><net_src comp="223" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="161" pin=8"/></net>

<net id="295"><net_src comp="228" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="300"><net_src comp="232" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="161" pin=9"/></net>

<net id="305"><net_src comp="237" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="310"><net_src comp="241" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="315"><net_src comp="245" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="320"><net_src comp="249" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="325"><net_src comp="253" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_STREAM_V_data_V | {7 8 }
	Port: OUT_STREAM_V_keep_V | {7 8 }
	Port: OUT_STREAM_V_strb_V | {7 8 }
	Port: OUT_STREAM_V_user_V | {7 8 }
	Port: OUT_STREAM_V_last_V | {7 8 }
	Port: OUT_STREAM_V_id_V | {7 8 }
	Port: OUT_STREAM_V_dest_V | {7 8 }
  - Chain level:
	State 1
		inMat_rows_V_channel : 1
		inMat_rows_V_channel1 : 1
		inMat_cols_V_channel : 1
		inMat_cols_V_channel1 : 1
		grayMat_rows_V : 1
		grayMat_cols_V : 1
		outMat_rows_V : 1
		outMat_cols_V : 1
		stg_25 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |           grp_toGray_Equalize_fu_151           |    2    |    4    |  13.304 |   2441  |   4233  |
|          |         grp_toGray_AXIvideo2Mat_fu_161         |    0    |    0    |  1.571  |   253   |    56   |
|   call   |           grp_toGray_CvtColor_fu_184           |    0    |    1    |    0    |   159   |    69   |
|          | grp_toGray_Mat2AXIvideo_8_1080_1920_0_s_fu_194 |    0    |    0    |    0    |    89   |    80   |
|          |        call_ret_toGray_Block_proc_fu_215       |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              rows_read_read_fu_138             |    0    |    0    |    0    |    0    |    0    |
|          |              cols_read_read_fu_144             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |           inMat_rows_V_channel_fu_223          |    0    |    0    |    0    |    0    |    0    |
|          |          inMat_rows_V_channel1_fu_228          |    0    |    0    |    0    |    0    |    0    |
|          |           inMat_cols_V_channel_fu_232          |    0    |    0    |    0    |    0    |    0    |
|extractvalue|          inMat_cols_V_channel1_fu_237          |    0    |    0    |    0    |    0    |    0    |
|          |              grayMat_rows_V_fu_241             |    0    |    0    |    0    |    0    |    0    |
|          |              grayMat_cols_V_fu_245             |    0    |    0    |    0    |    0    |    0    |
|          |              outMat_rows_V_fu_249              |    0    |    0    |    0    |    0    |    0    |
|          |              outMat_cols_V_fu_253              |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    2    |    5    |  14.875 |   2942  |   4438  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|hls_lut_V|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     grayMat_cols_V_reg_312    |   12   |
|grayMat_data_stream_0_V_reg_275|    8   |
|     grayMat_rows_V_reg_307    |   12   |
| inMat_cols_V_channel1_reg_302 |   12   |
|  inMat_cols_V_channel_reg_297 |   12   |
| inMat_data_stream_0_V_reg_257 |    8   |
| inMat_data_stream_1_V_reg_263 |    8   |
| inMat_data_stream_2_V_reg_269 |    8   |
| inMat_rows_V_channel1_reg_292 |   12   |
|  inMat_rows_V_channel_reg_287 |   12   |
|     outMat_cols_V_reg_322     |   12   |
| outMat_data_stream_0_V_reg_281|    8   |
|     outMat_rows_V_reg_317     |   12   |
+-------------------------------+--------+
|             Total             |   136  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_toGray_AXIvideo2Mat_fu_161 |  p8  |   2  |  12  |   24   ||    12   |
| grp_toGray_AXIvideo2Mat_fu_161 |  p9  |   2  |  12  |   24   ||    12   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   48   ||  3.142  ||    24   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    5   |   14   |  2942  |  4438  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |    -   |   136  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   18   |  3078  |  4462  |
+-----------+--------+--------+--------+--------+--------+
