
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1

# Written on Tue Jan 26 07:54:55 2021

##### DESIGN INFO #######################################################

Top View:                "TOP_LEVEL"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                     Ending                                                                       |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       System                                                                       |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                       reveal_coretop|jtck_inferred_clock[0]                                        |     No paths         |     No paths         |     5.000            |     No paths                         
System                                                                       PLL_1_uniq_1|CLKOP_inferred_clock                                            |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                       PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
reveal_coretop|jtck_inferred_clock[0]                                        System                                                                       |     No paths         |     No paths         |     No paths         |     5.000                            
reveal_coretop|jtck_inferred_clock[0]                                        reveal_coretop|jtck_inferred_clock[0]                                        |     No paths         |     5.000            |     No paths         |     No paths                         
reveal_coretop|jtck_inferred_clock[0]                                        PLL_1_uniq_1|CLKOP_inferred_clock                                            |     No paths         |     No paths         |     No paths         |     Diff grp                         
PLL_1_uniq_1|CLKOP_inferred_clock                                            System                                                                       |     5.000            |     No paths         |     No paths         |     No paths                         
PLL_1_uniq_1|CLKOP_inferred_clock                                            reveal_coretop|jtck_inferred_clock[0]                                        |     No paths         |     No paths         |     Diff grp         |     No paths                         
PLL_1_uniq_1|CLKOP_inferred_clock                                            PLL_1_uniq_1|CLKOP_inferred_clock                                            |     5.000            |     No paths         |     No paths         |     No paths                         
PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     System                                                                       |     5.000            |     No paths         |     No paths         |     No paths                         
PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     |     5.000            |     No paths         |     2.500            |     2.500                            
=====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:clk_125M
p:hdinn_ch3
p:hdinp_ch3
p:vid_format[0]
p:vid_format[1]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
