ISim log file
Running: /home/shashij/arbiter/endgame-project/their_top_module_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/shashij/arbiter/endgame-project/their_top_module_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is shashij, on host unknown.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  /home/shashij/.Xilinx/*.lic:/home/shashij/xilinx/14.7/ISE_DS/ISE//data/*.lic:/home/shashij/xilinx/14.7/ISE_DS/ISE//coregen/core_licenses/Xilinx.lic:/home/shashij/xilinx/14.7/ISE_DS/ISE//coregen/core_licenses/XilinxFree.lic:
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/their_top_module_tb/uut/output_data/U0/gconvfifo/inst_conv_fifo/).
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/their_top_module_tb/uut/out_port/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# exit 0
