# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/labs/Lab1 {D:/labs/Lab1/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:05 on Jan 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/labs/Lab1" D:/labs/Lab1/display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 01:22:06 on Jan 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/labs/Lab1 {D:/labs/Lab1/FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:06 on Jan 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/labs/Lab1" D:/labs/Lab1/FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_testbench
# 
# Top level modules:
# 	FSM_testbench
# End time: 01:22:07 on Jan 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/labs/Lab1 {D:/labs/Lab1/up_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:07 on Jan 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/labs/Lab1" D:/labs/Lab1/up_counter.sv 
# -- Compiling module up_counter
# ** Warning: D:/labs/Lab1/up_counter.sv(11): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/labs/Lab1/up_counter.sv(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module up_counter_testbench
# 
# Top level modules:
# 	up_counter_testbench
# End time: 01:22:07 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+D:/labs/Lab1 {D:/labs/Lab1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:07 on Jan 16,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/labs/Lab1" D:/labs/Lab1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error: D:/labs/Lab1/DE1_SoC.sv(11): (vlog-2730) Undefined variable: 'enter'.
# ** Error: D:/labs/Lab1/DE1_SoC.sv(12): (vlog-2730) Undefined variable: 'exit'.
# ** Error (suppressible): D:/labs/Lab1/DE1_SoC.sv(14): (vlog-2388) 'enter' already declared in this scope (DE1_SoC).
# ** Error (suppressible): D:/labs/Lab1/DE1_SoC.sv(14): (vlog-2388) 'exit' already declared in this scope (DE1_SoC).
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# End time: 01:22:08 on Jan 16,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/labs/Lab1 {D:/labs/Lab1/DE1_SoC.sv}"
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 01:22:11 on Jan 16,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# ** Error: (vsim-3033) D:/labs/Lab1/DE1_SoC.sv(54): Instantiation of 'DE1_SoC' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench File: D:/labs/Lab1/DE1_SoC.sv
#         Searched libraries:
#             D:/labs/Lab1/simulation/modelsim/rtl_work
# Error loading design
# End time: 01:22:11 on Jan 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
