* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Apr 3 2023 14:37:06

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n38_adj_1608
T_23_16_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_2/in_3

End 

Net : n11991_cascade_
T_22_17_wire_logic_cluster/lc_2/ltout
T_22_17_wire_logic_cluster/lc_3/in_2

End 

Net : n18991
T_22_16_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_5/out
T_22_17_lc_trk_g0_5
T_22_17_wire_logic_cluster/lc_0/in_3

End 

Net : n21339_cascade_
T_23_16_wire_logic_cluster/lc_6/ltout
T_23_16_wire_logic_cluster/lc_7/in_2

End 

Net : n14757
T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_21_sp4_v_t_40
T_22_17_sp4_v_t_40
T_23_17_sp4_h_l_5
T_19_17_sp4_h_l_8
T_23_17_sp4_h_l_8
T_23_17_lc_trk_g1_5
T_23_17_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_21_sp4_v_t_40
T_22_17_sp4_v_t_40
T_23_17_sp4_h_l_5
T_19_17_sp4_h_l_8
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_16_17_sp12_h_l_1
T_20_17_sp4_h_l_4
T_24_17_sp4_h_l_7
T_23_17_sp4_v_t_36
T_23_18_lc_trk_g2_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_16_17_sp12_h_l_1
T_20_17_sp4_h_l_4
T_24_17_sp4_h_l_7
T_23_17_sp4_v_t_36
T_22_20_lc_trk_g2_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_16_17_sp12_h_l_1
T_20_17_sp4_h_l_4
T_24_17_sp4_h_l_7
T_23_17_sp4_v_t_36
T_23_20_lc_trk_g0_4
T_23_20_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_21_sp4_v_t_40
T_22_17_sp4_v_t_40
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_21_sp4_v_t_40
T_22_17_sp4_v_t_40
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp12_v_t_22
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

End 

Net : comm_data_vld
T_18_16_wire_logic_cluster/lc_0/out
T_15_16_sp12_h_l_0
T_22_16_lc_trk_g1_0
T_22_16_input_2_5
T_22_16_wire_logic_cluster/lc_5/in_2

T_18_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_16_lc_trk_g0_0
T_19_16_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_15_16_sp12_h_l_0
T_23_16_lc_trk_g0_3
T_23_16_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_41
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_41
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_4/in_0

T_18_16_wire_logic_cluster/lc_0/out
T_15_16_sp12_h_l_0
T_20_16_sp4_h_l_7
T_23_12_sp4_v_t_36
T_23_15_lc_trk_g0_4
T_23_15_wire_logic_cluster/lc_1/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_41
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_41
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_1/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_41
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_41
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : iac_raw_buf_N_736
T_15_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_3
T_16_22_sp4_v_t_45
T_16_24_lc_trk_g3_0
T_16_24_wire_logic_cluster/lc_0/in_1

T_15_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_3
T_16_22_sp4_v_t_45
T_17_22_sp4_h_l_8
T_19_22_lc_trk_g3_5
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_43
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_3
T_16_22_sp4_v_t_45
T_15_25_lc_trk_g3_5
T_15_25_wire_logic_cluster/lc_1/in_1

End 

Net : n19624
T_16_26_wire_logic_cluster/lc_5/cout
T_16_26_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_dtrig_v
T_14_21_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_0/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_23_lc_trk_g0_5
T_15_23_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_23_lc_trk_g0_5
T_15_23_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_36
T_15_22_sp4_h_l_1
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_6/in_3

End 

Net : n12_adj_1635_cascade_
T_22_17_wire_logic_cluster/lc_6/ltout
T_22_17_wire_logic_cluster/lc_7/in_2

End 

Net : n14778
T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_19_16_sp4_h_l_8
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

End 

Net : n18993
T_22_17_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g1_0
T_22_17_wire_logic_cluster/lc_6/in_3

End 

Net : n12178
T_22_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

End 

Net : acadc_dtrig_i
T_15_23_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_3/in_3

T_15_23_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_4/in_3

T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_0/in_3

T_15_23_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_7/in_1

T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_3/in_0

End 

Net : n19623
T_16_26_wire_logic_cluster/lc_4/cout
T_16_26_wire_logic_cluster/lc_5/in_3

Net : n19622
T_16_26_wire_logic_cluster/lc_3/cout
T_16_26_wire_logic_cluster/lc_4/in_3

Net : n30_adj_1618
T_17_22_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_5/in_3

End 

Net : req_data_cnt_14
T_18_21_wire_logic_cluster/lc_2/out
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g1_0
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_1/in_3

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_2/in_0

End 

Net : n16_adj_1603
T_17_21_wire_logic_cluster/lc_5/out
T_16_21_sp4_h_l_2
T_15_21_sp4_v_t_39
T_15_25_lc_trk_g1_2
T_15_25_wire_logic_cluster/lc_0/in_3

T_17_21_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_7/in_3

T_17_21_wire_logic_cluster/lc_5/out
T_16_21_sp4_h_l_2
T_15_21_sp4_v_t_39
T_14_23_lc_trk_g0_2
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

End 

Net : n21337
T_15_25_wire_logic_cluster/lc_0/out
T_15_25_lc_trk_g3_0
T_15_25_wire_logic_cluster/lc_2/in_3

End 

Net : n23_adj_1614
T_18_22_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_4/in_0

End 

Net : req_data_cnt_15
T_18_22_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_41
T_17_22_lc_trk_g0_4
T_17_22_input_2_2
T_17_22_wire_logic_cluster/lc_2/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_41
T_15_20_sp4_h_l_10
T_14_20_lc_trk_g1_2
T_14_20_wire_logic_cluster/lc_2/in_3

T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_6/in_3

End 

Net : n24
T_17_22_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_4/in_1

End 

Net : n19621
T_16_26_wire_logic_cluster/lc_2/cout
T_16_26_wire_logic_cluster/lc_3/in_3

Net : n19620
T_16_26_wire_logic_cluster/lc_1/cout
T_16_26_wire_logic_cluster/lc_2/in_3

Net : n14647
T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_16_23_sp4_h_l_4
T_15_19_sp4_v_t_44
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_16_23_sp4_h_l_4
T_15_19_sp4_v_t_44
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_36
T_20_21_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

End 

Net : acadc_rst
T_14_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_14_sp12_v_t_23
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_15_21_sp4_v_t_41
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_15_21_sp4_v_t_41
T_16_21_sp4_h_l_9
T_20_21_sp4_h_l_5
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_4/out
T_15_21_sp4_v_t_41
T_15_25_lc_trk_g0_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g1_4
T_15_22_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_11_25_sp4_h_l_5
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_7/in_3

End 

Net : n13457
T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_19_sp4_v_t_42
T_18_19_sp4_h_l_0
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_18_23_sp4_h_l_11
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_14_19_sp4_h_l_11
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_15_18_sp4_v_t_46
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_15_18_sp4_v_t_46
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

End 

Net : n20826_cascade_
T_15_22_wire_logic_cluster/lc_5/ltout
T_15_22_wire_logic_cluster/lc_6/in_2

End 

Net : n4_adj_1546
T_16_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g3_7
T_15_22_wire_logic_cluster/lc_5/in_3

End 

Net : n11991
T_22_17_wire_logic_cluster/lc_2/out
T_22_15_sp12_v_t_23
T_22_15_sp4_v_t_45
T_23_19_sp4_h_l_2
T_22_19_lc_trk_g0_2
T_22_19_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_41
T_22_17_sp4_v_t_42
T_19_17_sp4_h_l_7
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_6/cen

T_22_17_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_41
T_22_17_sp4_v_t_42
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_1/cen

T_22_17_wire_logic_cluster/lc_2/out
T_22_17_sp4_h_l_9
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_36
T_23_20_sp4_h_l_7
T_23_20_lc_trk_g0_2
T_23_20_wire_logic_cluster/lc_1/cen

T_22_17_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g0_2
T_22_18_wire_logic_cluster/lc_0/cen

T_22_17_wire_logic_cluster/lc_2/out
T_23_17_lc_trk_g0_2
T_23_17_wire_logic_cluster/lc_4/cen

T_22_17_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

End 

Net : n19619
T_16_26_wire_logic_cluster/lc_0/cout
T_16_26_wire_logic_cluster/lc_1/in_3

Net : req_data_cnt_11
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_1/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_sp4_h_l_11
T_20_22_lc_trk_g2_6
T_20_22_wire_logic_cluster/lc_7/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_3/in_3

End 

Net : n26_adj_1508
T_15_23_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g3_6
T_15_23_wire_logic_cluster/lc_2/in_3

End 

Net : n31
T_15_23_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_7/in_3

T_15_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_0/in_1

End 

Net : n16571
T_14_24_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g3_7
T_15_25_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_7/in_3

End 

Net : n13_cascade_
T_15_25_wire_logic_cluster/lc_1/ltout
T_15_25_wire_logic_cluster/lc_2/in_2

End 

Net : acadc_skipCount_3
T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_16_22_lc_trk_g2_4
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

T_17_20_wire_logic_cluster/lc_2/out
T_17_18_sp12_v_t_23
T_18_18_sp12_h_l_0
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_1/in_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_2/in_3

End 

Net : n20
T_16_22_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_6/in_3

End 

Net : req_data_cnt_9
T_17_21_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_2/in_3

T_17_21_wire_logic_cluster/lc_2/out
T_17_20_sp4_v_t_36
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_12_20_0_
T_16_26_wire_logic_cluster/carry_in_mux/cout
T_16_26_wire_logic_cluster/lc_0/in_3

Net : n22_adj_1499
T_18_21_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g1_6
T_17_22_wire_logic_cluster/lc_4/in_3

End 

Net : req_data_cnt_7
T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_input_2_6
T_18_21_wire_logic_cluster/lc_6/in_2

T_18_21_wire_logic_cluster/lc_5/out
T_18_21_sp12_h_l_1
T_22_21_lc_trk_g0_2
T_22_21_wire_logic_cluster/lc_5/in_1

T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_5/in_1

End 

Net : n19_adj_1607
T_17_20_wire_logic_cluster/lc_7/out
T_17_15_sp12_v_t_22
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_4/in_0

End 

Net : n29_cascade_
T_17_21_wire_logic_cluster/lc_4/ltout
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : req_data_cnt_8
T_17_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_input_2_7
T_17_20_wire_logic_cluster/lc_7/in_2

T_17_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_38
T_19_21_sp4_h_l_3
T_21_21_lc_trk_g3_6
T_21_21_wire_logic_cluster/lc_0/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : n19609
T_19_23_wire_logic_cluster/lc_6/cout
T_19_23_wire_logic_cluster/lc_7/in_3

End 

Net : req_data_cnt_2
T_17_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_6/in_3

T_17_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_8
T_20_21_sp4_h_l_11
T_23_17_sp4_v_t_46
T_22_20_lc_trk_g3_6
T_22_20_wire_logic_cluster/lc_4/in_1

T_17_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_0/in_3

End 

Net : req_data_cnt_13
T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_44
T_13_20_sp4_h_l_2
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : n16563_cascade_
T_14_23_wire_logic_cluster/lc_0/ltout
T_14_23_wire_logic_cluster/lc_1/in_2

End 

Net : n17
T_19_24_wire_logic_cluster/lc_1/out
T_20_24_sp4_h_l_2
T_16_24_sp4_h_l_5
T_15_20_sp4_v_t_40
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_2/in_1

End 

Net : acadc_skipCount_6
T_20_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_47
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_4/in_1

T_20_24_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_47
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_5/in_3

End 

Net : n30_adj_1604_cascade_
T_15_23_wire_logic_cluster/lc_1/ltout
T_15_23_wire_logic_cluster/lc_2/in_2

End 

Net : n22
T_20_23_wire_logic_cluster/lc_7/out
T_20_23_sp4_h_l_3
T_16_23_sp4_h_l_11
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_skipCount_2
T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g1_0
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

T_20_23_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_40
T_21_20_sp4_h_l_10
T_22_20_lc_trk_g3_2
T_22_20_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g0_0
T_20_23_wire_logic_cluster/lc_0/in_0

End 

Net : n19608
T_19_23_wire_logic_cluster/lc_5/cout
T_19_23_wire_logic_cluster/lc_6/in_3

Net : acadc_skipCount_7
T_21_23_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_7/in_3

T_21_23_wire_logic_cluster/lc_1/out
T_22_20_sp4_v_t_43
T_22_21_lc_trk_g3_3
T_22_21_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g3_1
T_21_23_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipCount_0
T_20_24_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_1/in_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_47
T_21_17_sp4_v_t_47
T_21_19_lc_trk_g3_2
T_21_19_wire_logic_cluster/lc_4/in_1

T_20_24_wire_logic_cluster/lc_3/out
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_3/in_3

End 

Net : iac_raw_buf_N_734
T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_15_sp4_v_t_37
T_25_11_sp4_v_t_37
T_25_7_sp4_v_t_37
T_25_10_lc_trk_g1_5
T_25_10_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_15_sp4_v_t_37
T_25_11_sp4_v_t_37
T_25_7_sp4_v_t_37
T_25_8_lc_trk_g3_5
T_25_8_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_15_sp4_v_t_37
T_25_11_sp4_v_t_37
T_25_14_lc_trk_g1_5
T_25_14_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_15_sp4_v_t_37
T_25_11_sp4_v_t_37
T_25_12_lc_trk_g3_5
T_25_12_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_9_23_sp4_h_l_0
T_8_19_sp4_v_t_37
T_8_15_sp4_v_t_37
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_14_22_sp4_v_t_40
T_11_22_sp4_h_l_11
T_10_18_sp4_v_t_41
T_10_14_sp4_v_t_41
T_7_14_sp4_h_l_4
T_8_14_lc_trk_g2_4
T_8_14_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_15_sp4_v_t_37
T_25_18_lc_trk_g1_5
T_25_18_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_15_sp4_v_t_37
T_25_16_lc_trk_g3_5
T_25_16_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_23_sp4_v_t_44
T_25_24_lc_trk_g2_4
T_25_24_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_22_lc_trk_g0_4
T_25_22_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_23_sp4_v_t_44
T_25_26_lc_trk_g0_4
T_25_26_wire_bram/ram/WE

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_44
T_25_20_lc_trk_g2_4
T_25_20_wire_bram/ram/WE

End 

Net : n16554
T_15_22_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_2/in_3

End 

Net : req_data_cnt_10
T_18_22_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_44
T_17_22_lc_trk_g3_4
T_17_22_input_2_3
T_17_22_wire_logic_cluster/lc_3/in_2

T_18_22_wire_logic_cluster/lc_2/out
T_18_21_sp4_v_t_36
T_19_21_sp4_h_l_1
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/in_3

T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_2/in_3

End 

Net : n21_adj_1492_cascade_
T_17_22_wire_logic_cluster/lc_3/ltout
T_17_22_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1545_cascade_
T_22_16_wire_logic_cluster/lc_6/ltout
T_22_16_wire_logic_cluster/lc_7/in_2

End 

Net : n11961
T_22_16_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_sp4_h_l_3
T_21_16_sp4_v_t_38
T_21_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_13_sp4_v_t_38
T_22_17_sp4_v_t_43
T_21_18_lc_trk_g3_3
T_21_18_wire_logic_cluster/lc_0/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_13_sp4_v_t_38
T_22_17_sp4_v_t_43
T_21_18_lc_trk_g3_3
T_21_18_wire_logic_cluster/lc_0/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_13_sp4_v_t_38
T_22_17_sp4_v_t_43
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_sp4_h_l_3
T_21_16_sp4_v_t_38
T_20_20_lc_trk_g1_3
T_20_20_wire_logic_cluster/lc_0/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_13_sp4_v_t_38
T_19_17_sp4_h_l_3
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_4/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_14_sp4_v_t_43
T_19_18_sp4_h_l_11
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_22_16_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_11
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_0/cen

End 

Net : n18991_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : n14750
T_21_17_wire_logic_cluster/lc_5/out
T_22_17_sp4_h_l_10
T_25_17_sp4_v_t_38
T_26_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_17_17_sp4_h_l_4
T_20_17_sp4_v_t_41
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_17_17_sp4_h_l_4
T_20_17_sp4_v_t_44
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_21_10_sp12_v_t_22
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_5/s_r

End 

Net : n19607
T_19_23_wire_logic_cluster/lc_4/cout
T_19_23_wire_logic_cluster/lc_5/in_3

Net : n19617
T_16_25_wire_logic_cluster/lc_6/cout
T_16_25_wire_logic_cluster/lc_7/in_3

Net : acadc_skipCount_5
T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_17_20_sp4_h_l_7
T_21_20_sp4_h_l_3
T_23_20_lc_trk_g2_6
T_23_20_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_5/in_0

End 

Net : n19606
T_19_23_wire_logic_cluster/lc_3/cout
T_19_23_wire_logic_cluster/lc_4/in_3

Net : n19616
T_16_25_wire_logic_cluster/lc_5/cout
T_16_25_wire_logic_cluster/lc_6/in_3

Net : acadc_skipCount_10
T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_15_22_lc_trk_g1_6
T_15_22_input_2_1
T_15_22_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g0_3
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

End 

Net : n21
T_15_22_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g0_1
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

End 

Net : n12_adj_1605
T_22_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : n14785
T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/s_r

End 

Net : n18993_cascade_
T_22_17_wire_logic_cluster/lc_0/ltout
T_22_17_wire_logic_cluster/lc_1/in_2

End 

Net : n12220_cascade_
T_21_17_wire_logic_cluster/lc_3/ltout
T_21_17_wire_logic_cluster/lc_4/in_2

End 

Net : n11744
T_15_25_wire_logic_cluster/lc_4/out
T_8_25_sp12_h_l_0
T_13_25_sp4_h_l_7
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_37
T_12_23_sp4_h_l_6
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_37
T_12_23_sp4_h_l_6
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

End 

Net : n11_adj_1621_cascade_
T_15_25_wire_logic_cluster/lc_3/ltout
T_15_25_wire_logic_cluster/lc_4/in_2

End 

Net : n17507
T_15_23_wire_logic_cluster/lc_4/out
T_15_22_sp4_v_t_40
T_15_25_lc_trk_g0_0
T_15_25_wire_logic_cluster/lc_3/in_1

End 

Net : n18
T_18_22_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_4/in_1

End 

Net : req_data_cnt_4
T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_10
T_22_18_sp4_v_t_41
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : n2358
T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_18_14_sp4_h_l_8
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_16_16_sp4_h_l_8
T_19_12_sp4_v_t_39
T_19_15_lc_trk_g1_7
T_19_15_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_16_16_sp4_h_l_8
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_18_14_sp4_h_l_8
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : n20829
T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_20_16_sp4_h_l_10
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_0/cen

End 

Net : n19902
T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : n19605
T_19_23_wire_logic_cluster/lc_2/cout
T_19_23_wire_logic_cluster/lc_3/in_3

Net : n19615
T_16_25_wire_logic_cluster/lc_4/cout
T_16_25_wire_logic_cluster/lc_5/in_3

Net : n17_adj_1489
T_18_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : req_data_cnt_0
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_21_16_sp4_v_t_40
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

End 

Net : req_data_cnt_1
T_17_23_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_0/in_3

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_9
T_20_19_sp4_v_t_44
T_20_15_sp4_v_t_40
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_4/in_3

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_2/in_3

End 

Net : req_data_cnt_6
T_17_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_1
T_20_19_sp4_v_t_43
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g3_6
T_17_19_wire_logic_cluster/lc_6/in_3

End 

Net : req_data_cnt_12
T_17_23_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g1_1
T_17_22_wire_logic_cluster/lc_3/in_3

T_17_23_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g1_1
T_17_22_wire_logic_cluster/lc_5/in_3

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_1/in_3

End 

Net : n20_adj_1617
T_17_22_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : req_data_cnt_3
T_17_23_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g0_3
T_17_22_input_2_7
T_17_22_wire_logic_cluster/lc_7/in_2

T_17_23_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_38
T_18_22_sp4_h_l_8
T_21_18_sp4_v_t_39
T_22_18_sp4_h_l_2
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_1/in_0

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g0_3
T_17_23_input_2_3
T_17_23_wire_logic_cluster/lc_3/in_2

End 

Net : n19604
T_19_23_wire_logic_cluster/lc_1/cout
T_19_23_wire_logic_cluster/lc_2/in_3

Net : n19614
T_16_25_wire_logic_cluster/lc_3/cout
T_16_25_wire_logic_cluster/lc_4/in_3

Net : comm_cmd_4
T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp12_v_t_22
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp12_v_t_22
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_10
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_47
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_1/in_3

End 

Net : n20907
T_17_22_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g0_6
T_17_23_wire_logic_cluster/lc_0/in_0

T_17_22_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_3/in_3

T_17_22_wire_logic_cluster/lc_6/out
T_17_22_sp4_h_l_1
T_20_22_sp4_v_t_36
T_20_23_lc_trk_g3_4
T_20_23_wire_logic_cluster/lc_4/in_3

T_17_22_wire_logic_cluster/lc_6/out
T_17_22_sp4_h_l_1
T_13_22_sp4_h_l_1
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_2/in_3

T_17_22_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g0_6
T_17_23_wire_logic_cluster/lc_5/in_3

End 

Net : n17487
T_18_24_wire_logic_cluster/lc_5/out
T_17_24_sp4_h_l_2
T_21_24_sp4_h_l_10
T_24_24_sp4_v_t_38
T_24_25_lc_trk_g3_6
T_24_25_wire_logic_cluster/lc_4/in_3

T_18_24_wire_logic_cluster/lc_5/out
T_17_24_sp4_h_l_2
T_20_20_sp4_v_t_45
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_1/in_3

End 

Net : n19629
T_18_24_wire_logic_cluster/lc_4/cout
T_18_24_wire_logic_cluster/lc_5/in_3

Net : n10598
T_17_23_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_44
T_18_24_lc_trk_g1_4
T_18_24_input_2_1
T_18_24_wire_logic_cluster/lc_1/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g2_0
T_18_24_input_2_0
T_18_24_wire_logic_cluster/lc_0/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_44
T_18_24_lc_trk_g1_4
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g2_0
T_18_24_input_2_2
T_18_24_wire_logic_cluster/lc_2/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_44
T_18_24_lc_trk_g1_4
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g2_0
T_18_24_input_2_4
T_18_24_wire_logic_cluster/lc_4/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_44
T_18_24_lc_trk_g1_4
T_18_24_input_2_7
T_18_24_wire_logic_cluster/lc_7/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_44
T_19_25_sp4_h_l_3
T_18_25_lc_trk_g1_3
T_18_25_input_2_0
T_18_25_wire_logic_cluster/lc_0/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g2_0
T_18_24_input_2_6
T_18_24_wire_logic_cluster/lc_6/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_44
T_18_25_lc_trk_g0_1
T_18_25_input_2_1
T_18_25_wire_logic_cluster/lc_1/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g0_0
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

End 

Net : n20893
T_17_21_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g0_1
T_17_22_wire_logic_cluster/lc_6/in_1

T_17_21_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_46
T_18_23_lc_trk_g0_3
T_18_23_wire_logic_cluster/lc_4/in_3

T_17_21_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_4/in_3

T_17_21_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_46
T_19_19_sp4_h_l_4
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_9_N_216_5
T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5
T_25_7_upADDR_5
T_25_7_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_17_25_sp12_h_l_0
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_lc_trk_g0_0
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_17_25_sp12_h_l_0
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_lc_trk_g0_0
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp4_h_l_8
T_25_25_lc_trk_g1_5
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5

End 

Net : req_data_cnt_5
T_18_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_7/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_19_20_sp4_h_l_8
T_23_20_sp4_h_l_4
T_23_20_lc_trk_g1_1
T_23_20_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_9_N_216_9
T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9
T_25_7_upADDR_9
T_25_7_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_19_13_sp12_v_t_23
T_8_13_sp12_h_l_0
T_8_13_lc_trk_g1_3
T_8_13_input2_6
T_8_13_wire_bram/ram/RADDR_9
T_8_11_upADDR_9
T_8_11_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_19_13_sp12_v_t_23
T_8_13_sp12_h_l_0
T_8_13_lc_trk_g1_3
T_8_13_input2_6
T_8_13_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_4/out
T_20_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9

End 

Net : n7_adj_1558
T_18_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g0_1
T_19_25_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_7/in_3

End 

Net : n19633
T_18_25_wire_logic_cluster/lc_0/cout
T_18_25_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipCount_9
T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g0_6
T_16_23_input_2_2
T_16_23_wire_logic_cluster/lc_2/in_2

T_16_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g1_6
T_17_23_wire_logic_cluster/lc_4/in_3

T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_6/in_3

End 

Net : n24_adj_1642
T_16_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_1/in_0

End 

Net : n7_adj_1560
T_18_25_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g0_0
T_19_25_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g1_0
T_18_25_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_14_19_0_
T_18_25_wire_logic_cluster/carry_in_mux/cout
T_18_25_wire_logic_cluster/lc_0/in_3

Net : data_index_9_N_216_8
T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8
T_25_7_upADDR_8
T_25_7_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_18_13_sp12_v_t_22
T_7_13_sp12_h_l_1
T_8_13_lc_trk_g0_5
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8
T_8_11_upADDR_8
T_8_11_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_18_13_sp12_v_t_22
T_7_13_sp12_h_l_1
T_8_13_lc_trk_g0_5
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8

T_19_25_wire_logic_cluster/lc_5/out
T_19_25_sp12_h_l_1
T_25_25_lc_trk_g1_6
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8

End 

Net : n7_adj_1566
T_18_24_wire_logic_cluster/lc_4/out
T_19_24_sp4_h_l_8
T_22_24_sp4_v_t_36
T_22_25_lc_trk_g2_4
T_22_25_wire_logic_cluster/lc_5/in_3

T_18_24_wire_logic_cluster/lc_4/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_11
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_0/in_3

End 

Net : n19628
T_18_24_wire_logic_cluster/lc_3/cout
T_18_24_wire_logic_cluster/lc_4/in_3

Net : data_index_9_N_216_4
T_22_25_wire_logic_cluster/lc_5/out
T_22_25_sp12_h_l_1
T_10_25_sp12_h_l_1
T_9_13_sp12_v_t_22
T_9_12_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_22_25_sp12_h_l_1
T_10_25_sp12_h_l_1
T_9_13_sp12_v_t_22
T_9_12_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4
T_25_7_upADDR_4
T_25_7_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4

T_22_25_wire_logic_cluster/lc_5/out
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4

End 

Net : n19603
T_19_23_wire_logic_cluster/lc_0/cout
T_19_23_wire_logic_cluster/lc_1/in_3

Net : data_index_9_N_216_3
T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3
T_25_7_upADDR_3
T_25_7_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_10_24_sp12_h_l_0
T_9_12_sp12_v_t_23
T_9_12_sp4_v_t_45
T_8_13_lc_trk_g3_5
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_10_24_sp12_h_l_0
T_9_12_sp12_v_t_23
T_9_12_sp4_v_t_45
T_8_13_lc_trk_g3_5
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3

T_19_24_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_37
T_21_25_sp4_h_l_6
T_25_25_sp4_h_l_2
T_25_25_lc_trk_g1_7
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

End 

Net : n19627
T_18_24_wire_logic_cluster/lc_2/cout
T_18_24_wire_logic_cluster/lc_3/in_3

Net : n7_adj_1568
T_18_24_wire_logic_cluster/lc_3/out
T_19_23_sp4_v_t_39
T_19_24_lc_trk_g3_7
T_19_24_input_2_6
T_19_24_wire_logic_cluster/lc_6/in_2

T_18_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_11
T_21_20_sp4_v_t_40
T_20_22_lc_trk_g0_5
T_20_22_wire_logic_cluster/lc_4/in_3

End 

Net : n19613
T_16_25_wire_logic_cluster/lc_2/cout
T_16_25_wire_logic_cluster/lc_3/in_3

Net : acadc_skipCount_13
T_16_22_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_37
T_13_20_sp4_h_l_0
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_skipCount_15
T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_2/in_3

T_16_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_39
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_4
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_3/in_3

T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_5/in_0

End 

Net : n14_adj_1509_cascade_
T_15_23_wire_logic_cluster/lc_5/ltout
T_15_23_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipCount_12
T_16_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g3_1
T_15_22_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_1/out
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipCount_11
T_15_24_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g2_6
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

T_15_24_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_36
T_16_25_sp4_h_l_7
T_20_25_sp4_h_l_3
T_20_25_lc_trk_g1_6
T_20_25_wire_logic_cluster/lc_4/in_3

T_15_24_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g3_6
T_15_24_wire_logic_cluster/lc_6/in_3

End 

Net : n23_adj_1501
T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_1/in_3

End 

Net : n14
T_19_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_17_15_sp4_h_l_7
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_1/cen

End 

Net : n21370_cascade_
T_19_15_wire_logic_cluster/lc_3/ltout
T_19_15_wire_logic_cluster/lc_4/in_2

End 

Net : data_index_9_N_216_2
T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2
T_25_7_upADDR_2
T_25_7_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_23_sp12_h_l_0
T_10_23_sp12_h_l_0
T_9_11_sp12_v_t_23
T_9_11_sp4_v_t_45
T_8_13_lc_trk_g0_3
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_23_sp12_h_l_0
T_10_23_sp12_h_l_0
T_9_11_sp12_v_t_23
T_9_11_sp4_v_t_45
T_8_13_lc_trk_g0_3
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2

T_21_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_36
T_23_25_sp4_h_l_7
T_25_25_lc_trk_g3_2
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

End 

Net : n19626
T_18_24_wire_logic_cluster/lc_1/cout
T_18_24_wire_logic_cluster/lc_2/in_3

Net : n7_adj_1570
T_18_24_wire_logic_cluster/lc_2/out
T_18_23_sp4_v_t_36
T_19_23_sp4_h_l_1
T_21_23_lc_trk_g3_4
T_21_23_wire_logic_cluster/lc_4/in_3

T_18_24_wire_logic_cluster/lc_2/out
T_18_23_sp4_v_t_36
T_19_23_sp4_h_l_1
T_20_23_lc_trk_g2_1
T_20_23_wire_logic_cluster/lc_2/in_3

End 

Net : comm_cmd_5
T_18_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_21_16_sp4_v_t_36
T_22_16_sp4_h_l_6
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_21_16_sp4_v_t_36
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_15_17_0_
T_19_23_wire_logic_cluster/carry_in_mux/cout
T_19_23_wire_logic_cluster/lc_0/in_3

Net : n12220
T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_0/cen

End 

Net : acadc_skipCount_14
T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_47
T_17_18_sp4_v_t_36
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_3/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_7/in_0

End 

Net : comm_cmd_6
T_17_20_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_1/in_3

T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_39
T_18_16_sp4_h_l_7
T_22_16_sp4_h_l_7
T_22_16_lc_trk_g1_2
T_22_16_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_39
T_18_16_sp4_h_l_7
T_22_16_sp4_h_l_7
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_1/in_1

T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_1/in_0

End 

Net : n19612
T_16_25_wire_logic_cluster/lc_1/cout
T_16_25_wire_logic_cluster/lc_2/in_3

Net : n12228
T_17_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_7
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_7
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_5/in_3

End 

Net : n20850
T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : n2358_cascade_
T_17_16_wire_logic_cluster/lc_0/ltout
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : n20852
T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : n14671
T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_7
T_16_22_sp4_v_t_37
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

T_15_26_wire_logic_cluster/lc_7/out
T_13_26_sp4_h_l_11
T_16_22_sp4_v_t_40
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_5/s_r

End 

Net : n11654
T_14_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_43
T_15_26_lc_trk_g0_6
T_15_26_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_39
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_14_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_2
T_16_23_sp4_v_t_42
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

End 

Net : n19630
T_18_24_wire_logic_cluster/lc_5/cout
T_18_24_wire_logic_cluster/lc_6/in_3

Net : n7_adj_1564
T_18_24_wire_logic_cluster/lc_6/out
T_19_25_lc_trk_g3_6
T_19_25_wire_logic_cluster/lc_2/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_19_24_lc_trk_g0_6
T_19_24_wire_logic_cluster/lc_3/in_3

End 

Net : data_index_9_N_216_6
T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6
T_25_7_upADDR_6
T_25_7_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_14_25_sp12_h_l_0
T_13_13_sp12_v_t_23
T_2_13_sp12_h_l_0
T_8_13_lc_trk_g0_7
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6
T_8_11_upADDR_6
T_8_11_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_14_25_sp12_h_l_0
T_13_13_sp12_v_t_23
T_2_13_sp12_h_l_0
T_8_13_lc_trk_g0_7
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6

T_19_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_4
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6

End 

Net : comm_state_0
T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_19_sp4_v_t_38
T_17_22_lc_trk_g2_6
T_17_22_input_2_6
T_17_22_wire_logic_cluster/lc_6/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_19_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_19_sp4_v_t_38
T_19_19_sp4_h_l_8
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_5/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_5/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_4_sp12_v_t_22
T_19_16_sp12_h_l_1
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_18_17_sp4_v_t_47
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_19_sp4_v_t_38
T_19_19_sp4_h_l_8
T_22_15_sp4_v_t_39
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_0/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_14_15_sp12_h_l_1
T_13_15_sp12_v_t_22
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_19_sp4_v_t_38
T_19_19_sp4_h_l_8
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_19_sp4_v_t_38
T_19_19_sp4_h_l_8
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_18_17_sp4_v_t_47
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_7/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_15_17_sp4_h_l_10
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_14_15_sp12_h_l_1
T_23_15_lc_trk_g0_5
T_23_15_input_2_5
T_23_15_wire_logic_cluster/lc_5/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_18_17_sp4_v_t_47
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_5/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_3/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_15_17_sp4_h_l_10
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_18_17_sp4_v_t_47
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_1/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_14_15_sp12_h_l_1
T_23_15_lc_trk_g0_5
T_23_15_wire_logic_cluster/lc_7/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_0/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_18_17_sp4_v_t_47
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_0/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_0/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_14_15_sp12_h_l_1
T_23_15_lc_trk_g0_5
T_23_15_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_2/in_3

End 

Net : n4_adj_1643
T_19_15_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_5/in_3

End 

Net : n20801_cascade_
T_19_14_wire_logic_cluster/lc_5/ltout
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : n20939
T_19_16_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g1_5
T_19_15_wire_logic_cluster/lc_7/in_3

End 

Net : n19631
T_18_24_wire_logic_cluster/lc_6/cout
T_18_24_wire_logic_cluster/lc_7/in_3

Net : data_index_9_N_216_7
T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7
T_25_7_upADDR_7
T_25_7_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_16_13_sp12_v_t_22
T_5_13_sp12_h_l_1
T_8_13_lc_trk_g1_1
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7
T_8_11_upADDR_7
T_8_11_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_16_13_sp12_v_t_22
T_5_13_sp12_h_l_1
T_8_13_lc_trk_g1_1
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7

T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7

End 

Net : n7_adj_1562
T_18_24_wire_logic_cluster/lc_7/out
T_19_25_lc_trk_g3_7
T_19_25_wire_logic_cluster/lc_7/in_3

T_18_24_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_38
T_19_25_sp4_h_l_9
T_20_25_lc_trk_g3_1
T_20_25_input_2_2
T_20_25_wire_logic_cluster/lc_2/in_2

End 

Net : acadc_skipCount_4
T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_36
T_16_23_sp4_h_l_1
T_19_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g3_2
T_22_19_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_2/in_3

End 

Net : n18_adj_1609
T_15_24_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_2/in_0

End 

Net : n19611
T_16_25_wire_logic_cluster/lc_0/cout
T_16_25_wire_logic_cluster/lc_1/in_3

Net : n20801
T_19_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_2/in_3

End 

Net : n20964
T_19_14_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_2/cen

End 

Net : n7
T_18_24_wire_logic_cluster/lc_0/out
T_18_20_sp12_v_t_23
T_18_23_lc_trk_g3_3
T_18_23_wire_logic_cluster/lc_2/in_0

T_18_24_wire_logic_cluster/lc_0/out
T_18_20_sp12_v_t_23
T_18_23_lc_trk_g3_3
T_18_23_wire_logic_cluster/lc_3/in_1

End 

Net : data_index_9_N_216_0
T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0
T_25_7_upADDR_0
T_25_7_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_13_23_sp12_h_l_0
T_12_11_sp12_v_t_23
T_12_13_sp4_v_t_43
T_9_13_sp4_h_l_0
T_8_13_lc_trk_g1_0
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_13_23_sp12_h_l_0
T_12_11_sp12_v_t_23
T_12_13_sp4_v_t_43
T_9_13_sp4_h_l_0
T_8_13_lc_trk_g1_0
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_sp4_h_l_9
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

End 

Net : acadc_skipCount_1
T_14_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_0/in_3

T_14_24_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_44
T_16_20_sp4_h_l_2
T_19_16_sp4_v_t_45
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g1_4
T_14_24_wire_logic_cluster/lc_4/in_3

End 

Net : comm_cmd_3
T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp12_v_t_22
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_18_23_sp4_h_l_0
T_18_23_lc_trk_g0_5
T_18_23_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_15_sp4_v_t_39
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_14_20_sp4_h_l_0
T_10_20_sp4_h_l_8
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_14_20_sp4_h_l_0
T_10_20_sp4_h_l_8
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_14_16_sp4_h_l_7
T_13_12_sp4_v_t_37
T_10_12_sp4_h_l_6
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_12_7_sp12_v_t_22
T_12_12_sp4_v_t_40
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_47
T_17_13_sp4_v_t_43
T_14_13_sp4_h_l_0
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_14_16_sp4_h_l_7
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_47
T_14_21_sp4_h_l_3
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_47
T_17_13_sp4_v_t_43
T_14_13_sp4_h_l_0
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_15_15_sp4_v_t_47
T_15_11_sp4_v_t_36
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_39
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_15_sp4_v_t_43
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_15_sp4_v_t_43
T_23_17_lc_trk_g2_6
T_23_17_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_19_sp4_v_t_43
T_23_20_lc_trk_g2_3
T_23_20_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_15_sp4_v_t_43
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_15_sp4_v_t_43
T_23_17_lc_trk_g2_6
T_23_17_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g3_2
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_15_sp4_v_t_43
T_23_18_lc_trk_g1_3
T_23_18_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_19_sp4_v_t_43
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_15_sp4_v_t_39
T_20_17_lc_trk_g1_2
T_20_17_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_23_15_sp4_v_t_43
T_23_18_lc_trk_g1_3
T_23_18_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_24_7_sp12_v_t_22
T_24_18_lc_trk_g2_2
T_24_18_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_15_sp4_v_t_39
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_39
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_19_15_sp4_v_t_47
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_21_15_sp4_v_t_39
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_1
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_24_7_sp12_v_t_22
T_24_18_lc_trk_g2_2
T_24_18_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_23_19_lc_trk_g1_6
T_23_19_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_2
T_20_19_lc_trk_g2_7
T_20_19_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipCount_8
T_16_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g2_3
T_15_23_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp12_v_t_22
T_17_22_sp12_h_l_1
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_6
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_12_19_0_
T_16_25_wire_logic_cluster/carry_in_mux/cout
T_16_25_wire_logic_cluster/lc_0/in_3

Net : n12136_cascade_
T_22_16_wire_logic_cluster/lc_3/ltout
T_22_16_wire_logic_cluster/lc_4/in_2

End 

Net : n21352_cascade_
T_22_16_wire_logic_cluster/lc_1/ltout
T_22_16_wire_logic_cluster/lc_2/in_2

End 

Net : n18984
T_23_16_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g2_0
T_22_16_wire_logic_cluster/lc_1/in_3

End 

Net : n14771
T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_5/s_r

End 

Net : n12_cascade_
T_22_16_wire_logic_cluster/lc_2/ltout
T_22_16_wire_logic_cluster/lc_3/in_2

End 

Net : n30_adj_1531
T_14_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_8
T_19_21_sp4_h_l_11
T_22_17_sp4_v_t_46
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_0/in_3

End 

Net : n22366_cascade_
T_14_21_wire_logic_cluster/lc_3/ltout
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : eis_end
T_15_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_7/in_3

T_15_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_6/in_0

End 

Net : n26_adj_1530
T_15_22_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_2/in_3

End 

Net : n22363_cascade_
T_14_21_wire_logic_cluster/lc_2/ltout
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : n10717
T_17_18_wire_logic_cluster/lc_6/out
T_17_12_sp12_v_t_23
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_6/out
T_17_12_sp12_v_t_23
T_17_21_lc_trk_g3_7
T_17_21_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_41
T_14_20_sp4_h_l_9
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : comm_cmd_1
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_21_21_lc_trk_g2_5
T_21_21_input_2_7
T_21_21_wire_logic_cluster/lc_7/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_18_21_sp4_v_t_47
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_3
T_11_18_sp4_h_l_11
T_10_18_sp4_v_t_40
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_4/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_3
T_11_18_sp4_h_l_11
T_10_18_sp4_v_t_46
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_7/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_18_sp4_v_t_43
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_18_sp4_v_t_43
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_sp4_v_t_39
T_19_24_lc_trk_g1_2
T_19_24_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_16_18_sp4_v_t_46
T_16_22_sp4_v_t_42
T_15_24_lc_trk_g0_7
T_15_24_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_23_21_sp4_h_l_11
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_18_sp4_v_t_43
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_23_20_lc_trk_g0_5
T_23_20_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_17_sp12_v_t_22
T_17_24_lc_trk_g3_2
T_17_24_input_2_3
T_17_24_wire_logic_cluster/lc_3/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_6/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_18_sp4_v_t_43
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_7/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_20_21_lc_trk_g2_0
T_20_21_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_23_21_sp4_h_l_11
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_15_21_sp4_h_l_7
T_14_21_lc_trk_g0_7
T_14_21_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_45
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_13_18_sp4_v_t_43
T_12_20_lc_trk_g0_6
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_sp4_v_t_39
T_20_18_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_4/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_45
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_17_lc_trk_g1_6
T_20_17_input_2_7
T_20_17_wire_logic_cluster/lc_7/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_23_21_lc_trk_g3_0
T_23_21_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_sp4_v_t_39
T_20_18_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_7/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_15_21_sp4_h_l_7
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_20_21_lc_trk_g2_0
T_20_21_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_23_21_sp4_h_l_11
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_13_14_sp4_v_t_39
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_17_sp12_v_t_22
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_4/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_sp4_v_t_39
T_20_18_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_23_20_lc_trk_g0_5
T_23_20_wire_logic_cluster/lc_4/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_46
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_22_20_lc_trk_g1_7
T_22_20_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_3
T_19_18_sp4_h_l_6
T_22_18_sp4_v_t_43
T_21_20_lc_trk_g0_6
T_21_20_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_sp4_v_t_39
T_20_18_sp4_v_t_40
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_17_lc_trk_g0_6
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_46
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_3
T_19_18_sp4_h_l_6
T_22_18_sp4_v_t_43
T_21_20_lc_trk_g0_6
T_21_20_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_21_18_sp4_h_l_2
T_23_18_lc_trk_g3_7
T_23_18_wire_logic_cluster/lc_7/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_17_lc_trk_g1_6
T_20_17_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_22_20_lc_trk_g0_7
T_22_20_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_21_sp4_h_l_8
T_22_17_sp4_v_t_39
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_6/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_21_18_sp4_h_l_2
T_23_18_lc_trk_g3_7
T_23_18_input_2_0
T_23_18_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_45
T_24_18_lc_trk_g1_0
T_24_18_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_21_22_sp4_h_l_11
T_24_18_sp4_v_t_40
T_24_14_sp4_v_t_45
T_24_18_lc_trk_g1_0
T_24_18_input_2_1
T_24_18_wire_logic_cluster/lc_1/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_17_lc_trk_g1_6
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_19_17_sp4_h_l_2
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_21_18_sp4_h_l_2
T_23_18_lc_trk_g3_7
T_23_18_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : comm_cmd_2
T_18_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_19_21_sp4_h_l_5
T_21_21_lc_trk_g2_0
T_21_21_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_18_21_sp4_v_t_42
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_0
T_14_12_sp4_v_t_40
T_11_12_sp4_h_l_11
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_19_21_sp4_h_l_5
T_22_21_sp4_v_t_47
T_21_22_lc_trk_g3_7
T_21_22_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_16_18_sp12_h_l_1
T_15_18_sp12_v_t_22
T_15_24_lc_trk_g3_5
T_15_24_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_0
T_11_16_sp4_h_l_8
T_10_12_sp4_v_t_45
T_10_13_lc_trk_g3_5
T_10_13_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_19_21_sp4_h_l_5
T_23_21_sp4_h_l_5
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_20_sp4_h_l_6
T_11_20_sp4_h_l_6
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_47
T_19_21_sp4_v_t_43
T_19_24_lc_trk_g1_3
T_19_24_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_15_19_sp4_h_l_3
T_11_19_sp4_h_l_6
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_0
T_11_16_sp4_h_l_8
T_10_12_sp4_v_t_45
T_10_13_lc_trk_g3_5
T_10_13_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_15_21_sp4_h_l_11
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_20_sp4_h_l_6
T_11_20_sp4_h_l_6
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_19_20_sp4_h_l_6
T_23_20_sp4_h_l_2
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_15_21_sp4_h_l_11
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_14_sp4_v_t_38
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_20_sp4_h_l_6
T_11_20_sp4_h_l_6
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_16_18_sp12_h_l_1
T_15_6_sp12_v_t_22
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_15_21_sp4_h_l_11
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_20_sp4_h_l_6
T_11_20_sp4_h_l_6
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_0
T_11_16_sp4_h_l_8
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_17_14_sp4_v_t_38
T_16_16_lc_trk_g1_3
T_16_16_input_2_6
T_16_16_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_15_21_sp4_h_l_11
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_19_20_sp4_h_l_6
T_23_20_sp4_h_l_2
T_24_20_lc_trk_g3_2
T_24_20_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_22_19_sp4_v_t_38
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_19_20_sp4_h_l_6
T_23_20_sp4_h_l_2
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_22_19_sp4_v_t_38
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_23_19_sp4_h_l_11
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_21_22_lc_trk_g1_0
T_21_22_input_2_7
T_21_22_wire_logic_cluster/lc_7/in_2

T_18_18_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_39
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_19_20_sp4_h_l_6
T_23_20_sp4_h_l_2
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_19_17_sp4_h_l_11
T_23_17_sp4_h_l_7
T_23_17_lc_trk_g1_2
T_23_17_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_43
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_22_19_sp4_v_t_38
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_23_19_sp4_h_l_11
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_16_18_sp12_h_l_1
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_22_19_sp4_v_t_38
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_23_19_sp4_h_l_11
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_14_sp4_v_t_38
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_21_18_sp4_v_t_45
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_3
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_9
T_23_19_sp4_h_l_5
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_16_18_sp12_h_l_1
T_23_18_lc_trk_g0_1
T_23_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g3_7
T_19_17_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_16_18_sp12_h_l_1
T_24_18_lc_trk_g1_2
T_24_18_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_7/out
T_16_18_sp12_h_l_1
T_24_18_lc_trk_g1_2
T_24_18_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_sp4_h_l_3
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_7/in_3

End 

Net : n22270
T_23_17_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_4/in_3

End 

Net : n26_adj_1502_cascade_
T_23_17_wire_logic_cluster/lc_2/ltout
T_23_17_wire_logic_cluster/lc_3/in_2

End 

Net : n21055
T_23_17_wire_logic_cluster/lc_3/out
T_23_17_lc_trk_g0_3
T_23_17_wire_logic_cluster/lc_0/in_3

End 

Net : n22267_cascade_
T_23_17_wire_logic_cluster/lc_0/ltout
T_23_17_wire_logic_cluster/lc_1/in_2

End 

Net : data_cntvec_7
T_19_22_wire_logic_cluster/lc_7/out
T_19_17_sp12_v_t_22
T_20_17_sp12_h_l_1
T_23_17_lc_trk_g0_1
T_23_17_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_7/in_1

End 

Net : n21178
T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g0_3
T_22_18_wire_logic_cluster/lc_0/in_3

End 

Net : n26_adj_1507_cascade_
T_22_18_wire_logic_cluster/lc_2/ltout
T_22_18_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_6
T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_20_21_sp4_h_l_9
T_23_17_sp4_v_t_44
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g1_6
T_19_22_wire_logic_cluster/lc_6/in_1

End 

Net : n22225_cascade_
T_22_18_wire_logic_cluster/lc_0/ltout
T_22_18_wire_logic_cluster/lc_1/in_2

End 

Net : n22228
T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g2_1
T_22_18_wire_logic_cluster/lc_4/in_3

End 

Net : n19601
T_19_22_wire_logic_cluster/lc_6/cout
T_19_22_wire_logic_cluster/lc_7/in_3

Net : comm_cmd_0
T_17_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g0_1
T_21_21_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_13_sp4_v_t_47
T_21_9_sp4_v_t_43
T_22_9_sp4_h_l_11
T_24_9_lc_trk_g3_6
T_24_9_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_20_sp4_v_t_37
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_14_17_sp4_h_l_7
T_13_13_sp4_v_t_37
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_14_17_sp4_h_l_7
T_13_13_sp4_v_t_37
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_13_sp4_v_t_47
T_21_9_sp4_v_t_43
T_22_9_sp4_h_l_11
T_21_9_lc_trk_g0_3
T_21_9_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_6_15_sp12_h_l_0
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_10_18_sp4_h_l_10
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_5_sp12_v_t_23
T_11_9_sp4_v_t_41
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_21_lc_trk_g2_7
T_12_21_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_13_sp4_v_t_47
T_21_9_sp4_v_t_43
T_21_5_sp4_v_t_39
T_21_8_lc_trk_g0_7
T_21_8_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_21_sp4_v_t_37
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_5_sp12_v_t_23
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_5
T_14_20_sp4_v_t_40
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_14_22_sp4_h_l_8
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_13_21_lc_trk_g1_7
T_13_21_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_5
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_21_sp4_v_t_37
T_21_22_lc_trk_g2_5
T_21_22_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_20_sp4_v_t_37
T_19_24_sp4_h_l_0
T_19_24_lc_trk_g1_5
T_19_24_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_20_sp4_v_t_37
T_15_24_sp4_h_l_0
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_5_sp12_v_t_23
T_11_9_sp4_v_t_41
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_21_sp4_v_t_37
T_22_25_sp4_h_l_6
T_24_25_lc_trk_g3_3
T_24_25_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_17_24_lc_trk_g2_7
T_17_24_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_14_sp4_h_l_9
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_14_sp4_h_l_9
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_5
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g0_1
T_21_21_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_23_17_sp12_v_t_23
T_23_24_lc_trk_g2_3
T_23_24_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_22_21_sp4_h_l_3
T_22_21_lc_trk_g0_6
T_22_21_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_13_21_lc_trk_g1_7
T_13_21_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_22_22_sp4_h_l_9
T_22_22_lc_trk_g0_4
T_22_22_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_14_17_sp4_h_l_7
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_23_17_sp12_v_t_23
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_25_17_sp4_v_t_40
T_24_19_lc_trk_g1_5
T_24_19_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_25_17_sp4_v_t_40
T_24_20_lc_trk_g3_0
T_24_20_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_20_sp4_v_t_37
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_40
T_15_13_sp4_h_l_11
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_5
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_25_17_sp4_v_t_40
T_24_19_lc_trk_g1_5
T_24_19_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_9
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_5
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_5
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_40
T_15_13_sp4_h_l_11
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_22_21_sp4_h_l_3
T_22_21_lc_trk_g0_6
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_23_17_sp12_v_t_23
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_9
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_23_17_sp12_v_t_23
T_23_17_sp4_v_t_45
T_22_19_lc_trk_g0_3
T_22_19_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_44
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_9
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_40
T_15_13_sp4_h_l_11
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_21_17_sp4_v_t_44
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_4
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_5
T_24_18_lc_trk_g2_0
T_24_18_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_22_18_sp4_h_l_5
T_24_18_lc_trk_g2_0
T_24_18_input_2_0
T_24_18_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_23_17_sp12_v_t_23
T_23_19_lc_trk_g2_4
T_23_19_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_2/in_0

End 

Net : comm_state_2
T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_20_19_sp4_v_t_46
T_17_23_sp4_h_l_4
T_17_23_lc_trk_g0_1
T_17_23_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_6/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_20_19_sp4_v_t_46
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_15_sp4_v_t_36
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_4/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_17_19_sp4_h_l_4
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_7/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_20_18_sp4_h_l_7
T_19_18_sp4_v_t_36
T_16_22_sp4_h_l_6
T_12_22_sp4_h_l_6
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_6/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_4
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_6/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_17_19_sp4_h_l_4
T_16_19_sp4_v_t_47
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_7/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_17_19_sp4_h_l_4
T_16_19_sp4_v_t_47
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_4
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_43
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_20_18_sp4_h_l_7
T_19_18_sp4_v_t_36
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_36
T_18_19_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_6/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_20_19_sp4_v_t_46
T_17_23_sp4_h_l_4
T_17_23_lc_trk_g0_1
T_17_23_wire_logic_cluster/lc_6/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_36
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_15_sp4_v_t_36
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_7/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_11_sp4_v_t_40
T_20_13_lc_trk_g2_5
T_20_13_input_2_5
T_20_13_wire_logic_cluster/lc_5/in_2

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_36
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_20_18_sp4_h_l_7
T_19_18_sp4_v_t_36
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_20_19_sp4_v_t_46
T_17_23_sp4_h_l_4
T_17_23_lc_trk_g0_1
T_17_23_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_20_18_sp4_h_l_7
T_19_18_sp4_v_t_36
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_23_22_sp4_v_t_44
T_22_23_lc_trk_g3_4
T_22_23_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_15_sp4_v_t_46
T_17_19_sp4_h_l_4
T_16_19_sp4_v_t_47
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_6/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_20_22_sp4_h_l_6
T_21_22_lc_trk_g3_6
T_21_22_input_2_1
T_21_22_wire_logic_cluster/lc_1/in_2

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_11_sp4_v_t_40
T_20_13_lc_trk_g2_5
T_20_13_input_2_7
T_20_13_wire_logic_cluster/lc_7/in_2

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_36
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_14_15_sp4_v_t_36
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_23_18_sp4_v_t_36
T_20_18_sp4_h_l_7
T_19_18_sp4_v_t_36
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_11_sp4_v_t_40
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_5
T_20_11_sp4_v_t_40
T_20_13_lc_trk_g3_5
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_18_15_lc_trk_g0_7
T_18_15_wire_logic_cluster/lc_6/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_23_7_sp12_v_t_23
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_41
T_24_17_lc_trk_g1_1
T_24_17_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_36
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_18_15_lc_trk_g0_7
T_18_15_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_3/in_1

End 

Net : n19625
T_18_24_wire_logic_cluster/lc_0/cout
T_18_24_wire_logic_cluster/lc_1/in_3

Net : n7_adj_1572
T_18_24_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g1_1
T_18_25_wire_logic_cluster/lc_4/in_0

T_18_24_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g2_1
T_17_24_wire_logic_cluster/lc_2/in_3

End 

Net : data_index_9_N_216_1
T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1
T_25_7_upADDR_1
T_25_7_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g2_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

End 

Net : n19600
T_19_22_wire_logic_cluster/lc_5/cout
T_19_22_wire_logic_cluster/lc_6/in_3

Net : n8813
T_18_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_4/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_10
T_22_23_sp4_v_t_38
T_22_24_lc_trk_g3_6
T_22_24_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_10
T_20_23_lc_trk_g3_2
T_20_23_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_20_25_lc_trk_g3_2
T_20_25_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_1/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_19_25_sp4_h_l_2
T_19_25_lc_trk_g1_7
T_19_25_wire_logic_cluster/lc_3/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g3_5
T_18_23_wire_logic_cluster/lc_1/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g3_5
T_18_23_wire_logic_cluster/lc_0/in_0

End 

Net : n17489
T_19_24_wire_logic_cluster/lc_4/out
T_18_24_sp4_h_l_0
T_22_24_sp4_h_l_0
T_25_24_sp4_v_t_37
T_24_25_lc_trk_g2_5
T_24_25_wire_logic_cluster/lc_4/in_1

T_19_24_wire_logic_cluster/lc_4/out
T_18_24_sp4_h_l_0
T_22_24_sp4_h_l_3
T_21_20_sp4_v_t_45
T_20_22_lc_trk_g0_3
T_20_22_input_2_1
T_20_22_wire_logic_cluster/lc_1/in_2

End 

Net : n11338_cascade_
T_18_23_wire_logic_cluster/lc_4/ltout
T_18_23_wire_logic_cluster/lc_5/in_2

End 

Net : n19594
T_15_20_wire_logic_cluster/lc_0/cout
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : n8_adj_1567
T_22_24_wire_logic_cluster/lc_2/out
T_22_25_lc_trk_g0_2
T_22_25_wire_logic_cluster/lc_5/in_1

T_22_24_wire_logic_cluster/lc_2/out
T_17_24_sp12_h_l_0
T_5_24_sp12_h_l_0
T_14_24_lc_trk_g0_4
T_14_24_wire_logic_cluster/lc_0/in_0

End 

Net : comm_state_1
T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_23_lc_trk_g1_5
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_23_16_lc_trk_g2_4
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_14_15_sp4_h_l_5
T_13_15_sp4_v_t_46
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_23_15_sp4_v_t_39
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_22_17_lc_trk_g1_1
T_22_17_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_46
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_23_15_sp4_v_t_39
T_23_19_sp4_v_t_47
T_22_21_lc_trk_g2_2
T_22_21_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_23_15_sp4_v_t_39
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_16_19_sp4_h_l_9
T_15_15_sp4_v_t_44
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_16_19_sp4_h_l_9
T_15_15_sp4_v_t_44
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_23_19_sp4_v_t_41
T_22_23_lc_trk_g1_4
T_22_23_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_14_15_sp4_h_l_5
T_13_15_sp4_v_t_46
T_13_19_sp4_v_t_46
T_12_22_lc_trk_g3_6
T_12_22_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_23_16_lc_trk_g2_4
T_23_16_input_2_4
T_23_16_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_22_17_lc_trk_g1_1
T_22_17_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_46
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_lc_trk_g1_2
T_23_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_22_lc_trk_g0_4
T_21_22_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_46
T_20_13_lc_trk_g2_3
T_20_13_input_2_1
T_20_13_wire_logic_cluster/lc_1/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_22_16_lc_trk_g2_4
T_22_16_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g1_5
T_19_14_input_2_4
T_19_14_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_18_19_sp4_h_l_6
T_21_19_sp4_v_t_46
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_46
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_16_19_sp4_h_l_9
T_15_15_sp4_v_t_44
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_input_2_3
T_19_15_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_lc_trk_g1_2
T_23_15_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_23_15_sp4_v_t_39
T_23_19_sp4_v_t_47
T_23_20_lc_trk_g2_7
T_23_20_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_23_19_sp4_v_t_41
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_21_lc_trk_g2_1
T_21_21_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_23_15_sp4_v_t_39
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g0_5
T_19_14_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_36
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_23_15_sp4_v_t_39
T_22_19_lc_trk_g1_2
T_22_19_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_22_15_sp12_v_t_22
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_24_15_sp4_h_l_1
T_23_15_sp4_v_t_36
T_23_18_lc_trk_g1_4
T_23_18_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_lc_trk_g1_2
T_23_15_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_41
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_0/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_18_15_sp4_h_l_2
T_17_11_sp4_v_t_42
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_0/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_20_18_sp4_h_l_1
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_46
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_47
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_2/in_3

End 

Net : n19599
T_19_22_wire_logic_cluster/lc_4/cout
T_19_22_wire_logic_cluster/lc_5/in_3

Net : data_cntvec_11
T_19_23_wire_logic_cluster/lc_3/out
T_20_19_sp4_v_t_42
T_20_21_lc_trk_g3_7
T_20_21_wire_logic_cluster/lc_1/in_3

T_19_23_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_1/in_1

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_3/in_1

End 

Net : n26_adj_1544_cascade_
T_20_21_wire_logic_cluster/lc_1/ltout
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : n22309
T_21_22_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_38
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_5/in_3

End 

Net : n21085
T_20_21_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_7/in_3

End 

Net : n22312_cascade_
T_21_20_wire_logic_cluster/lc_5/ltout
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : n8_adj_1571
T_20_23_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g0_1
T_21_23_wire_logic_cluster/lc_4/in_1

End 

Net : n1264_cascade_
T_19_15_wire_logic_cluster/lc_6/ltout
T_19_15_wire_logic_cluster/lc_7/in_2

End 

Net : n8_adj_1561
T_20_25_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g2_0
T_19_25_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_sp4_h_l_5
T_16_25_sp4_h_l_8
T_18_25_lc_trk_g2_5
T_18_25_wire_logic_cluster/lc_2/in_1

End 

Net : n20804
T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp12_v_t_23
T_18_16_sp12_h_l_0
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_2/in_3

T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp12_v_t_23
T_18_16_sp12_h_l_0
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_7/in_0

T_17_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_7/in_0

T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp12_v_t_23
T_18_16_sp12_h_l_0
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_4/in_3

End 

Net : n12092
T_23_16_wire_logic_cluster/lc_2/out
T_21_16_sp4_h_l_1
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_7/in_0

End 

Net : n22324
T_11_20_wire_logic_cluster/lc_3/out
T_11_20_sp4_h_l_11
T_15_20_sp4_h_l_7
T_19_20_sp4_h_l_10
T_22_16_sp4_v_t_47
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_1/in_1

End 

Net : n22321_cascade_
T_11_20_wire_logic_cluster/lc_2/ltout
T_11_20_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_iac_21
T_25_9_wire_bram/ram/RDATA_13
T_23_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_19_13_sp4_h_l_6
T_18_13_sp4_v_t_43
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : n21124
T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_1
T_12_17_sp4_v_t_36
T_11_20_lc_trk_g2_4
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_iac_23
T_25_7_wire_bram/ram/RDATA_13
T_25_6_sp4_v_t_36
T_24_9_lc_trk_g2_4
T_24_9_wire_logic_cluster/lc_2/in_0

End 

Net : n21364
T_24_9_wire_logic_cluster/lc_2/out
T_19_9_sp12_h_l_0
T_30_9_sp12_v_t_23
T_19_21_sp12_h_l_0
T_7_21_sp12_h_l_0
T_14_21_lc_trk_g0_0
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_11_14_0_
T_15_20_wire_logic_cluster/carry_in_mux/cout
T_15_20_wire_logic_cluster/lc_0/in_3

Net : n8_adj_1565
T_19_24_wire_logic_cluster/lc_2/out
T_19_23_sp4_v_t_36
T_19_25_lc_trk_g3_1
T_19_25_input_2_2
T_19_25_wire_logic_cluster/lc_2/in_2

End 

Net : n10697
T_17_21_wire_logic_cluster/lc_3/out
T_11_21_sp12_h_l_1
T_22_9_sp12_v_t_22
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_6/in_1

T_17_21_wire_logic_cluster/lc_3/out
T_11_21_sp12_h_l_1
T_22_9_sp12_v_t_22
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_1/in_0

T_17_21_wire_logic_cluster/lc_3/out
T_11_21_sp12_h_l_1
T_22_9_sp12_v_t_22
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : n20850_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : n12085_cascade_
T_17_16_wire_logic_cluster/lc_3/ltout
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : n31_adj_1613_cascade_
T_17_16_wire_logic_cluster/lc_2/ltout
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : eis_stop
T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_21_sp4_v_t_36
T_15_25_lc_trk_g1_1
T_15_25_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_5/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_45
T_17_24_lc_trk_g2_0
T_17_24_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_6/in_0

End 

Net : n14764
T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_5/s_r

End 

Net : n19598
T_19_22_wire_logic_cluster/lc_3/cout
T_19_22_wire_logic_cluster/lc_4/in_3

Net : n21369
T_19_14_wire_logic_cluster/lc_7/out
T_19_15_lc_trk_g0_7
T_19_15_wire_logic_cluster/lc_4/in_3

End 

Net : n21341
T_21_21_wire_logic_cluster/lc_7/out
T_21_21_sp4_h_l_3
T_24_17_sp4_v_t_38
T_24_13_sp4_v_t_43
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/in_1

End 

Net : n12136
T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

End 

Net : n4_adj_1586
T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g1_4
T_19_14_wire_logic_cluster/lc_6/in_1

End 

Net : n19597
T_19_22_wire_logic_cluster/lc_2/cout
T_19_22_wire_logic_cluster/lc_3/in_3

Net : n8_adj_1573
T_17_24_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g2_1
T_18_25_wire_logic_cluster/lc_4/in_3

End 

Net : n8_adj_1563
T_19_24_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g1_0
T_19_25_wire_logic_cluster/lc_7/in_0

T_19_24_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g3_0
T_20_25_wire_logic_cluster/lc_2/in_1

End 

Net : n8_adj_1559_cascade_
T_19_25_wire_logic_cluster/lc_3/ltout
T_19_25_wire_logic_cluster/lc_4/in_2

End 

Net : n12226
T_19_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_39
T_21_17_sp4_h_l_8
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_39
T_21_13_sp4_h_l_2
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_39
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_19_19_sp4_v_t_39
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_23_16_lc_trk_g0_6
T_23_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_39
T_21_13_sp4_h_l_2
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_39
T_21_13_sp4_h_l_2
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp12_h_l_1
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

End 

Net : n20843
T_22_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g0_4
T_22_17_input_2_2
T_22_17_wire_logic_cluster/lc_2/in_2

T_22_17_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_11
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_3/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_3/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_3/in_1

End 

Net : comm_clear
T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_23_14_sp4_h_l_1
T_24_14_lc_trk_g3_1
T_24_14_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_22_13_sp4_h_l_9
T_25_13_sp4_v_t_44
T_24_16_lc_trk_g3_4
T_24_16_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_12_lc_trk_g2_3
T_14_12_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_37
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_11
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_11
T_20_14_lc_trk_g2_3
T_20_14_input_2_7
T_20_14_wire_logic_cluster/lc_7/in_2

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_11
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_5
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_37
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_input_2_0
T_20_10_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_12_lc_trk_g2_3
T_14_12_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_input_2_4
T_20_10_wire_logic_cluster/lc_4/in_2

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_45
T_18_15_sp4_v_t_45
T_19_19_sp4_h_l_2
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_45
T_18_15_sp4_v_t_45
T_19_19_sp4_h_l_2
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n14603
T_18_17_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_45
T_19_10_sp4_v_t_46
T_16_10_sp4_h_l_11
T_15_10_lc_trk_g0_3
T_15_10_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_2/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_45
T_20_18_sp4_h_l_2
T_16_18_sp4_h_l_2
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_37
T_19_12_sp4_v_t_38
T_16_12_sp4_h_l_9
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_7_sp12_v_t_23
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.data_tx_7__N_774
T_18_17_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_46
T_18_10_sp4_v_t_39
T_15_10_sp4_h_l_8
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_46
T_19_14_sp4_h_l_4
T_18_10_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_38
T_18_12_sp4_v_t_46
T_15_12_sp4_h_l_5
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_5/s_r

End 

Net : n19592
T_15_19_wire_logic_cluster/lc_6/cout
T_15_19_wire_logic_cluster/lc_7/in_3

Net : n21037
T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_40
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

End 

Net : n19596
T_19_22_wire_logic_cluster/lc_1/cout
T_19_22_wire_logic_cluster/lc_2/in_3

Net : n8_adj_1532_cascade_
T_18_23_wire_logic_cluster/lc_1/ltout
T_18_23_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.data_tx_7__N_766
T_18_17_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_44
T_20_13_sp4_h_l_9
T_16_13_sp4_h_l_0
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_43
T_16_21_sp4_v_t_44
T_16_17_sp4_v_t_44
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_18_17_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_36
T_19_11_sp4_v_t_36
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_5/s_r

End 

Net : n8813_cascade_
T_18_23_wire_logic_cluster/lc_5/ltout
T_18_23_wire_logic_cluster/lc_6/in_2

End 

Net : n8_adj_1569
T_18_23_wire_logic_cluster/lc_6/out
T_19_24_lc_trk_g3_6
T_19_24_wire_logic_cluster/lc_6/in_3

T_18_23_wire_logic_cluster/lc_6/out
T_19_22_sp4_v_t_45
T_20_22_sp4_h_l_1
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_4/in_0

End 

Net : n19783
T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_23_15_sp4_v_t_41
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_6/in_0

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_sp12_h_l_1
T_19_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_23_15_sp4_v_t_41
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_1/in_1

End 

Net : n19591
T_15_19_wire_logic_cluster/lc_5/cout
T_15_19_wire_logic_cluster/lc_6/in_3

Net : n19595
T_19_22_wire_logic_cluster/lc_0/cout
T_19_22_wire_logic_cluster/lc_1/in_3

Net : n22243
T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g1_4
T_20_19_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_iac_20
T_25_10_wire_bram/ram/RDATA_5
T_25_9_sp4_v_t_36
T_22_9_sp4_h_l_7
T_21_9_lc_trk_g0_7
T_21_9_wire_logic_cluster/lc_0/in_1

End 

Net : n30_adj_1542_cascade_
T_20_19_wire_logic_cluster/lc_6/ltout
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : n21569
T_21_9_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_45
T_21_11_sp4_v_t_45
T_21_15_sp4_v_t_45
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_4/in_0

End 

Net : n22246
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_6/in_1

End 

Net : n22432_cascade_
T_22_20_wire_logic_cluster/lc_4/ltout
T_22_20_wire_logic_cluster/lc_5/in_2

End 

Net : n30_adj_1520_cascade_
T_22_20_wire_logic_cluster/lc_5/ltout
T_22_20_wire_logic_cluster/lc_6/in_2

End 

Net : n22429_cascade_
T_22_20_wire_logic_cluster/lc_3/ltout
T_22_20_wire_logic_cluster/lc_4/in_2

End 

Net : n26_adj_1519
T_22_21_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g0_0
T_22_20_wire_logic_cluster/lc_3/in_1

End 

Net : data_cntvec_2
T_19_22_wire_logic_cluster/lc_2/out
T_19_21_sp4_v_t_36
T_20_21_sp4_h_l_1
T_22_21_lc_trk_g3_4
T_22_21_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_2/in_1

End 

Net : n20915
T_15_24_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_6/in_1

T_15_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_5/in_1

End 

Net : n12367
T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_18_22_sp4_h_l_1
T_21_22_sp4_v_t_43
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_18_22_sp4_h_l_1
T_21_22_sp4_v_t_43
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_18_22_sp4_h_l_1
T_21_18_sp4_v_t_42
T_20_21_lc_trk_g3_2
T_20_21_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_18_22_sp4_h_l_1
T_21_22_sp4_v_t_43
T_21_23_lc_trk_g2_3
T_21_23_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_17_18_sp4_v_t_42
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_36
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_6/out
T_14_16_sp12_v_t_23
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_2/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_16_sp12_v_t_23
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_13_22_sp12_h_l_0
T_22_22_lc_trk_g1_4
T_22_22_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_36
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_16_22_lc_trk_g3_4
T_16_22_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_3/in_0

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_2/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_6/in_3

End 

Net : n20912
T_18_20_wire_logic_cluster/lc_4/out
T_17_20_sp4_h_l_0
T_16_20_sp4_v_t_43
T_15_24_lc_trk_g1_6
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

T_18_20_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g0_4
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

T_18_20_wire_logic_cluster/lc_4/out
T_17_20_sp4_h_l_0
T_20_20_sp4_v_t_37
T_20_24_lc_trk_g0_0
T_20_24_input_2_0
T_20_24_wire_logic_cluster/lc_0/in_2

T_18_20_wire_logic_cluster/lc_4/out
T_11_20_sp12_h_l_0
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : n12228_cascade_
T_17_16_wire_logic_cluster/lc_5/ltout
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : comm_index_1
T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_20_16_sp4_h_l_3
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_20_16_sp4_h_l_3
T_24_16_sp4_h_l_3
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_45
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_20_16_sp4_h_l_3
T_23_12_sp4_v_t_38
T_23_15_lc_trk_g1_6
T_23_15_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_20_16_sp4_h_l_3
T_23_16_sp4_v_t_38
T_23_19_lc_trk_g0_6
T_23_19_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_45
T_18_16_sp4_v_t_46
T_18_20_sp4_v_t_39
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_20_16_sp4_h_l_3
T_23_12_sp4_v_t_38
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_0
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_0
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_0/in_3

End 

Net : n19590
T_15_19_wire_logic_cluster/lc_4/cout
T_15_19_wire_logic_cluster/lc_5/in_3

Net : n22345_cascade_
T_23_20_wire_logic_cluster/lc_4/ltout
T_23_20_wire_logic_cluster/lc_5/in_2

End 

Net : n30_adj_1500
T_23_20_wire_logic_cluster/lc_6/out
T_23_20_lc_trk_g3_6
T_23_20_wire_logic_cluster/lc_0/in_3

End 

Net : data_cntvec_5
T_19_22_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_38
T_21_20_sp4_h_l_8
T_23_20_lc_trk_g3_5
T_23_20_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_2
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_7/in_1

T_19_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_5/in_1

End 

Net : n26_adj_1498_cascade_
T_23_20_wire_logic_cluster/lc_3/ltout
T_23_20_wire_logic_cluster/lc_4/in_2

End 

Net : n22348_cascade_
T_23_20_wire_logic_cluster/lc_5/ltout
T_23_20_wire_logic_cluster/lc_6/in_2

End 

Net : n21071_cascade_
T_21_21_wire_logic_cluster/lc_5/ltout
T_21_21_wire_logic_cluster/lc_6/in_2

End 

Net : n21165
T_20_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_3/in_3

End 

Net : n21167_cascade_
T_21_22_wire_logic_cluster/lc_3/ltout
T_21_22_wire_logic_cluster/lc_4/in_2

End 

Net : data_cntvec_8
T_19_23_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g3_0
T_20_22_wire_logic_cluster/lc_6/in_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_40
T_16_20_sp4_h_l_5
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_7/in_1

T_19_23_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g3_0
T_19_23_wire_logic_cluster/lc_0/in_1

End 

Net : n26_adj_1516_cascade_
T_23_18_wire_logic_cluster/lc_6/ltout
T_23_18_wire_logic_cluster/lc_7/in_2

End 

Net : n22333_cascade_
T_23_18_wire_logic_cluster/lc_2/ltout
T_23_18_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_3
T_19_22_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_42
T_21_18_sp4_h_l_0
T_23_18_lc_trk_g2_5
T_23_18_wire_logic_cluster/lc_6/in_3

T_19_22_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_42
T_17_22_sp4_h_l_0
T_17_22_lc_trk_g0_5
T_17_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_3/in_1

End 

Net : n22336_cascade_
T_23_18_wire_logic_cluster/lc_3/ltout
T_23_18_wire_logic_cluster/lc_4/in_2

End 

Net : n21133
T_23_18_wire_logic_cluster/lc_7/out
T_23_18_lc_trk_g2_7
T_23_18_wire_logic_cluster/lc_2/in_3

End 

Net : n21070
T_21_22_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_input_2_5
T_21_21_wire_logic_cluster/lc_5/in_2

End 

Net : comm_tx_buf_7
T_17_15_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_47
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_47
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_47
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_4/in_1

End 

Net : eis_start
T_14_24_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g2_3
T_15_25_wire_logic_cluster/lc_3/in_0

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_7/in_1

T_14_24_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_46
T_15_21_sp4_h_l_4
T_19_21_sp4_h_l_4
T_21_21_lc_trk_g3_1
T_21_21_input_2_0
T_21_21_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_0/in_0

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_3/in_3

End 

Net : n21234
T_15_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g3_0
T_14_23_wire_logic_cluster/lc_2/in_1

End 

Net : n22255
T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VAC.n20959
T_11_23_wire_logic_cluster/lc_6/out
T_11_22_sp4_v_t_44
T_12_22_sp4_h_l_2
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_0/cen

End 

Net : acadc_trig
T_13_24_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_42
T_10_23_sp4_h_l_7
T_11_23_lc_trk_g3_7
T_11_23_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g0_5
T_13_23_wire_logic_cluster/lc_0/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_42
T_10_23_sp4_h_l_7
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_2/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_1/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g0_5
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

End 

Net : comm_state_3
T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_13_17_sp4_h_l_6
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_23_16_lc_trk_g1_6
T_23_16_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_20_21_sp4_v_t_43
T_21_25_sp4_h_l_0
T_22_25_lc_trk_g3_0
T_22_25_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_13_17_sp4_h_l_6
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_19_23_sp4_v_t_42
T_18_25_lc_trk_g0_7
T_18_25_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_20_23_sp4_h_l_5
T_21_23_lc_trk_g3_5
T_21_23_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_2/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_24_lc_trk_g2_6
T_19_24_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_24_16_sp12_v_t_22
T_24_25_lc_trk_g2_6
T_24_25_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_20_21_sp4_v_t_43
T_20_24_lc_trk_g0_3
T_20_24_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_25_lc_trk_g3_5
T_19_25_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_25_lc_trk_g2_5
T_19_25_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_25_lc_trk_g3_5
T_19_25_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_20_23_sp4_h_l_11
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_25_lc_trk_g2_5
T_19_25_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_13_17_sp4_h_l_6
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_14_22_lc_trk_g2_7
T_14_22_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_16_23_sp4_h_l_8
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_16_23_sp4_h_l_8
T_15_23_sp4_v_t_45
T_14_24_lc_trk_g3_5
T_14_24_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_16_sp4_v_t_44
T_18_18_lc_trk_g2_1
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_23_16_lc_trk_g1_6
T_23_16_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_38
T_18_22_lc_trk_g2_6
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_24_16_sp12_v_t_22
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_13_17_sp4_h_l_6
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g0_3
T_19_15_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_24_16_sp12_v_t_22
T_24_17_sp4_v_t_44
T_23_19_lc_trk_g0_2
T_23_19_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_44
T_16_24_sp4_h_l_9
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_15_19_sp4_v_t_39
T_16_23_sp4_h_l_8
T_15_23_sp4_v_t_45
T_14_24_lc_trk_g3_5
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_44
T_20_24_sp4_h_l_9
T_21_24_lc_trk_g2_1
T_21_24_input_2_1
T_21_24_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_22_16_lc_trk_g0_5
T_22_16_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_44
T_16_24_sp4_h_l_9
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_20_21_sp4_v_t_43
T_20_25_lc_trk_g0_6
T_20_25_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_20_21_sp4_v_t_43
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_20_21_sp4_v_t_43
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_24_13_sp4_v_t_40
T_23_15_lc_trk_g1_5
T_23_15_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_20_23_sp4_h_l_11
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_24_sp4_v_t_36
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_8
T_12_19_sp4_h_l_8
T_14_19_lc_trk_g2_5
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_24_sp4_v_t_36
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_20_23_sp4_h_l_5
T_21_23_lc_trk_g3_5
T_21_23_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g2_3
T_19_21_input_2_7
T_19_21_wire_logic_cluster/lc_7/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_3
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_24_lc_trk_g2_6
T_19_24_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_14_16_lc_trk_g0_5
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_38
T_18_19_lc_trk_g1_3
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g0_3
T_19_15_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VAC.n20958_cascade_
T_11_23_wire_logic_cluster/lc_5/ltout
T_11_23_wire_logic_cluster/lc_6/in_2

End 

Net : n19_adj_1527
T_13_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_39
T_15_18_sp4_h_l_2
T_14_18_sp4_v_t_45
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_0/in_0

End 

Net : n22282
T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : n22279_cascade_
T_14_21_wire_logic_cluster/lc_0/ltout
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : n21_adj_1598_cascade_
T_23_15_wire_logic_cluster/lc_1/ltout
T_23_15_wire_logic_cluster/lc_2/in_2

End 

Net : n18_adj_1619
T_23_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_2/cen

End 

Net : n12085
T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_4/cen

End 

Net : n19589
T_15_19_wire_logic_cluster/lc_3/cout
T_15_19_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.cmd_rdadcbuf_35_N_1138_34
T_12_16_wire_logic_cluster/lc_2/out
T_12_6_sp12_v_t_23
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_0_adj_1479
T_12_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g1_7
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19696
T_12_16_wire_logic_cluster/lc_1/cout
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : n21521
T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_19_14_sp4_v_t_39
T_19_15_lc_trk_g3_7
T_19_15_wire_logic_cluster/lc_0/in_0

End 

Net : n22426
T_19_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_5/in_3

End 

Net : n22423
T_19_15_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_44
T_19_15_lc_trk_g2_1
T_19_15_wire_logic_cluster/lc_2/in_1

End 

Net : n9306
T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_25_lc_trk_g2_0
T_18_25_input_2_4
T_18_25_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_38
T_18_25_sp4_h_l_3
T_19_25_lc_trk_g2_3
T_19_25_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_22_23_sp4_v_t_42
T_22_25_lc_trk_g2_7
T_22_25_input_2_5
T_22_25_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_38
T_18_25_sp4_h_l_3
T_19_25_lc_trk_g3_3
T_19_25_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_38
T_18_25_sp4_h_l_3
T_19_25_lc_trk_g2_3
T_19_25_input_2_7
T_19_25_wire_logic_cluster/lc_7/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_38
T_18_25_sp4_h_l_3
T_19_25_lc_trk_g2_3
T_19_25_input_2_5
T_19_25_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g0_5
T_19_24_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_38
T_22_25_sp4_h_l_9
T_24_25_lc_trk_g2_4
T_24_25_input_2_4
T_24_25_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g1_5
T_21_23_input_2_4
T_21_23_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g3_6
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_17_23_lc_trk_g2_7
T_17_23_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g1_5
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_23_sp4_v_t_41
T_14_24_lc_trk_g2_1
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g0_5
T_20_24_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_15_19_sp4_h_l_8
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_15_19_sp4_h_l_8
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_3
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_11_23_sp4_h_l_10
T_10_19_sp4_v_t_47
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_11_23_sp4_h_l_10
T_10_19_sp4_v_t_47
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_42
T_12_21_lc_trk_g1_2
T_12_21_input_2_3
T_12_21_wire_logic_cluster/lc_3/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_19_sp4_v_t_41
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_23_sp4_v_t_41
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_19_sp4_v_t_39
T_18_23_sp4_v_t_40
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_19_sp4_v_t_41
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_19_sp4_v_t_39
T_18_23_sp4_v_t_40
T_17_24_lc_trk_g3_0
T_17_24_input_2_7
T_17_24_wire_logic_cluster/lc_7/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_23_sp4_v_t_41
T_14_24_lc_trk_g2_1
T_14_24_wire_logic_cluster/lc_0/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_19_15_lc_trk_g3_4
T_19_15_input_2_5
T_19_15_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_20_15_sp4_v_t_47
T_17_15_sp4_h_l_4
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_38
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_25_lc_trk_g3_0
T_18_25_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_25_lc_trk_g3_0
T_18_25_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_20_15_sp4_v_t_36
T_19_16_lc_trk_g2_4
T_19_16_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_25_lc_trk_g2_0
T_18_25_input_2_2
T_18_25_wire_logic_cluster/lc_2/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_sp4_v_t_45
T_18_25_lc_trk_g3_0
T_18_25_input_2_7
T_18_25_wire_logic_cluster/lc_7/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_21_22_sp4_h_l_7
T_22_22_lc_trk_g2_7
T_22_22_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_16_22_lc_trk_g1_7
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_lc_trk_g1_3
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_7
T_16_22_lc_trk_g0_7
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_17_23_sp4_h_l_3
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_20_25_lc_trk_g1_2
T_20_25_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_23_lc_trk_g1_2
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_20_25_lc_trk_g1_2
T_20_25_wire_logic_cluster/lc_2/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g0_5
T_20_24_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g0_5
T_21_23_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g0_5
T_20_24_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_24_lc_trk_g2_5
T_21_24_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_21_23_lc_trk_g0_5
T_21_23_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g0_5
T_19_24_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_1/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g0_5
T_20_24_input_2_3
T_20_24_wire_logic_cluster/lc_3/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g1_5
T_20_23_input_2_0
T_20_23_wire_logic_cluster/lc_0/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g1_5
T_20_22_input_2_4
T_20_22_wire_logic_cluster/lc_4/in_2

End 

Net : comm_index_2
T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_17_sp4_h_l_6
T_23_13_sp4_v_t_37
T_23_16_lc_trk_g1_5
T_23_16_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_17_sp4_h_l_6
T_23_17_sp4_v_t_43
T_23_19_lc_trk_g3_6
T_23_19_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_17_sp4_h_l_6
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_17_sp4_h_l_6
T_23_13_sp4_v_t_37
T_22_14_lc_trk_g2_5
T_22_14_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_17_sp4_h_l_6
T_23_13_sp4_v_t_37
T_22_14_lc_trk_g2_5
T_22_14_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_9
T_21_14_lc_trk_g0_1
T_21_14_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_19_15_sp4_h_l_3
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_9
T_21_14_lc_trk_g0_1
T_21_14_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_44
T_19_15_sp4_h_l_3
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_7/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : n21062_cascade_
T_20_17_wire_logic_cluster/lc_3/ltout
T_20_17_wire_logic_cluster/lc_4/in_2

End 

Net : n22447_cascade_
T_20_17_wire_logic_cluster/lc_4/ltout
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : n21060
T_20_22_wire_logic_cluster/lc_3/out
T_20_13_sp12_v_t_22
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_3/in_3

End 

Net : data_cntvec_9
T_19_23_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/in_3

T_19_23_wire_logic_cluster/lc_1/out
T_19_23_sp4_h_l_7
T_18_19_sp4_v_t_37
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_2/in_1

T_19_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g3_1
T_19_23_wire_logic_cluster/lc_1/in_1

End 

Net : n22450_cascade_
T_20_17_wire_logic_cluster/lc_5/ltout
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : n21344
T_17_18_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_1_adj_1478
T_12_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : comm_rx_buf_0
T_24_13_wire_logic_cluster/lc_3/out
T_25_12_sp4_v_t_39
T_22_16_sp4_h_l_2
T_21_16_sp4_v_t_39
T_21_20_sp4_v_t_39
T_21_21_lc_trk_g2_7
T_21_21_wire_logic_cluster/lc_6/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_13_sp12_v_t_22
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_5/in_0

T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_13_sp12_v_t_22
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_2/in_1

T_24_13_wire_logic_cluster/lc_3/out
T_25_12_sp4_v_t_39
T_22_16_sp4_h_l_2
T_21_16_sp4_v_t_39
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_6/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_13_sp12_v_t_22
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_24_13_sp4_h_l_11
T_23_13_sp4_v_t_40
T_22_15_lc_trk_g0_5
T_22_15_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_24_12_sp4_v_t_38
T_21_16_sp4_h_l_8
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_24_12_sp4_v_t_38
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_13_sp12_v_t_22
T_17_12_sp4_v_t_46
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n22866_cascade_
T_24_13_wire_logic_cluster/lc_4/ltout
T_24_13_wire_logic_cluster/lc_5/in_2

End 

Net : comm_spi.n22863
T_24_14_wire_logic_cluster/lc_1/out
T_24_13_lc_trk_g1_1
T_24_13_wire_logic_cluster/lc_3/in_3

T_24_14_wire_logic_cluster/lc_1/out
T_24_14_lc_trk_g0_1
T_24_14_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.imosi
T_24_13_wire_logic_cluster/lc_5/out
T_24_14_lc_trk_g1_5
T_24_14_wire_logic_cluster/lc_1/in_3

T_24_13_wire_logic_cluster/lc_5/out
T_24_13_lc_trk_g1_5
T_24_13_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.n22866
T_24_13_wire_logic_cluster/lc_4/out
T_24_13_lc_trk_g3_4
T_24_13_wire_logic_cluster/lc_4/in_1

T_24_13_wire_logic_cluster/lc_4/out
T_24_12_lc_trk_g1_4
T_24_12_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_4/out
T_23_12_lc_trk_g2_4
T_23_12_wire_logic_cluster/lc_0/in_0

End 

Net : data_index_2
T_20_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_44
T_17_24_sp4_h_l_9
T_18_24_lc_trk_g2_1
T_18_24_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_44
T_17_24_sp4_h_l_9
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_2/in_0

T_20_23_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/in_3

End 

Net : n20917
T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_20_17_sp4_h_l_7
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_1
T_23_16_sp4_h_l_9
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g2_6
T_19_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_20_17_sp4_h_l_7
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_4
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_1
T_23_16_sp4_h_l_9
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_36
T_19_14_lc_trk_g3_4
T_19_14_input_2_1
T_19_14_wire_logic_cluster/lc_1/in_2

End 

Net : n19588
T_15_19_wire_logic_cluster/lc_2/cout
T_15_19_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadctmp_2_adj_1477
T_12_11_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_4/in_0

T_12_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_0/in_0

End 

Net : comm_index_0
T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_24_16_sp4_h_l_2
T_23_16_lc_trk_g0_2
T_23_16_input_2_6
T_23_16_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_23_16_sp4_v_t_41
T_23_19_lc_trk_g0_1
T_23_19_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_16_16_sp4_h_l_4
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_23_16_sp4_v_t_41
T_22_17_lc_trk_g3_1
T_22_17_input_2_6
T_22_17_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_23_16_sp4_v_t_41
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_21_13_lc_trk_g0_7
T_21_13_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_22_11_sp4_v_t_42
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_input_2_2
T_18_14_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_6/in_1

End 

Net : data_index_3
T_20_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_3/in_1

T_20_22_wire_logic_cluster/lc_4/out
T_19_22_sp4_h_l_0
T_18_22_sp4_v_t_37
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_4/out
T_19_22_sp4_h_l_0
T_18_22_sp4_v_t_37
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_6/in_3

End 

Net : n12280
T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/cen

End 

Net : n22399
T_23_20_wire_logic_cluster/lc_2/out
T_24_20_lc_trk_g1_2
T_24_20_wire_logic_cluster/lc_0/in_1

End 

Net : n22402
T_24_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g3_0
T_23_20_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_0
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : n19_adj_1497
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_11
T_17_18_sp4_h_l_7
T_21_18_sp4_h_l_3
T_24_18_sp4_v_t_38
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_2/in_0

End 

Net : n21137_cascade_
T_20_20_wire_logic_cluster/lc_3/ltout
T_20_20_wire_logic_cluster/lc_4/in_2

End 

Net : n22360_cascade_
T_20_20_wire_logic_cluster/lc_2/ltout
T_20_20_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_10
T_19_23_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_2/in_3

T_19_23_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_37
T_17_22_sp4_h_l_6
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_3/in_1

T_19_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_2/in_1

End 

Net : n22357_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : n21150
T_20_22_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_41
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_1/in_3

End 

Net : n15_cascade_
T_23_15_wire_logic_cluster/lc_3/ltout
T_23_15_wire_logic_cluster/lc_4/in_2

End 

Net : n22291
T_12_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_1_5
T_23_20_wire_logic_cluster/lc_0/out
T_20_20_sp12_h_l_0
T_19_20_sp12_v_t_23
T_19_24_lc_trk_g2_0
T_19_24_wire_logic_cluster/lc_4/in_0

T_23_20_wire_logic_cluster/lc_0/out
T_22_20_sp4_h_l_8
T_21_16_sp4_v_t_45
T_21_12_sp4_v_t_45
T_21_15_lc_trk_g0_5
T_21_15_wire_logic_cluster/lc_4/in_1

T_23_20_wire_logic_cluster/lc_0/out
T_22_20_sp4_h_l_8
T_18_20_sp4_h_l_11
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_1/in_1

T_23_20_wire_logic_cluster/lc_0/out
T_22_20_sp4_h_l_8
T_18_20_sp4_h_l_11
T_17_20_sp4_v_t_46
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_5/in_1

T_23_20_wire_logic_cluster/lc_0/out
T_22_20_sp4_h_l_8
T_18_20_sp4_h_l_11
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : n21201
T_12_17_wire_logic_cluster/lc_0/out
T_12_13_sp12_v_t_23
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_5/in_0

End 

Net : n22294
T_13_20_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_43
T_15_21_sp4_h_l_6
T_19_21_sp4_h_l_9
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadctmp_3_adj_1476
T_12_11_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_cmd_7
T_22_17_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_42
T_19_16_sp4_h_l_7
T_15_16_sp4_h_l_10
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_47
T_19_13_sp4_h_l_4
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_43
T_23_19_lc_trk_g0_3
T_23_19_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_5/out
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/in_1

End 

Net : n21273
T_21_8_wire_logic_cluster/lc_2/out
T_21_6_sp12_v_t_23
T_10_18_sp12_h_l_0
T_20_18_lc_trk_g1_7
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : n22273_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : n30_adj_1539_cascade_
T_20_18_wire_logic_cluster/lc_3/ltout
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : n22276
T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_iac_22
T_25_8_wire_bram/ram/RDATA_5
T_20_8_sp12_h_l_0
T_21_8_lc_trk_g1_4
T_21_8_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_6_adj_1473
T_13_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g2_2
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_sp4_h_l_9
T_13_13_lc_trk_g1_4
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_1
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : n22405
T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_8
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_0/in_0

End 

Net : n21097
T_12_19_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g0_0
T_11_20_wire_logic_cluster/lc_3/in_1

End 

Net : n20914_cascade_
T_18_19_wire_logic_cluster/lc_4/ltout
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : n16891
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_13_14_sp4_v_t_41
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_13_14_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_11
T_13_18_sp4_v_t_46
T_13_21_lc_trk_g0_6
T_13_21_input_2_2
T_13_21_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_21_18_sp4_v_t_41
T_20_22_lc_trk_g1_4
T_20_22_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_46
T_15_19_sp4_h_l_11
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_39
T_20_21_sp4_h_l_2
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_17_sp12_v_t_22
T_18_21_lc_trk_g2_1
T_18_21_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : n11819
T_18_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_15_18_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_15_18_sp4_h_l_7
T_14_14_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_15_18_sp4_h_l_7
T_14_18_sp4_v_t_42
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_10_19_sp12_h_l_1
T_21_19_sp12_v_t_22
T_21_24_lc_trk_g2_6
T_21_24_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_15_18_sp4_h_l_7
T_11_18_sp4_h_l_3
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_sp4_h_l_2
T_20_19_sp4_v_t_39
T_20_22_lc_trk_g1_7
T_20_22_input_2_0
T_20_22_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_sp4_h_l_2
T_20_19_sp4_v_t_39
T_20_21_lc_trk_g2_2
T_20_21_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_sp4_h_l_2
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : n19587
T_15_19_wire_logic_cluster/lc_1/cout
T_15_19_wire_logic_cluster/lc_2/in_3

Net : n14655
T_24_17_wire_logic_cluster/lc_5/out
T_24_18_lc_trk_g1_5
T_24_18_wire_logic_cluster/lc_5/s_r

T_24_17_wire_logic_cluster/lc_5/out
T_24_18_lc_trk_g1_5
T_24_18_wire_logic_cluster/lc_5/s_r

End 

Net : n12219
T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_9
T_24_16_sp4_h_l_0
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_19_12_sp4_v_t_37
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_19_12_sp4_v_t_37
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_19_12_sp4_v_t_37
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_2/in_0

End 

Net : n11860
T_23_16_wire_logic_cluster/lc_5/out
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_23_19_lc_trk_g0_7
T_23_19_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_43
T_24_18_lc_trk_g1_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_43
T_24_18_lc_trk_g1_3
T_24_18_wire_logic_cluster/lc_2/cen

End 

Net : n22330
T_20_20_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_3/in_3

End 

Net : n21081
T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_14_16_sp4_v_t_46
T_11_20_sp4_h_l_4
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_4/in_3

End 

Net : n22327
T_12_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_6/in_3

End 

Net : comm_buf_1_3
T_23_18_wire_logic_cluster/lc_4/out
T_24_18_sp4_h_l_8
T_20_18_sp4_h_l_8
T_19_18_sp4_v_t_45
T_19_22_sp4_v_t_46
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_6/in_1

T_23_18_wire_logic_cluster/lc_4/out
T_23_10_sp12_v_t_23
T_23_18_sp4_v_t_37
T_22_21_lc_trk_g2_5
T_22_21_wire_logic_cluster/lc_1/in_0

T_23_18_wire_logic_cluster/lc_4/out
T_22_18_sp4_h_l_0
T_18_18_sp4_h_l_8
T_17_14_sp4_v_t_36
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_3/in_3

T_23_18_wire_logic_cluster/lc_4/out
T_22_18_sp4_h_l_0
T_21_18_sp4_v_t_43
T_21_22_sp4_v_t_44
T_21_23_lc_trk_g2_4
T_21_23_input_2_0
T_21_23_wire_logic_cluster/lc_0/in_2

T_23_18_wire_logic_cluster/lc_4/out
T_22_18_sp4_h_l_0
T_18_18_sp4_h_l_8
T_17_18_sp4_v_t_45
T_17_20_lc_trk_g2_0
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_7_adj_1472
T_13_13_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_1

End 

Net : n20962
T_19_14_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_2/in_1

End 

Net : data_index_7
T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_21_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_18_24_lc_trk_g2_4
T_18_24_wire_logic_cluster/lc_7/in_1

T_20_25_wire_logic_cluster/lc_2/out
T_20_24_sp4_v_t_36
T_21_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_18_24_lc_trk_g3_4
T_18_24_wire_logic_cluster/lc_7/in_0

T_20_25_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_2
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : data_index_0
T_18_23_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata_vac_23
T_12_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_45
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_7_sp12_v_t_23
T_13_7_sp12_h_l_0
T_25_7_sp12_h_l_0
T_25_7_lc_trk_g0_3
T_25_7_wire_bram/ram/WDATA_9

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : data_index_4
T_14_24_wire_logic_cluster/lc_0/out
T_11_24_sp12_h_l_0
T_18_24_lc_trk_g1_0
T_18_24_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_0/out
T_11_24_sp12_h_l_0
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_4/in_0

T_14_24_wire_logic_cluster/lc_0/out
T_11_24_sp12_h_l_0
T_23_24_sp12_h_l_0
T_22_24_lc_trk_g1_0
T_22_24_wire_logic_cluster/lc_2/in_1

End 

Net : data_index_5
T_20_22_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_46
T_18_24_sp4_h_l_4
T_18_24_lc_trk_g1_1
T_18_24_wire_logic_cluster/lc_5/in_1

T_20_22_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_46
T_18_24_sp4_h_l_4
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_4/in_1

T_20_22_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_46
T_18_24_sp4_h_l_4
T_18_24_lc_trk_g0_1
T_18_24_wire_logic_cluster/lc_5/in_0

End 

Net : RTD.cfg_buf_7
T_6_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_7/in_1

T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_0/in_3

End 

Net : n3
T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_19_5_sp12_v_t_23
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_19_5_sp12_v_t_23
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_5/in_0

End 

Net : n2_adj_1581_cascade_
T_19_15_wire_logic_cluster/lc_1/ltout
T_19_15_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n16638
T_9_15_wire_logic_cluster/lc_1/out
T_9_4_sp12_v_t_22
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.adress_7_N_1339_7
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_sp4_h_l_9
T_10_13_sp4_v_t_39
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_13_sp4_h_l_9
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_7/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_0/in_0

End 

Net : n1264
T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n12
T_7_14_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_2/in_0

End 

Net : n4_adj_1600
T_23_19_wire_logic_cluster/lc_2/out
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_11
T_23_15_lc_trk_g2_6
T_23_15_wire_logic_cluster/lc_6/in_0

End 

Net : n17815
T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_24_16_sp4_h_l_5
T_20_16_sp4_h_l_1
T_19_16_lc_trk_g1_1
T_19_16_wire_logic_cluster/lc_3/in_3

End 

Net : n20880
T_23_15_wire_logic_cluster/lc_6/out
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_0/in_1

End 

Net : n20_adj_1528
T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_13_21_sp4_h_l_10
T_14_21_lc_trk_g2_2
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

End 

Net : buf_cfgRTD_7
T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_14_18_sp4_h_l_1
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g0_2
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_36
T_10_18_sp4_h_l_1
T_9_14_sp4_v_t_43
T_9_16_lc_trk_g2_6
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_8_19_sp12_h_l_0
T_7_7_sp12_v_t_23
T_7_14_lc_trk_g2_3
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_8_19_sp12_h_l_0
T_7_7_sp12_v_t_23
T_7_9_sp4_v_t_43
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_0/in_1

End 

Net : n11896
T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_37
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_37
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_40
T_20_17_sp4_h_l_11
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_5/in_3

T_18_15_wire_logic_cluster/lc_6/out
T_18_9_sp12_v_t_23
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_3/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : n11396
T_14_24_wire_logic_cluster/lc_5/out
T_15_24_sp4_h_l_10
T_17_24_lc_trk_g3_7
T_17_24_wire_logic_cluster/lc_7/in_1

End 

Net : n7_adj_1616_cascade_
T_18_15_wire_logic_cluster/lc_5/ltout
T_18_15_wire_logic_cluster/lc_6/in_2

End 

Net : n12429
T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_44
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_44
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_0/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_18_21_lc_trk_g1_4
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_9
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_2/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_18_19_sp4_v_t_40
T_18_20_lc_trk_g2_0
T_18_20_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_8
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_8
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_40
T_17_22_sp4_h_l_11
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_8
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_8
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_40
T_17_22_sp4_h_l_11
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_40
T_17_22_sp4_h_l_11
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_40
T_17_22_sp4_h_l_11
T_18_22_lc_trk_g2_3
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

End 

Net : cfg_buf_1
T_6_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_7/in_3

T_6_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : data_index_1
T_17_24_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_1/in_1

T_17_24_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_1/in_0

T_17_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_3
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : n12381
T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_17_22_sp4_h_l_2
T_13_22_sp4_h_l_5
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_5/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_20_sp12_v_t_23
T_9_20_sp12_h_l_0
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_7/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_17_22_sp4_h_l_2
T_13_22_sp4_h_l_5
T_14_22_lc_trk_g3_5
T_14_22_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_21_sp4_v_t_40
T_17_21_sp4_h_l_5
T_13_21_sp4_h_l_8
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_7/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_21_sp4_v_t_40
T_17_21_sp4_h_l_5
T_13_21_sp4_h_l_8
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_7/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_21_24_lc_trk_g0_0
T_21_24_wire_logic_cluster/lc_5/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g3_0
T_21_23_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_1_6
T_22_18_wire_logic_cluster/lc_4/out
T_23_17_sp4_v_t_41
T_20_21_sp4_h_l_4
T_19_21_sp4_v_t_41
T_19_24_lc_trk_g1_1
T_19_24_wire_logic_cluster/lc_2/in_0

T_22_18_wire_logic_cluster/lc_4/out
T_23_17_sp4_v_t_41
T_23_21_sp4_v_t_42
T_22_23_lc_trk_g1_7
T_22_23_wire_logic_cluster/lc_0/in_0

T_22_18_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_37
T_22_20_sp4_v_t_37
T_19_24_sp4_h_l_5
T_20_24_lc_trk_g2_5
T_20_24_input_2_5
T_20_24_wire_logic_cluster/lc_5/in_2

T_22_18_wire_logic_cluster/lc_4/out
T_22_10_sp12_v_t_23
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_0/in_1

T_22_18_wire_logic_cluster/lc_4/out
T_23_17_sp4_v_t_41
T_20_21_sp4_h_l_4
T_20_21_lc_trk_g1_1
T_20_21_input_2_6
T_20_21_wire_logic_cluster/lc_6/in_2

T_22_18_wire_logic_cluster/lc_4/out
T_23_17_sp4_v_t_41
T_20_21_sp4_h_l_4
T_20_21_lc_trk_g0_1
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

End 

Net : n19586
T_15_19_wire_logic_cluster/lc_0/cout
T_15_19_wire_logic_cluster/lc_1/in_3

Net : buf_adcdata_iac_20
T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp12_v_t_23
T_15_15_sp12_h_l_0
T_26_3_sp12_v_t_23
T_26_9_sp4_v_t_39
T_25_10_lc_trk_g2_7
T_25_10_wire_bram/ram/WDATA_5

T_14_19_wire_logic_cluster/lc_0/out
T_14_7_sp12_v_t_23
T_15_19_sp12_h_l_0
T_20_19_lc_trk_g0_4
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n14999
T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

End 

Net : RTD.n11704_cascade_
T_9_15_wire_logic_cluster/lc_6/ltout
T_9_15_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.n20832
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_sp4_h_l_11
T_10_13_sp4_v_t_41
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.adress_7_N_1339_7_cascade_
T_7_13_wire_logic_cluster/lc_2/ltout
T_7_13_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vac_21
T_12_17_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_40
T_14_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_11_sp4_v_t_42
T_25_7_sp4_v_t_42
T_25_9_lc_trk_g2_7
T_25_9_wire_bram/ram/WDATA_9

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_12_19_lc_trk_g0_4
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_6/in_3

End 

Net : n11915
T_15_22_wire_logic_cluster/lc_2/out
T_15_20_sp12_v_t_23
T_4_20_sp12_h_l_0
T_9_20_lc_trk_g1_4
T_9_20_wire_logic_cluster/lc_2/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_17_25_sp4_h_l_6
T_21_25_sp4_h_l_2
T_20_25_lc_trk_g0_2
T_20_25_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_17_25_sp4_h_l_6
T_18_25_lc_trk_g2_6
T_18_25_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_17_25_sp4_h_l_6
T_18_25_lc_trk_g2_6
T_18_25_wire_logic_cluster/lc_3/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_2/in_1

End 

Net : n22411_cascade_
T_19_17_wire_logic_cluster/lc_3/ltout
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : n26_adj_1523_cascade_
T_19_17_wire_logic_cluster/lc_2/ltout
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : n26_adj_1512_cascade_
T_22_19_wire_logic_cluster/lc_2/ltout
T_22_19_wire_logic_cluster/lc_3/in_2

End 

Net : n30_adj_1513_cascade_
T_22_19_wire_logic_cluster/lc_5/ltout
T_22_19_wire_logic_cluster/lc_6/in_2

End 

Net : data_cntvec_4
T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_39
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_4/in_1

End 

Net : n22414_cascade_
T_19_17_wire_logic_cluster/lc_4/ltout
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : n30_adj_1524_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : n22351_cascade_
T_22_19_wire_logic_cluster/lc_3/ltout
T_22_19_wire_logic_cluster/lc_4/in_2

End 

Net : n22354_cascade_
T_22_19_wire_logic_cluster/lc_4/ltout
T_22_19_wire_logic_cluster/lc_5/in_2

End 

Net : data_cntvec_1
T_19_22_wire_logic_cluster/lc_1/out
T_19_20_sp4_v_t_47
T_19_16_sp4_v_t_36
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_1/in_1

End 

Net : n30_adj_1485_cascade_
T_21_19_wire_logic_cluster/lc_5/ltout
T_21_19_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_5_adj_1474
T_13_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g2_7
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_2/in_1

End 

Net : n22204_cascade_
T_21_19_wire_logic_cluster/lc_4/ltout
T_21_19_wire_logic_cluster/lc_5/in_2

End 

Net : n21218
T_23_24_wire_logic_cluster/lc_2/out
T_23_23_sp4_v_t_36
T_23_19_sp4_v_t_44
T_20_19_sp4_h_l_3
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_4
T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_8
T_25_26_wire_bram/ram/RDATA_5
T_25_26_sp4_h_l_9
T_24_22_sp4_v_t_44
T_23_24_lc_trk_g2_1
T_23_24_wire_logic_cluster/lc_2/in_1

End 

Net : n22201_cascade_
T_21_19_wire_logic_cluster/lc_3/ltout
T_21_19_wire_logic_cluster/lc_4/in_2

End 

Net : n26_adj_1644
T_19_19_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_41
T_16_17_sp4_h_l_4
T_17_17_lc_trk_g2_4
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : n22_adj_1630
T_10_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_0
T_13_12_sp4_h_l_8
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : n21082
T_10_18_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1631
T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_16_14_sp4_h_l_11
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : n19_adj_1629_cascade_
T_10_12_wire_logic_cluster/lc_3/ltout
T_10_12_wire_logic_cluster/lc_4/in_2

End 

Net : n21202
T_12_21_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_4_adj_1475
T_13_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g3_7
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_8_adj_1471
T_13_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : data_idxvec_13
T_19_21_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_11
T_18_17_lc_trk_g2_3
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_19_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g0_5
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

End 

Net : n26_cascade_
T_21_19_wire_logic_cluster/lc_2/ltout
T_21_19_wire_logic_cluster/lc_3/in_2

End 

Net : n11853_cascade_
T_23_16_wire_logic_cluster/lc_4/ltout
T_23_16_wire_logic_cluster/lc_5/in_2

End 

Net : data_cntvec_0
T_19_22_wire_logic_cluster/lc_0/out
T_19_19_sp4_v_t_40
T_20_19_sp4_h_l_5
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_0/out
T_19_19_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g3_0
T_19_22_wire_logic_cluster/lc_0/in_1

End 

Net : data_cntvec_15
T_19_23_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_47
T_17_22_sp4_h_l_10
T_17_22_lc_trk_g1_7
T_17_22_wire_logic_cluster/lc_2/in_0

T_19_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g1_7
T_19_23_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_vac_13
T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_6/out
T_13_12_sp12_v_t_23
T_14_12_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_21_lc_trk_g2_7
T_25_21_wire_bram/ram/WDATA_9

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_5
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/in_1

End 

Net : data_cntvec_13
T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_17_19_sp4_v_t_39
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_7/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.cfg_buf_4
T_6_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_5/in_1

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g0_3
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n10
T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_2/in_1

End 

Net : n21048
T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_1/in_1

End 

Net : n8_adj_1582
T_19_16_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g0_0
T_19_15_wire_logic_cluster/lc_5/in_1

End 

Net : n16_adj_1504
T_14_19_wire_logic_cluster/lc_7/out
T_12_19_sp12_h_l_1
T_22_19_sp4_h_l_10
T_23_19_lc_trk_g3_2
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : n12395
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_43
T_12_21_sp4_h_l_6
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_10
T_9_20_sp4_h_l_10
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_43
T_12_21_sp4_h_l_6
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.cfg_buf_5
T_6_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_4/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g1_4
T_6_13_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.n11_adj_1405
T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data_iac_19
T_25_15_wire_bram/ram/RDATA_13
T_25_14_sp4_v_t_36
T_22_18_sp4_h_l_6
T_21_18_sp4_v_t_37
T_20_21_lc_trk_g2_5
T_20_21_wire_logic_cluster/lc_2/in_1

End 

Net : n12336
T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_21_12_sp4_v_t_46
T_21_8_sp4_v_t_42
T_21_12_sp4_v_t_38
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_1/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_21_12_sp4_v_t_46
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_20_13_wire_logic_cluster/lc_5/out
T_19_13_sp4_h_l_2
T_22_13_sp4_v_t_42
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_1/cen

T_20_13_wire_logic_cluster/lc_5/out
T_19_13_sp4_h_l_2
T_18_13_sp4_v_t_39
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_19_13_sp4_h_l_2
T_18_13_sp4_v_t_39
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_19_13_sp4_h_l_2
T_22_13_sp4_v_t_39
T_21_15_lc_trk_g0_2
T_21_15_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_39
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_39
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_0/cen

End 

Net : buf_cfgRTD_5
T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_9_15_sp4_v_t_42
T_9_16_lc_trk_g2_2
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_10
T_8_19_sp4_h_l_10
T_7_15_sp4_v_t_47
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g2_6
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_10
T_8_19_sp4_h_l_10
T_7_15_sp4_v_t_47
T_7_11_sp4_v_t_36
T_6_13_lc_trk_g0_1
T_6_13_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_6
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_6/in_1

End 

Net : n12336_cascade_
T_20_13_wire_logic_cluster/lc_5/ltout
T_20_13_wire_logic_cluster/lc_6/in_2

End 

Net : n14799
T_20_13_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_37
T_18_14_sp4_h_l_0
T_21_14_sp4_v_t_37
T_22_14_sp4_h_l_0
T_22_14_lc_trk_g1_5
T_22_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_37
T_18_14_sp4_h_l_0
T_21_14_sp4_v_t_37
T_21_15_lc_trk_g3_5
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_37
T_18_14_sp4_h_l_0
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_36
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_15_sp4_h_l_9
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_17_15_sp4_h_l_9
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_5/s_r

End 

Net : n20985
T_15_24_wire_logic_cluster/lc_5/out
T_14_24_sp4_h_l_2
T_13_24_lc_trk_g0_2
T_13_24_wire_logic_cluster/lc_5/in_1

End 

Net : n22216
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.cfg_buf_2
T_6_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_5/in_3

T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g2_5
T_6_13_input_2_5
T_6_13_wire_logic_cluster/lc_5/in_2

End 

Net : n19_adj_1486
T_11_17_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_37
T_12_19_sp4_h_l_0
T_16_19_sp4_h_l_0
T_20_19_sp4_h_l_0
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_1/in_0

End 

Net : n22213
T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g0_1
T_21_19_wire_logic_cluster/lc_0/in_1

End 

Net : eis_end_N_724
T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_6/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_0/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_input_2_5
T_14_23_wire_logic_cluster/lc_5/in_2

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_15_18_sp4_v_t_44
T_15_14_sp4_v_t_44
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_4/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_0/in_0

T_15_25_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g0_2
T_15_26_wire_logic_cluster/lc_7/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_15_25_lc_trk_g3_2
T_15_25_wire_logic_cluster/lc_4/in_3

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_15_18_sp4_v_t_44
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_4/in_0

T_15_25_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_15_18_sp4_v_t_44
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_5/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_15_24_sp4_v_t_36
T_12_24_sp4_h_l_7
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_5/in_0

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_0/in_3

T_15_25_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_6/in_1

T_15_25_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_1/in_0

T_15_25_wire_logic_cluster/lc_2/out
T_15_25_lc_trk_g3_2
T_15_25_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_20
T_12_17_wire_logic_cluster/lc_3/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_23_8_sp4_h_l_10
T_26_8_sp4_v_t_38
T_25_10_lc_trk_g0_3
T_25_10_wire_bram/ram/WDATA_1

T_12_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_39
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vac_19
T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp12_v_t_22
T_12_14_sp12_h_l_1
T_22_14_sp4_h_l_10
T_25_14_sp4_v_t_38
T_25_15_lc_trk_g3_6
T_25_15_wire_bram/ram/WDATA_9

T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_iac_18
T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_26_14_sp4_v_t_45
T_25_16_lc_trk_g0_3
T_25_16_wire_bram/ram/WDATA_5

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_15_18_sp12_h_l_1
T_21_18_sp4_h_l_6
T_20_18_sp4_v_t_37
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_8
T_12_22_wire_logic_cluster/lc_0/out
T_9_22_sp12_h_l_0
T_21_22_sp12_h_l_0
T_22_22_sp4_h_l_3
T_25_22_sp4_v_t_38
T_25_26_lc_trk_g0_3
T_25_26_wire_bram/ram/WDATA_5

T_12_22_wire_logic_cluster/lc_0/out
T_9_22_sp12_h_l_0
T_21_22_sp12_h_l_0
T_22_22_sp4_h_l_3
T_21_18_sp4_v_t_38
T_21_19_lc_trk_g2_6
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g0_0
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_iac_14
T_12_21_wire_logic_cluster/lc_0/out
T_9_21_sp12_h_l_0
T_21_21_sp12_h_l_0
T_26_21_sp4_h_l_7
T_25_17_sp4_v_t_37
T_25_20_lc_trk_g0_5
T_25_20_wire_bram/ram/WDATA_5

T_12_21_wire_logic_cluster/lc_0/out
T_9_21_sp12_h_l_0
T_21_21_sp12_h_l_0
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g1_0
T_12_21_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_iac_10
T_10_20_wire_logic_cluster/lc_3/out
T_4_20_sp12_h_l_1
T_16_20_sp12_h_l_1
T_22_20_sp4_h_l_6
T_25_20_sp4_v_t_46
T_25_24_lc_trk_g0_3
T_25_24_wire_bram/ram/WDATA_5

T_10_20_wire_logic_cluster/lc_3/out
T_4_20_sp12_h_l_1
T_16_20_sp12_h_l_1
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_15
T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_37
T_25_19_lc_trk_g1_0
T_25_19_wire_bram/ram/WDATA_13

T_11_21_wire_logic_cluster/lc_3/out
T_11_12_sp12_v_t_22
T_12_24_sp12_h_l_1
T_23_12_sp12_v_t_22
T_23_19_lc_trk_g2_2
T_23_19_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g0_3
T_11_21_input_2_3
T_11_21_wire_logic_cluster/lc_3/in_2

End 

Net : acadc_skipcnt_7
T_16_25_wire_logic_cluster/lc_6/out
T_17_23_sp4_v_t_40
T_18_23_sp4_h_l_5
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_7/in_0

T_16_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g1_6
T_16_25_wire_logic_cluster/lc_6/in_1

End 

Net : acadc_skipcnt_2
T_16_25_wire_logic_cluster/lc_1/out
T_17_25_sp4_h_l_2
T_20_21_sp4_v_t_39
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_7/in_1

T_16_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_1/in_1

End 

Net : n21123
T_12_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_2/in_0

End 

Net : n23_adj_1540_cascade_
T_12_20_wire_logic_cluster/lc_0/ltout
T_12_20_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_1_1
T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_4/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_15_sp4_v_t_47
T_17_11_sp4_v_t_47
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_15_23_sp4_h_l_9
T_14_19_sp4_v_t_39
T_14_23_sp4_v_t_47
T_14_24_lc_trk_g3_7
T_14_24_input_2_4
T_14_24_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_15_23_sp4_h_l_9
T_14_19_sp4_v_t_39
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_7/in_0

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_15_sp4_v_t_47
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.n11726
T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_7_14_sp4_h_l_6
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_7_14_sp4_h_l_6
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_7_14_sp4_h_l_6
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

End 

Net : cmd_rdadctmp_10_adj_1469
T_13_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_13_13_wire_logic_cluster/lc_6/out
T_11_13_sp4_h_l_9
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_6/in_0

End 

Net : RTD.n16638_cascade_
T_9_15_wire_logic_cluster/lc_1/ltout
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : n23_adj_1543
T_20_25_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_45
T_20_22_lc_trk_g2_5
T_20_22_input_2_7
T_20_22_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VAC.n12
T_10_23_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g1_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_23_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g1_3
T_10_22_wire_logic_cluster/lc_6/cen

End 

Net : acadc_skipcnt_6
T_16_25_wire_logic_cluster/lc_5/out
T_16_24_sp4_v_t_42
T_17_24_sp4_h_l_7
T_19_24_lc_trk_g3_2
T_19_24_input_2_1
T_19_24_wire_logic_cluster/lc_1/in_2

T_16_25_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VAC.n17_cascade_
T_10_23_wire_logic_cluster/lc_2/ltout
T_10_23_wire_logic_cluster/lc_3/in_2

End 

Net : n21084
T_20_22_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_IAC.n20960_cascade_
T_13_23_wire_logic_cluster/lc_0/ltout
T_13_23_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_IAC.n20961
T_13_23_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_42
T_10_24_sp4_h_l_7
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_3/cen

End 

Net : n22384
T_17_24_wire_logic_cluster/lc_6/out
T_17_22_sp4_v_t_41
T_17_18_sp4_v_t_41
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_3_7
T_22_15_wire_logic_cluster/lc_2/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_17_13_lc_trk_g1_7
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : n22381
T_17_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_44
T_17_16_sp4_v_t_44
T_17_20_sp4_v_t_37
T_17_24_lc_trk_g0_0
T_17_24_input_2_6
T_17_24_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_iac_23
T_13_20_wire_logic_cluster/lc_7/out
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_7_sp4_v_t_46
T_23_7_sp4_h_l_4
T_25_7_lc_trk_g2_1
T_25_7_wire_bram/ram/WDATA_13

T_13_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata_vac_8
T_11_14_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_44
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_10_14_sp12_h_l_0
T_21_14_sp12_v_t_23
T_22_26_sp12_h_l_0
T_25_26_lc_trk_g1_0
T_25_26_wire_bram/ram/WDATA_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_vac_9
T_15_14_wire_logic_cluster/lc_1/out
T_11_14_sp12_h_l_1
T_22_14_sp12_v_t_22
T_22_21_sp4_v_t_38
T_23_25_sp4_h_l_3
T_25_25_lc_trk_g3_6
T_25_25_wire_bram/ram/WDATA_9

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_7
T_18_14_sp4_v_t_37
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

End 

Net : n19_adj_1626
T_11_14_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g2_1
T_10_13_wire_logic_cluster/lc_4/in_3

End 

Net : buf_data_iac_10
T_25_24_wire_bram/ram/RDATA_5
T_25_23_sp4_v_t_36
T_22_23_sp4_h_l_1
T_23_23_lc_trk_g3_1
T_23_23_wire_logic_cluster/lc_3/in_1

End 

Net : n30_adj_1628
T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_11_14_sp4_h_l_0
T_15_14_sp4_h_l_8
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_2/in_1

End 

Net : n21564
T_23_23_wire_logic_cluster/lc_3/out
T_23_23_sp4_h_l_11
T_22_19_sp4_v_t_41
T_22_20_lc_trk_g2_1
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

End 

Net : n22_adj_1627
T_10_13_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.n14601
T_22_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_5
T_25_10_sp4_v_t_47
T_24_13_lc_trk_g3_7
T_24_13_wire_logic_cluster/lc_5/in_3

T_22_10_wire_logic_cluster/lc_0/out
T_23_8_sp4_v_t_44
T_23_12_lc_trk_g0_1
T_23_12_wire_logic_cluster/lc_0/in_1

T_22_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_5
T_25_10_sp4_v_t_47
T_24_12_lc_trk_g0_1
T_24_12_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_7
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.n11704
T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_9_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

End 

Net : comm_buf_1_7
T_23_17_wire_logic_cluster/lc_4/out
T_23_16_sp4_v_t_40
T_23_20_sp4_v_t_45
T_20_24_sp4_h_l_8
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_15_17_sp4_h_l_1
T_11_17_sp4_h_l_1
T_10_13_sp4_v_t_43
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_7/in_1

T_23_17_wire_logic_cluster/lc_4/out
T_23_16_sp4_v_t_40
T_23_20_sp4_v_t_45
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_6/in_0

T_23_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_15_17_sp4_h_l_1
T_14_17_sp4_v_t_42
T_14_19_lc_trk_g3_7
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_23_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_15_17_sp4_h_l_1
T_18_17_sp4_v_t_43
T_17_19_lc_trk_g0_6
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

T_23_17_wire_logic_cluster/lc_4/out
T_24_15_sp4_v_t_36
T_24_19_sp4_v_t_44
T_21_23_sp4_h_l_2
T_21_23_lc_trk_g0_7
T_21_23_input_2_1
T_21_23_wire_logic_cluster/lc_1/in_2

End 

Net : n21014
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : n8_adj_1559
T_19_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_7/in_0

End 

Net : n22441
T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_11_16_sp4_h_l_11
T_13_16_lc_trk_g2_6
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : n22444
T_13_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_45
T_15_17_sp4_h_l_8
T_19_17_sp4_h_l_4
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_5/in_1

End 

Net : n22231
T_12_19_wire_logic_cluster/lc_6/out
T_11_19_sp12_h_l_0
T_20_19_sp4_h_l_11
T_22_19_lc_trk_g3_6
T_22_19_wire_logic_cluster/lc_0/in_3

End 

Net : n22234
T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_5/in_1

End 

Net : n19_adj_1511
T_13_18_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_6/in_0

End 

Net : acadc_skipcnt_0
T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_19_24_lc_trk_g0_7
T_19_24_wire_logic_cluster/lc_1/in_0

T_16_24_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g0_0
T_16_24_input_2_0
T_16_24_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19695
T_12_16_wire_logic_cluster/lc_0/cout
T_12_16_wire_logic_cluster/lc_1/in_3

Net : n16_adj_1525
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n11
T_23_11_wire_logic_cluster/lc_7/out
T_23_11_sp4_h_l_3
T_19_11_sp4_h_l_11
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : adc_state_3
T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_2
T_23_9_sp4_v_t_39
T_23_11_lc_trk_g2_2
T_23_11_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_2
T_23_9_sp4_v_t_39
T_23_11_lc_trk_g2_2
T_23_11_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_46
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_0/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_14_11_lc_trk_g0_0
T_14_11_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g2_3
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_17_9_lc_trk_g2_3
T_17_9_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_17_9_lc_trk_g2_3
T_17_9_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_5_sp4_v_t_45
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_sp4_v_t_43
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_2/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_sp4_v_t_43
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_46
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g3_3
T_15_9_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_44
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_13_5_sp4_v_t_45
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n18550
T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_44
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

End 

Net : buf_adcdata_vac_16
T_11_18_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_25_18_lc_trk_g1_4
T_25_18_wire_bram/ram/WDATA_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_1_0
T_21_19_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_45
T_19_22_sp4_h_l_8
T_18_22_sp4_v_t_39
T_18_23_lc_trk_g2_7
T_18_23_wire_logic_cluster/lc_1/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_45
T_19_22_sp4_h_l_8
T_18_22_sp4_v_t_39
T_18_18_sp4_v_t_47
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_7/in_1

T_21_19_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_45
T_22_14_sp4_v_t_41
T_19_14_sp4_h_l_10
T_21_14_lc_trk_g3_7
T_21_14_wire_logic_cluster/lc_4/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_45
T_19_22_sp4_h_l_8
T_18_22_sp4_v_t_39
T_18_18_sp4_v_t_47
T_18_14_sp4_v_t_43
T_17_18_lc_trk_g1_6
T_17_18_input_2_5
T_17_18_wire_logic_cluster/lc_5/in_2

T_21_19_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_45
T_19_22_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_3/in_0

T_21_19_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_41
T_21_21_sp4_v_t_42
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_3/in_0

End 

Net : n12367_cascade_
T_14_22_wire_logic_cluster/lc_6/ltout
T_14_22_wire_logic_cluster/lc_7/in_2

End 

Net : data_index_6
T_19_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_6/in_1

T_19_24_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g2_3
T_19_24_wire_logic_cluster/lc_2/in_1

T_19_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g3_3
T_18_24_wire_logic_cluster/lc_6/in_0

End 

Net : n12399
T_17_23_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_39
T_17_17_sp4_v_t_39
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_2/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_sp4_h_l_2
T_15_23_sp4_v_t_39
T_15_24_lc_trk_g2_7
T_15_24_wire_logic_cluster/lc_6/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_sp4_h_l_2
T_15_23_sp4_v_t_39
T_15_24_lc_trk_g2_7
T_15_24_wire_logic_cluster/lc_2/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_10
T_21_23_sp4_v_t_38
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_sp4_h_l_2
T_15_23_sp4_v_t_39
T_14_24_lc_trk_g2_7
T_14_24_wire_logic_cluster/lc_4/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_10
T_21_23_sp4_v_t_38
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_sp12_h_l_1
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_sp12_h_l_1
T_16_23_lc_trk_g0_1
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_5/in_3

T_17_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_10
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_0/in_3

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_6/in_0

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_7/in_3

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : eis_state_0
T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_47
T_15_25_sp4_h_l_4
T_15_25_lc_trk_g0_1
T_15_25_input_2_3
T_15_25_wire_logic_cluster/lc_3/in_2

T_14_23_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_47
T_15_25_sp4_h_l_4
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_5/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_47
T_15_25_sp4_h_l_4
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_input_2_5
T_15_22_wire_logic_cluster/lc_5/in_2

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_1/in_1

End 

Net : n17_adj_1526
T_13_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VAC.n14844
T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_38
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_6
T_13_19_sp4_v_t_37
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/s_r

End 

Net : adc_state_1_adj_1417
T_10_22_wire_logic_cluster/lc_3/out
T_4_22_sp12_h_l_1
T_12_22_lc_trk_g0_2
T_12_22_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_38
T_11_21_sp4_h_l_8
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g2_3
T_11_23_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g1_3
T_10_23_input_2_2
T_10_23_wire_logic_cluster/lc_2/in_2

T_10_22_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_38
T_11_21_sp4_h_l_8
T_14_17_sp4_v_t_45
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_6/in_1

T_10_22_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g2_3
T_11_23_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_6/in_1

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VAC.n12594
T_12_22_wire_logic_cluster/lc_3/out
T_12_13_sp12_v_t_22
T_13_13_sp12_h_l_1
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/cen

End 

Net : buf_data_iac_15
T_25_19_wire_bram/ram/RDATA_13
T_25_17_sp12_v_t_23
T_14_17_sp12_h_l_0
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_14
T_25_20_wire_bram/ram/RDATA_5
T_25_18_sp12_v_t_23
T_14_18_sp12_h_l_0
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_8_10_0_
T_12_16_wire_logic_cluster/carry_in_mux/cout
T_12_16_wire_logic_cluster/lc_0/in_3

Net : n23_adj_1529
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_1_4
T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_23_22_sp4_v_t_45
T_22_24_lc_trk_g2_0
T_22_24_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_23_22_sp4_v_t_45
T_20_22_sp4_h_l_2
T_16_22_sp4_h_l_2
T_12_22_sp4_h_l_10
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_6/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_23_14_sp4_v_t_46
T_20_14_sp4_h_l_11
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_23_22_sp4_v_t_45
T_20_22_sp4_h_l_2
T_16_22_sp4_h_l_2
T_15_22_sp4_v_t_39
T_16_22_sp4_h_l_7
T_16_22_lc_trk_g0_2
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_23_22_sp4_v_t_45
T_20_22_sp4_h_l_2
T_16_22_sp4_h_l_2
T_15_22_sp4_v_t_39
T_15_24_lc_trk_g2_2
T_15_24_input_2_2
T_15_24_wire_logic_cluster/lc_2/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_22_19_sp4_h_l_1
T_18_19_sp4_h_l_9
T_17_19_lc_trk_g0_1
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : n22_adj_1615
T_17_17_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_7/in_1

End 

Net : RTD.cfg_buf_3
T_7_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g3_6
T_7_12_wire_logic_cluster/lc_6/in_3

End 

Net : DTRIG_N_918_adj_1451
T_10_22_wire_logic_cluster/lc_1/out
T_10_22_sp4_h_l_7
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_3/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_6_22_sp12_h_l_1
T_17_10_sp12_v_t_22
T_17_11_sp4_v_t_44
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_sp4_h_l_7
T_13_18_sp4_v_t_42
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_2/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_5/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_input_2_5
T_11_23_wire_logic_cluster/lc_5/in_2

T_10_22_wire_logic_cluster/lc_1/out
T_6_22_sp12_h_l_1
T_16_22_sp4_h_l_10
T_15_18_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_sp4_h_l_7
T_11_22_lc_trk_g3_7
T_11_22_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g0_1
T_10_21_wire_logic_cluster/lc_2/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_3/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_5/in_3

End 

Net : comm_buf_1_2
T_22_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_45
T_20_23_sp4_h_l_1
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_1/in_1

T_22_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_45
T_20_23_sp4_h_l_1
T_19_19_sp4_v_t_43
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_3/in_1

T_22_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_45
T_20_23_sp4_h_l_1
T_19_19_sp4_v_t_43
T_19_15_sp4_v_t_43
T_20_15_sp4_h_l_6
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_1/in_3

T_22_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_45
T_20_23_sp4_h_l_1
T_19_19_sp4_v_t_43
T_19_15_sp4_v_t_43
T_20_15_sp4_h_l_6
T_19_15_sp4_v_t_37
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_2/in_1

T_22_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_45
T_20_23_sp4_h_l_1
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_0/in_1

T_22_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_45
T_22_22_lc_trk_g3_5
T_22_22_input_2_4
T_22_22_wire_logic_cluster/lc_4/in_2

End 

Net : eis_state_1
T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g3_7
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

T_14_23_wire_logic_cluster/lc_7/out
T_13_23_sp4_h_l_6
T_16_19_sp4_v_t_43
T_17_19_sp4_h_l_11
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g3_7
T_14_23_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g3_7
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_7/out
T_14_20_sp4_v_t_38
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_3
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_47
T_15_25_lc_trk_g0_7
T_15_25_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g3_7
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

T_14_23_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_47
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_5/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g2_7
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

T_14_23_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_18
T_13_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_7/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_21_16_sp12_h_l_1
T_25_16_lc_trk_g1_2
T_25_16_wire_bram/ram/WDATA_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_iac_0
T_25_14_wire_bram/ram/RDATA_5
T_25_13_sp4_v_t_36
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_9
T_14_13_sp4_h_l_5
T_14_13_lc_trk_g1_0
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : n30_adj_1482
T_14_13_wire_logic_cluster/lc_2/out
T_14_13_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_13_adj_1466
T_13_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g2_5
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g2_5
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vac_15
T_13_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_40
T_14_17_sp4_h_l_5
T_18_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_25_17_sp4_v_t_36
T_25_19_lc_trk_g2_1
T_25_19_wire_bram/ram/WDATA_9

T_13_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_40
T_14_17_sp4_h_l_5
T_18_17_sp4_h_l_5
T_22_17_sp4_h_l_8
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : n13165
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_5_13_sp4_h_l_7
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_5/cen

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_5_13_sp4_h_l_7
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_5/cen

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.cmd_rdadcbuf_8
T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.n19_cascade_
T_9_13_wire_logic_cluster/lc_2/ltout
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_14
T_19_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_1/in_0

T_19_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g1_6
T_19_23_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata_iac_9
T_12_22_wire_logic_cluster/lc_1/out
T_8_22_sp12_h_l_1
T_18_22_sp4_h_l_10
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_43
T_25_25_lc_trk_g0_3
T_25_25_wire_bram/ram/WDATA_13

T_12_22_wire_logic_cluster/lc_1/out
T_8_22_sp12_h_l_1
T_19_10_sp12_v_t_22
T_19_15_sp4_v_t_40
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_1/in_3

End 

Net : n16_adj_1496
T_14_20_wire_logic_cluster/lc_0/out
T_14_8_sp12_v_t_23
T_15_20_sp12_h_l_0
T_24_20_lc_trk_g0_4
T_24_20_wire_logic_cluster/lc_0/in_0

End 

Net : buf_dds1_5
T_17_19_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_40
T_14_20_sp4_h_l_10
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_16_15_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_iac_18
T_25_16_wire_bram/ram/RDATA_5
T_25_15_sp4_v_t_36
T_24_19_lc_trk_g1_1
T_24_19_wire_logic_cluster/lc_3/in_1

End 

Net : n22318
T_12_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_3/in_3

End 

Net : n22315_cascade_
T_12_20_wire_logic_cluster/lc_6/ltout
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : n21151
T_24_19_wire_logic_cluster/lc_3/out
T_24_16_sp4_v_t_46
T_21_20_sp4_h_l_4
T_20_20_lc_trk_g1_4
T_20_20_input_2_1
T_20_20_wire_logic_cluster/lc_1/in_2

End 

Net : comm_length_2
T_23_19_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_1/in_1

End 

Net : n17_adj_1622
T_15_22_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : iac_raw_buf_N_736_cascade_
T_15_22_wire_logic_cluster/lc_3/ltout
T_15_22_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_0_0
T_21_21_wire_logic_cluster/lc_6/out
T_21_21_sp4_h_l_1
T_20_21_sp4_v_t_42
T_20_25_lc_trk_g1_7
T_20_25_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_15_23_sp4_h_l_5
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_40
T_22_15_sp4_v_t_36
T_22_11_sp4_v_t_44
T_21_14_lc_trk_g3_4
T_21_14_wire_logic_cluster/lc_4/in_1

T_21_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_15_23_sp4_h_l_1
T_14_19_sp4_v_t_43
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_1/in_0

T_21_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_15_23_sp4_h_l_5
T_14_23_sp4_v_t_46
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_6/out
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_16_17_sp4_v_t_39
T_13_17_sp4_h_l_8
T_13_17_lc_trk_g1_5
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

T_21_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_15_23_sp4_h_l_1
T_14_19_sp4_v_t_43
T_14_22_lc_trk_g0_3
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

T_21_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_40
T_19_23_sp4_h_l_5
T_15_23_sp4_h_l_1
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_6/out
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_9
T_12_21_lc_trk_g1_1
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

T_21_21_wire_logic_cluster/lc_6/out
T_21_21_sp4_h_l_1
T_20_21_sp4_v_t_42
T_20_25_lc_trk_g0_7
T_20_25_input_2_5
T_20_25_wire_logic_cluster/lc_5/in_2

End 

Net : data_cntvec_12
T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_22_sp4_h_l_11
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_3/in_0

T_19_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g3_4
T_19_23_wire_logic_cluster/lc_4/in_1

End 

Net : adc_state_2
T_17_9_wire_logic_cluster/lc_2/out
T_12_9_sp12_h_l_0
T_23_9_sp12_v_t_23
T_23_11_lc_trk_g3_4
T_23_11_wire_logic_cluster/lc_7/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_18_9_sp4_v_t_43
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_2/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_12_9_sp12_h_l_0
T_23_9_sp12_v_t_23
T_23_11_lc_trk_g3_4
T_23_11_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_17_0_span12_vert_20
T_6_11_sp12_h_l_0
T_12_11_lc_trk_g0_7
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g3_2
T_16_9_wire_logic_cluster/lc_6/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_17_0_span12_vert_20
T_6_11_sp12_h_l_0
T_12_11_lc_trk_g0_7
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_11_lc_trk_g0_7
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_6/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g2_7
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_12_9_sp12_h_l_0
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_17_9_lc_trk_g2_4
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_17_0_span12_vert_20
T_6_11_sp12_h_l_0
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_5/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_3/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_7/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_14_12_sp4_h_l_6
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_15_9_lc_trk_g0_4
T_15_9_wire_logic_cluster/lc_5/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_2/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_14_12_sp4_h_l_6
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_11_lc_trk_g0_7
T_13_11_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_lc_trk_g1_1
T_17_10_input_2_2
T_17_10_wire_logic_cluster/lc_2/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_11_lc_trk_g0_7
T_13_11_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_12_9_sp12_h_l_0
T_13_9_sp4_h_l_3
T_12_5_sp4_v_t_45
T_12_8_lc_trk_g1_5
T_12_8_input_2_6
T_12_8_wire_logic_cluster/lc_6/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_7/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_6/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_13_sp4_v_t_47
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_2/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_3/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_6/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_lc_trk_g0_1
T_14_9_input_2_5
T_14_9_wire_logic_cluster/lc_5/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_2/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_1/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_1/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g3_2
T_16_9_input_2_3
T_16_9_wire_logic_cluster/lc_3/in_2

End 

Net : acadc_skipcnt_5
T_16_25_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_45
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_6/in_0

T_16_25_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_4/in_1

End 

Net : buf_dds1_7
T_17_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_1
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_1
T_14_15_sp4_v_t_43
T_14_18_lc_trk_g1_3
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_2/in_1

End 

Net : n9
T_19_24_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_4/in_0

T_19_24_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g1_5
T_20_24_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14600
T_24_15_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_40
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_5/in_1

T_24_15_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_36
T_24_12_lc_trk_g2_4
T_24_12_wire_logic_cluster/lc_0/in_0

T_24_15_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_37
T_23_12_lc_trk_g2_5
T_23_12_wire_logic_cluster/lc_0/in_3

End 

Net : n20878
T_22_16_wire_logic_cluster/lc_0/out
T_19_16_sp12_h_l_0
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_1/in_1

End 

Net : comm_state_3_N_420_3
T_19_16_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g3_1
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

End 

Net : n21529
T_24_25_wire_logic_cluster/lc_1/out
T_20_25_sp12_h_l_1
T_19_13_sp12_v_t_22
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_iac_9
T_25_25_wire_bram/ram/RDATA_13
T_24_25_lc_trk_g2_2
T_24_25_wire_logic_cluster/lc_1/in_1

End 

Net : n30_adj_1641
T_15_14_wire_logic_cluster/lc_7/out
T_15_14_sp4_h_l_3
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.genclk.t0on_14
T_26_14_wire_logic_cluster/lc_6/out
T_27_14_lc_trk_g1_6
T_27_14_wire_logic_cluster/lc_3/in_0

T_26_14_wire_logic_cluster/lc_6/out
T_26_14_lc_trk_g1_6
T_26_14_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.n6
T_23_11_wire_logic_cluster/lc_0/out
T_20_11_sp12_h_l_0
T_24_11_lc_trk_g1_3
T_24_11_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.n28
T_27_14_wire_logic_cluster/lc_3/out
T_27_11_sp4_v_t_46
T_27_13_lc_trk_g2_3
T_27_13_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.genclk.n21443
T_27_13_wire_logic_cluster/lc_1/out
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_10
T_23_11_lc_trk_g0_2
T_23_11_input_2_0
T_23_11_wire_logic_cluster/lc_0/in_2

T_27_13_wire_logic_cluster/lc_1/out
T_27_13_sp4_h_l_7
T_23_13_sp4_h_l_3
T_24_13_lc_trk_g3_3
T_24_13_input_2_0
T_24_13_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_9
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data_iac_2
T_25_12_wire_bram/ram/RDATA_5
T_25_2_sp12_v_t_23
T_14_14_sp12_h_l_0
T_13_14_sp4_h_l_1
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_iac_22
T_13_20_wire_logic_cluster/lc_4/out
T_6_20_sp12_h_l_0
T_17_8_sp12_v_t_23
T_18_8_sp12_h_l_0
T_25_8_lc_trk_g1_0
T_25_8_wire_bram/ram/WDATA_5

T_13_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_41
T_15_19_sp4_h_l_4
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_1

T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vac_22
T_12_18_wire_logic_cluster/lc_7/out
T_2_18_sp12_h_l_1
T_14_18_sp12_h_l_1
T_25_6_sp12_v_t_22
T_25_8_lc_trk_g2_5
T_25_8_wire_bram/ram/WDATA_1

T_12_18_wire_logic_cluster/lc_7/out
T_2_18_sp12_h_l_1
T_14_18_sp12_h_l_1
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata_vac_14
T_13_18_wire_logic_cluster/lc_7/out
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_20_lc_trk_g3_2
T_25_20_wire_bram/ram/WDATA_1

T_13_18_wire_logic_cluster/lc_7/out
T_11_18_sp12_h_l_1
T_23_18_sp12_h_l_1
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_5/in_3

T_13_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_iac_12
T_13_19_wire_logic_cluster/lc_0/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_22_lc_trk_g2_3
T_25_22_wire_bram/ram/WDATA_5

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_5
T_17_19_sp4_h_l_8
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g2_0
T_22_19_input_2_0
T_22_19_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_5
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_0/in_3

End 

Net : acadc_skipcnt_3
T_16_25_wire_logic_cluster/lc_2/out
T_17_21_sp4_v_t_40
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_6/in_1

T_16_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g1_2
T_16_25_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_iac_19
T_13_21_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_14_21_sp12_h_l_0
T_25_9_sp12_v_t_23
T_25_15_lc_trk_g3_4
T_25_15_wire_bram/ram/WDATA_13

T_13_21_wire_logic_cluster/lc_0/out
T_10_21_sp12_h_l_0
T_21_9_sp12_v_t_23
T_21_20_lc_trk_g2_3
T_21_20_input_2_1
T_21_20_wire_logic_cluster/lc_1/in_2

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_vac_12
T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp12_v_t_22
T_14_16_sp12_h_l_1
T_25_16_sp12_v_t_22
T_25_22_lc_trk_g2_5
T_25_22_wire_bram/ram/WDATA_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : comm_length_0
T_24_18_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g0_0
T_23_19_input_2_2
T_23_19_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_11_adj_1468
T_11_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_9_adj_1470
T_13_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.adc_state_1
T_17_10_wire_logic_cluster/lc_4/out
T_16_10_sp4_h_l_0
T_20_10_sp4_h_l_8
T_23_10_sp4_v_t_36
T_23_11_lc_trk_g2_4
T_23_11_wire_logic_cluster/lc_7/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_13_9_sp4_v_t_46
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_1/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_16_10_sp4_h_l_0
T_20_10_sp4_h_l_8
T_23_10_sp4_v_t_36
T_23_11_lc_trk_g2_4
T_23_11_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_2/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_13_9_sp4_v_t_46
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_4/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_13_5_sp4_v_t_40
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_4/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_13_9_sp4_v_t_46
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_3/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_3/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_16_10_sp4_h_l_0
T_15_10_sp4_v_t_43
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_5/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g2_4
T_18_9_wire_logic_cluster/lc_4/in_0

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_7/in_0

T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_0/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_13_5_sp4_v_t_40
T_12_8_lc_trk_g3_0
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

T_17_10_wire_logic_cluster/lc_4/out
T_16_10_sp4_h_l_0
T_15_10_sp4_v_t_43
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_0/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_1/in_0

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_5/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_2/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_6/in_0

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_5
T_13_5_sp4_v_t_40
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_7/in_0

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_2/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.t0on_9
T_26_14_wire_logic_cluster/lc_1/out
T_27_14_lc_trk_g1_1
T_27_14_wire_logic_cluster/lc_3/in_1

T_26_14_wire_logic_cluster/lc_1/out
T_26_14_lc_trk_g2_1
T_26_14_input_2_1
T_26_14_wire_logic_cluster/lc_1/in_2

End 

Net : n30_adj_1625
T_13_16_wire_logic_cluster/lc_7/out
T_13_14_sp4_v_t_43
T_14_14_sp4_h_l_11
T_18_14_sp4_h_l_11
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : n11338
T_18_23_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_4/in_3

End 

Net : n10520
T_18_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_5
T_15_22_sp4_v_t_46
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_3/in_1

T_18_22_wire_logic_cluster/lc_4/out
T_11_22_sp12_h_l_0
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_4/in_1

T_18_22_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n19693
T_12_15_wire_logic_cluster/lc_6/cout
T_12_15_wire_logic_cluster/lc_7/in_3

Net : buf_data_iac_7
T_8_11_wire_bram/ram/RDATA_13
T_9_8_sp4_v_t_45
T_10_12_sp4_h_l_2
T_13_12_sp4_v_t_42
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : n9_adj_1415
T_21_22_wire_logic_cluster/lc_2/out
T_19_22_sp4_h_l_1
T_18_22_sp4_v_t_42
T_17_23_lc_trk_g3_2
T_17_23_input_2_5
T_17_23_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.genclk.t0on_15
T_26_14_wire_logic_cluster/lc_7/out
T_27_14_lc_trk_g0_7
T_27_14_input_2_3
T_27_14_wire_logic_cluster/lc_3/in_2

T_26_14_wire_logic_cluster/lc_7/out
T_26_14_lc_trk_g2_7
T_26_14_wire_logic_cluster/lc_7/in_0

End 

Net : buf_adcdata_vac_6
T_11_17_wire_logic_cluster/lc_6/out
T_11_11_sp12_v_t_23
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_44
T_11_12_sp4_v_t_44
T_8_12_sp4_h_l_9
T_8_12_lc_trk_g1_4
T_8_12_wire_bram/ram/WDATA_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : n20914
T_18_19_wire_logic_cluster/lc_4/out
T_18_11_sp12_v_t_23
T_19_23_sp12_h_l_0
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_3/in_1

End 

Net : cfg_buf_0
T_6_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_1/in_3

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g0_7
T_6_13_input_2_7
T_6_13_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.n9_cascade_
T_7_13_wire_logic_cluster/lc_1/ltout
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : n9255
T_20_13_wire_logic_cluster/lc_2/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_7
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_5/in_1

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_5/in_3

End 

Net : adc_state_0_adj_1418
T_11_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g1_6
T_12_22_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_6/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g1_6
T_11_23_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_15_14_sp4_v_t_43
T_15_10_sp4_v_t_39
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_15_14_sp4_v_t_37
T_16_14_sp4_h_l_5
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_15_14_sp4_v_t_37
T_16_14_sp4_h_l_5
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_15_14_sp4_v_t_43
T_15_10_sp4_v_t_39
T_15_13_lc_trk_g0_7
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_15_14_sp4_v_t_37
T_16_14_sp4_h_l_5
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_15_14_sp4_v_t_37
T_16_14_sp4_h_l_5
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_6/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_16_18_sp4_h_l_6
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_12_18_sp4_h_l_6
T_16_18_sp4_h_l_6
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_11_10_sp4_v_t_40
T_10_12_lc_trk_g0_5
T_10_12_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_6/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_4/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_13_19_sp4_h_l_8
T_16_15_sp4_v_t_45
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_14_sp4_v_t_39
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_13_19_sp4_h_l_8
T_16_15_sp4_v_t_45
T_16_17_lc_trk_g3_0
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_13_19_sp4_h_l_8
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_12_16_sp12_h_l_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_12_16_sp12_h_l_0
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_12_16_sp12_h_l_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_12_16_sp12_h_l_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_sp12_h_l_0
T_9_10_sp12_v_t_23
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_sp12_h_l_0
T_9_10_sp12_v_t_23
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_sp12_h_l_0
T_9_10_sp12_v_t_23
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g0_6
T_10_23_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_18_sp4_v_t_43
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g0_6
T_11_23_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_9_19_sp4_h_l_0
T_9_19_lc_trk_g0_5
T_9_19_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_44
T_12_21_sp4_h_l_9
T_14_21_lc_trk_g2_4
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_37
T_12_15_sp4_v_t_45
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_16_sp12_v_t_23
T_11_17_lc_trk_g3_7
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g2_6
T_11_22_input_2_6
T_11_22_wire_logic_cluster/lc_6/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_0/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : n21139
T_12_19_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : AMPV_POW
T_9_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_18_sp12_v_t_23
T_9_6_sp12_v_t_23
T_0_6_span12_horz_7
T_0_6_lc_trk_g0_7
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_cfgRTD_2
T_11_19_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_9_16_lc_trk_g3_4
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_11_19_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_44
T_9_15_sp4_h_l_3
T_8_11_sp4_v_t_38
T_7_13_lc_trk_g0_3
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_4/out
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_10_15_sp4_v_t_44
T_7_15_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_5/in_0

End 

Net : buf_data_iac_12
T_25_22_wire_bram/ram/RDATA_5
T_25_18_sp4_v_t_41
T_24_19_lc_trk_g3_1
T_24_19_input_2_0
T_24_19_wire_logic_cluster/lc_0/in_2

End 

Net : n21451
T_24_19_wire_logic_cluster/lc_0/out
T_23_19_sp4_h_l_8
T_22_19_lc_trk_g1_0
T_22_19_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_10
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.genclk.t0on_11
T_26_14_wire_logic_cluster/lc_3/out
T_27_14_lc_trk_g1_3
T_27_14_wire_logic_cluster/lc_3/in_3

T_26_14_wire_logic_cluster/lc_3/out
T_26_14_lc_trk_g0_3
T_26_14_input_2_3
T_26_14_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_12_adj_1467
T_11_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_sp12_h_l_1
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_skipcnt_12
T_16_26_wire_logic_cluster/lc_3/out
T_16_22_sp4_v_t_43
T_13_22_sp4_h_l_0
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_1/in_0

T_16_26_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g1_3
T_16_26_wire_logic_cluster/lc_3/in_1

End 

Net : data_index_8
T_18_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g3_2
T_18_25_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_2/out
T_18_25_sp4_h_l_9
T_20_25_lc_trk_g3_4
T_20_25_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g2_2
T_18_25_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_IAC.n12473
T_13_24_wire_logic_cluster/lc_6/out
T_13_23_sp4_v_t_44
T_10_23_sp4_h_l_3
T_11_23_lc_trk_g3_3
T_11_23_wire_logic_cluster/lc_1/in_3

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_45
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

End 

Net : DTRIG_N_918
T_11_25_wire_logic_cluster/lc_0/out
T_10_25_sp4_h_l_8
T_13_21_sp4_v_t_39
T_13_24_lc_trk_g0_7
T_13_24_wire_logic_cluster/lc_6/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g3_0
T_10_24_wire_logic_cluster/lc_2/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_11_22_sp4_v_t_40
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_0/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_10_25_sp4_h_l_8
T_13_21_sp4_v_t_39
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_0/in_0

T_11_25_wire_logic_cluster/lc_0/out
T_11_22_sp4_v_t_40
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g1_0
T_12_25_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_1/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_10_25_sp4_h_l_8
T_13_21_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_5/in_0

T_11_25_wire_logic_cluster/lc_0/out
T_12_23_sp4_v_t_44
T_13_23_sp4_h_l_9
T_15_23_lc_trk_g3_4
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

T_11_25_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g0_0
T_11_25_wire_logic_cluster/lc_1/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g0_0
T_11_25_input_2_0
T_11_25_wire_logic_cluster/lc_0/in_2

T_11_25_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g3_0
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_IAC.n14806
T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_11_23_sp4_h_l_4
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n19692
T_12_15_wire_logic_cluster/lc_5/cout
T_12_15_wire_logic_cluster/lc_6/in_3

Net : comm_buf_0_1
T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_19_21_sp4_v_t_47
T_19_25_lc_trk_g0_2
T_19_25_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_11_17_sp12_h_l_0
T_10_5_sp12_v_t_23
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_19_13_sp4_v_t_42
T_16_13_sp4_h_l_7
T_17_13_lc_trk_g3_7
T_17_13_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_19_21_sp4_v_t_47
T_16_25_sp4_h_l_10
T_15_21_sp4_v_t_38
T_14_22_lc_trk_g2_6
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_12_21_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_16_21_sp4_h_l_0
T_15_17_sp4_v_t_40
T_14_20_lc_trk_g3_0
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_19_21_sp4_v_t_47
T_16_25_sp4_h_l_3
T_18_25_lc_trk_g3_6
T_18_25_input_2_5
T_18_25_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_11_sp12_v_t_23
T_9_23_sp12_h_l_0
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_17_sp4_v_t_42
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_4/in_1

End 

Net : n20944_cascade_
T_19_14_wire_logic_cluster/lc_1/ltout
T_19_14_wire_logic_cluster/lc_2/in_2

End 

Net : buf_cfgRTD_0
T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_5/in_3

T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_41
T_13_16_sp4_v_t_41
T_10_16_sp4_h_l_10
T_9_16_lc_trk_g1_2
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_40
T_9_20_sp4_h_l_11
T_8_16_sp4_v_t_41
T_8_12_sp4_v_t_42
T_7_13_lc_trk_g3_2
T_7_13_input_2_1
T_7_13_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_11_21_sp4_h_l_0
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_45
T_7_13_sp4_h_l_2
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_7/in_0

End 

Net : n8
T_22_21_wire_logic_cluster/lc_3/out
T_22_18_sp4_v_t_46
T_19_22_sp4_h_l_11
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_4/in_1

End 

Net : SELIRNG1
T_18_25_wire_logic_cluster/lc_3/out
T_18_25_sp4_h_l_11
T_20_25_lc_trk_g2_6
T_20_25_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g3_3
T_18_25_wire_logic_cluster/lc_3/in_3

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_sp4_h_l_11
T_17_25_sp4_v_t_40
T_17_29_sp4_v_t_36
T_17_33_span4_horz_r_0
T_20_33_lc_trk_g1_4
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n22219
T_21_21_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g0_0
T_21_22_wire_logic_cluster/lc_0/in_0

End 

Net : n22222
T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_skipcnt_13
T_16_26_wire_logic_cluster/lc_4/out
T_16_25_sp4_v_t_40
T_16_21_sp4_v_t_40
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_5/in_1

T_16_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g3_4
T_16_26_wire_logic_cluster/lc_4/in_1

End 

Net : acadc_skipcnt_10
T_16_26_wire_logic_cluster/lc_1/out
T_16_22_sp4_v_t_39
T_13_22_sp4_h_l_8
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_1/in_1

T_16_26_wire_logic_cluster/lc_1/out
T_16_26_lc_trk_g3_1
T_16_26_wire_logic_cluster/lc_1/in_1

End 

Net : n16
T_20_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_0
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_4/in_1

End 

Net : n21045
T_22_21_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_45
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_1/in_0

End 

Net : n19_adj_1632_cascade_
T_10_13_wire_logic_cluster/lc_0/ltout
T_10_13_wire_logic_cluster/lc_1/in_2

End 

Net : n30_adj_1634
T_11_14_wire_logic_cluster/lc_7/out
T_9_14_sp12_h_l_1
T_17_14_lc_trk_g1_2
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : n22_adj_1633
T_10_13_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_iac_21
T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_25_0_span12_vert_19
T_25_9_lc_trk_g2_3
T_25_9_wire_bram/ram/WDATA_13

T_13_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g2_2
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : n22375
T_17_24_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_4/in_0

End 

Net : RTD.cfg_buf_6
T_7_12_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_8_8_sp4_v_t_36
T_7_12_lc_trk_g1_1
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadcbuf_11
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_9_sp4_v_t_40
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_3/in_3

End 

Net : n22378
T_17_23_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_37
T_17_17_sp4_v_t_45
T_18_17_sp4_h_l_1
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_4/in_1

End 

Net : adc_state_1
T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_14_21_sp4_v_t_42
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_6/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g2_1
T_10_24_wire_logic_cluster/lc_2/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_11_22_sp4_v_t_42
T_11_23_lc_trk_g3_2
T_11_23_wire_logic_cluster/lc_0/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_14_21_sp4_v_t_42
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_0/in_1

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_14_21_sp4_v_t_42
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_1/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_1/in_1

T_11_25_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g2_1
T_10_24_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_1/out
T_12_23_sp4_v_t_46
T_12_19_sp4_v_t_39
T_12_22_lc_trk_g0_7
T_12_22_input_2_5
T_12_22_wire_logic_cluster/lc_5/in_2

T_11_25_wire_logic_cluster/lc_1/out
T_12_23_sp4_v_t_46
T_13_23_sp4_h_l_4
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_3/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_11_25_lc_trk_g1_2
T_11_25_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_11_25_lc_trk_g1_2
T_11_25_wire_logic_cluster/lc_0/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_3/in_1

End 

Net : n21350
T_24_20_wire_logic_cluster/lc_2/out
T_23_20_lc_trk_g2_2
T_23_20_wire_logic_cluster/lc_4/in_0

End 

Net : buf_data_iac_13
T_25_21_wire_bram/ram/RDATA_13
T_24_20_lc_trk_g2_2
T_24_20_wire_logic_cluster/lc_2/in_0

End 

Net : buf_dds0_13
T_20_23_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_36
T_17_20_sp4_h_l_1
T_13_20_sp4_h_l_9
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_36
T_17_20_sp4_h_l_1
T_16_20_sp4_v_t_36
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g3_6
T_20_23_wire_logic_cluster/lc_6/in_3

End 

Net : buf_data_iac_16
T_25_18_wire_bram/ram/RDATA_5
T_25_18_sp4_h_l_9
T_24_18_sp4_v_t_44
T_21_22_sp4_h_l_9
T_21_22_lc_trk_g1_4
T_21_22_input_2_3
T_21_22_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_iac_3
T_25_11_wire_bram/ram/RDATA_13
T_25_10_sp4_v_t_36
T_22_14_sp4_h_l_1
T_18_14_sp4_h_l_4
T_17_14_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : n30_adj_1638
T_16_17_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_40
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_5/in_3

End 

Net : n21092_cascade_
T_20_19_wire_logic_cluster/lc_5/ltout
T_20_19_wire_logic_cluster/lc_6/in_2

End 

Net : n22420
T_13_19_wire_logic_cluster/lc_6/out
T_12_19_sp12_h_l_0
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_5/in_3

End 

Net : n22417
T_12_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_6/in_0

End 

Net : n22_adj_1637
T_16_16_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19691
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

Net : n19_adj_1636
T_15_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_44
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1623
T_13_14_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_44
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_6/in_3

End 

Net : n22_adj_1624_cascade_
T_13_16_wire_logic_cluster/lc_6/ltout
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : n22435
T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_6/in_1

End 

Net : n21076
T_13_20_wire_logic_cluster/lc_6/out
T_12_20_sp12_h_l_0
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_5/in_0

End 

Net : acadc_skipcnt_15
T_16_26_wire_logic_cluster/lc_6/out
T_16_20_sp12_v_t_23
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_2/in_1

T_16_26_wire_logic_cluster/lc_6/out
T_16_26_lc_trk_g3_6
T_16_26_wire_logic_cluster/lc_6/in_1

End 

Net : n21285
T_14_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_44
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_3/in_3

End 

Net : data_idxvec_15
T_19_21_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_38
T_16_22_sp4_h_l_3
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_7/in_0

T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g1_7
T_19_21_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.genclk.n28_adj_1397
T_22_13_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g3_4
T_22_13_wire_logic_cluster/lc_1/in_0

End 

Net : n21073
T_20_21_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.t0off_15
T_23_14_wire_logic_cluster/lc_7/out
T_23_11_sp4_v_t_38
T_22_13_lc_trk_g0_3
T_22_13_wire_logic_cluster/lc_4/in_1

T_23_14_wire_logic_cluster/lc_7/out
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.genclk.n21444
T_22_13_wire_logic_cluster/lc_1/out
T_23_10_sp4_v_t_43
T_23_11_lc_trk_g2_3
T_23_11_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_24_13_lc_trk_g3_2
T_24_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_iac_11
T_25_23_wire_bram/ram/RDATA_13
T_25_22_sp4_v_t_36
T_25_18_sp4_v_t_44
T_22_18_sp4_h_l_3
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_7/in_1

End 

Net : buf_dds0_7
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_4/out
T_13_19_sp4_h_l_0
T_16_19_sp4_v_t_37
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadcbuf_12
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_0/in_3

End 

Net : n17564
T_14_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_36
T_16_15_sp4_h_l_1
T_20_15_sp4_h_l_1
T_24_15_sp4_h_l_4
T_23_15_lc_trk_g1_4
T_23_15_wire_logic_cluster/lc_2/in_3

End 

Net : n20937_cascade_
T_19_16_wire_logic_cluster/lc_4/ltout
T_19_16_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_14_adj_1465
T_11_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g1_1
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g0_1
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : n14737
T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_17_14_sp4_h_l_4
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_17_14_sp4_h_l_4
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_46
T_17_14_sp4_h_l_4
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.genclk.t0on_3
T_26_13_wire_logic_cluster/lc_3/out
T_27_13_lc_trk_g0_3
T_27_13_wire_logic_cluster/lc_3/in_0

T_26_13_wire_logic_cluster/lc_3/out
T_26_13_lc_trk_g1_3
T_26_13_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.n26_adj_1395
T_27_13_wire_logic_cluster/lc_3/out
T_27_13_lc_trk_g1_3
T_27_13_wire_logic_cluster/lc_1/in_1

End 

Net : n13176_cascade_
T_7_12_wire_logic_cluster/lc_4/ltout
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : n18755
T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_6/in_0

T_7_12_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_3/in_3

End 

Net : n12_adj_1548
T_23_15_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_4/in_0

End 

Net : acadc_skipcnt_9
T_16_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_2/in_0

T_16_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g3_0
T_16_26_wire_logic_cluster/lc_0/in_1

End 

Net : n20880_cascade_
T_23_15_wire_logic_cluster/lc_6/ltout
T_23_15_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.n19690
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.t0on_13
T_26_14_wire_logic_cluster/lc_5/out
T_27_13_lc_trk_g3_5
T_27_13_wire_logic_cluster/lc_3/in_1

T_26_14_wire_logic_cluster/lc_5/out
T_26_14_lc_trk_g0_5
T_26_14_input_2_5
T_26_14_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n62_cascade_
T_23_11_wire_logic_cluster/lc_6/ltout
T_23_11_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.adc_state_0
T_17_11_wire_logic_cluster/lc_4/out
T_18_11_sp12_h_l_0
T_23_11_lc_trk_g1_4
T_23_11_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_45
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_45
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_37
T_18_9_sp4_h_l_5
T_18_9_lc_trk_g1_0
T_18_9_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_4/out
T_10_11_sp12_h_l_0
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_13_5_sp4_v_t_46
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_10_11_sp12_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_4/out
T_10_11_sp12_h_l_0
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_10_11_sp12_h_l_0
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_13_5_sp4_v_t_46
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_45
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_45
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g1_4
T_17_11_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_45
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.adc_state_1
T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_12_15_sp4_h_l_5
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_10_10_sp4_v_t_44
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_10_10_sp4_v_t_38
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_9_14_lc_trk_g3_4
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_10_10_sp4_v_t_38
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_7_16_lc_trk_g1_4
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g1_2
T_6_15_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_10_10_sp4_v_t_44
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_sp4_h_l_9
T_6_10_sp4_v_t_39
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g3_1
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g3_1
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_3/in_1

End 

Net : IAC_OSR0
T_14_22_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_42
T_11_19_sp4_h_l_7
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g2_1
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_14_22_wire_logic_cluster/lc_1/out
T_14_19_sp12_v_t_22
T_15_31_sp12_h_l_1
T_17_31_sp4_h_l_2
T_20_31_sp4_v_t_39
T_20_33_lc_trk_g0_2
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n8_adj_1532
T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_3/in_3

End 

Net : n10717_cascade_
T_17_18_wire_logic_cluster/lc_6/ltout
T_17_18_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.t0on_5
T_26_13_wire_logic_cluster/lc_5/out
T_27_13_lc_trk_g0_5
T_27_13_input_2_3
T_27_13_wire_logic_cluster/lc_3/in_2

T_26_13_wire_logic_cluster/lc_5/out
T_26_13_lc_trk_g1_5
T_26_13_wire_logic_cluster/lc_5/in_1

End 

Net : n16891_cascade_
T_18_18_wire_logic_cluster/lc_3/ltout
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.genclk.t0on_12
T_26_14_wire_logic_cluster/lc_4/out
T_27_13_lc_trk_g2_4
T_27_13_wire_logic_cluster/lc_2/in_0

T_26_14_wire_logic_cluster/lc_4/out
T_26_14_lc_trk_g3_4
T_26_14_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n27_adj_1396
T_27_13_wire_logic_cluster/lc_2/out
T_27_13_lc_trk_g0_2
T_27_13_wire_logic_cluster/lc_1/in_3

End 

Net : n14_adj_1553
T_12_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_41
T_13_20_sp4_h_l_4
T_17_20_sp4_h_l_4
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_6/out
T_3_22_sp12_h_l_0
T_15_22_sp12_h_l_0
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_2_7
T_17_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_6/in_0

End 

Net : trig_dds1
T_21_23_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_42
T_22_15_sp4_v_t_38
T_22_11_sp4_v_t_38
T_19_11_sp4_h_l_9
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_10_lc_trk_g0_3
T_10_10_input_2_1
T_10_10_wire_logic_cluster/lc_1/in_2

T_21_23_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_42
T_22_15_sp4_v_t_38
T_22_11_sp4_v_t_38
T_19_11_sp4_h_l_9
T_18_11_lc_trk_g0_1
T_18_11_input_2_7
T_18_11_wire_logic_cluster/lc_7/in_2

T_21_23_wire_logic_cluster/lc_3/out
T_22_20_sp4_v_t_47
T_19_20_sp4_h_l_4
T_15_20_sp4_h_l_4
T_14_16_sp4_v_t_41
T_11_16_sp4_h_l_10
T_11_16_lc_trk_g0_7
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_21_23_wire_logic_cluster/lc_3/out
T_21_23_lc_trk_g0_3
T_21_23_input_2_3
T_21_23_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.n9_adj_1394
T_10_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_2
T_10_6_sp4_v_t_42
T_10_9_lc_trk_g0_2
T_10_9_wire_logic_cluster/lc_0/cen

End 

Net : buf_adcdata_vac_17
T_13_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_6
T_18_16_sp4_h_l_2
T_22_16_sp4_h_l_10
T_25_16_sp4_v_t_47
T_25_17_lc_trk_g2_7
T_25_17_wire_bram/ram/WDATA_9

T_13_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_13
T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_24_17_sp4_v_t_41
T_25_21_sp4_h_l_10
T_25_21_lc_trk_g0_7
T_25_21_wire_bram/ram/WDATA_13

T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_21_17_sp4_h_l_4
T_24_17_sp4_v_t_41
T_24_20_lc_trk_g1_1
T_24_20_input_2_0
T_24_20_wire_logic_cluster/lc_0/in_2

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_vac_1
T_17_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_47
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_1
T_25_12_sp4_v_t_36
T_25_13_lc_trk_g3_4
T_25_13_wire_bram/ram/WDATA_9

T_17_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_47
T_17_12_sp4_v_t_36
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vac_0
T_14_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_8
T_19_13_sp4_h_l_11
T_23_13_sp4_h_l_2
T_26_13_sp4_v_t_39
T_25_14_lc_trk_g2_7
T_25_14_wire_bram/ram/WDATA_1

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : buf_adcdata_vac_10
T_17_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_36
T_18_21_sp4_h_l_7
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_24_lc_trk_g0_5
T_25_24_wire_bram/ram/WDATA_1

T_17_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_6/in_1

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g2_2
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : n14_adj_1551
T_10_15_wire_logic_cluster/lc_7/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_16_17_sp4_h_l_1
T_19_17_sp4_v_t_36
T_19_20_lc_trk_g1_4
T_19_20_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_7/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_16_17_sp4_h_l_1
T_19_17_sp4_v_t_36
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadcbuf_13
T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_1/in_3

End 

Net : n9_adj_1416
T_17_18_wire_logic_cluster/lc_4/out
T_17_10_sp12_v_t_23
T_6_22_sp12_h_l_0
T_15_22_lc_trk_g0_4
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : n21126
T_23_21_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_40
T_24_18_sp4_h_l_10
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_3/in_0

End 

Net : n16_adj_1514
T_22_21_wire_logic_cluster/lc_7/out
T_23_21_lc_trk_g0_7
T_23_21_wire_logic_cluster/lc_0/in_1

End 

Net : acadc_skipcnt_14
T_16_26_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_47
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_0/in_0

T_16_26_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g3_5
T_16_26_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_iac_2
T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_23_13_sp4_h_l_9
T_26_9_sp4_v_t_44
T_25_12_lc_trk_g3_4
T_25_12_wire_bram/ram/WDATA_5

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata_iac_11
T_16_19_wire_logic_cluster/lc_0/out
T_13_19_sp12_h_l_0
T_22_19_sp4_h_l_11
T_25_19_sp4_v_t_41
T_25_23_lc_trk_g1_4
T_25_23_wire_bram/ram/WDATA_13

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_23_21_lc_trk_g3_1
T_23_21_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata_vac_3
T_15_14_wire_logic_cluster/lc_4/out
T_16_14_sp12_h_l_0
T_23_14_sp4_h_l_9
T_26_10_sp4_v_t_44
T_25_11_lc_trk_g3_4
T_25_11_wire_bram/ram/WDATA_9

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : n5_cascade_
T_23_19_wire_logic_cluster/lc_3/ltout
T_23_19_wire_logic_cluster/lc_4/in_2

End 

Net : n21122_cascade_
T_18_15_wire_logic_cluster/lc_0/ltout
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data_iac_6
T_8_12_wire_bram/ram/RDATA_5
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.genclk.t0on_8
T_26_14_wire_logic_cluster/lc_0/out
T_27_13_lc_trk_g2_0
T_27_13_wire_logic_cluster/lc_3/in_3

T_26_14_wire_logic_cluster/lc_0/out
T_26_14_lc_trk_g3_0
T_26_14_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.t0on_2
T_26_13_wire_logic_cluster/lc_2/out
T_27_13_lc_trk_g1_2
T_27_13_wire_logic_cluster/lc_2/in_1

T_26_13_wire_logic_cluster/lc_2/out
T_26_13_lc_trk_g0_2
T_26_13_input_2_2
T_26_13_wire_logic_cluster/lc_2/in_2

End 

Net : n21888
T_23_19_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_45
T_20_15_sp4_h_l_2
T_16_15_sp4_h_l_5
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_0/in_1

End 

Net : n4_adj_1600_cascade_
T_23_19_wire_logic_cluster/lc_2/ltout
T_23_19_wire_logic_cluster/lc_3/in_2

End 

Net : data_index_9
T_18_25_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g2_7
T_18_25_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g1_7
T_18_25_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_7/out
T_19_25_lc_trk_g0_7
T_19_25_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.genclk.t0on_7
T_26_13_wire_logic_cluster/lc_7/out
T_27_13_lc_trk_g1_7
T_27_13_input_2_2
T_27_13_wire_logic_cluster/lc_2/in_2

T_26_13_wire_logic_cluster/lc_7/out
T_26_13_lc_trk_g3_7
T_26_13_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n19689
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n6
T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata_vac_7
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_sp4_h_l_11
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_6/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_46
T_8_11_sp4_h_l_5
T_8_11_lc_trk_g1_0
T_8_11_wire_bram/ram/WDATA_9

T_11_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n19_adj_1401
T_18_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n15
T_18_11_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_45
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_4/in_3

T_18_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_36
T_16_9_sp4_h_l_1
T_16_9_lc_trk_g0_4
T_16_9_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n17
T_17_9_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_44
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_1/cen

End 

Net : buf_cfgRTD_1
T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_10_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_10_14_sp4_v_t_45
T_7_14_sp4_h_l_8
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_8_20_sp4_h_l_5
T_7_16_sp4_v_t_40
T_7_12_sp4_v_t_40
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.bit_cnt_2
T_19_10_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_1/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_17_10_sp4_h_l_1
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_6/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_1/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g1_2
T_19_10_wire_logic_cluster/lc_2/in_1

End 

Net : buf_cfgRTD_3
T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_14_15_sp4_v_t_40
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_14_15_sp4_v_t_40
T_11_19_sp4_h_l_10
T_10_15_sp4_v_t_47
T_9_16_lc_trk_g3_7
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_5
T_7_12_sp4_v_t_47
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_46
T_11_12_sp4_v_t_46
T_8_12_sp4_h_l_5
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_6/in_0

End 

Net : acadc_skipcnt_11
T_16_26_wire_logic_cluster/lc_2/out
T_16_22_sp4_v_t_41
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_0/in_1

T_16_26_wire_logic_cluster/lc_2/out
T_16_26_lc_trk_g1_2
T_16_26_wire_logic_cluster/lc_2/in_1

End 

Net : n22264
T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : n21568
T_19_18_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g3_5
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

End 

Net : n14_adj_1580
T_10_15_wire_logic_cluster/lc_6/out
T_9_15_sp12_h_l_0
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_19_sp4_v_t_38
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_9_15_sp12_h_l_0
T_20_15_sp12_v_t_23
T_20_17_sp4_v_t_43
T_19_21_lc_trk_g1_6
T_19_21_wire_logic_cluster/lc_1/in_0

End 

Net : n16_adj_1521
T_16_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_1
T_19_14_sp4_v_t_36
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds0_1
T_14_22_wire_logic_cluster/lc_7/out
T_14_22_sp4_h_l_3
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_8
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_47
T_16_21_sp4_h_l_10
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_7/in_3

End 

Net : n11390
T_20_13_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_36
T_18_13_sp4_h_l_6
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_0/cen

End 

Net : buf_dds1_15
T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_40
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_5/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_2/in_0

End 

Net : buf_dds0_5
T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g2_5
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n15_cascade_
T_18_11_wire_logic_cluster/lc_4/ltout
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n47
T_17_9_wire_logic_cluster/lc_7/out
T_17_4_sp12_v_t_22
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.n20996
T_18_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_47
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_7/in_3

End 

Net : n21054
T_22_21_wire_logic_cluster/lc_5/out
T_23_20_sp4_v_t_43
T_23_16_sp4_v_t_39
T_23_17_lc_trk_g3_7
T_23_17_input_2_0
T_23_17_wire_logic_cluster/lc_0/in_2

End 

Net : n21177
T_20_21_wire_logic_cluster/lc_4/out
T_19_21_sp4_h_l_0
T_23_21_sp4_h_l_3
T_22_17_sp4_v_t_38
T_22_18_lc_trk_g2_6
T_22_18_input_2_0
T_22_18_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_iac_3
T_15_14_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_46
T_16_11_sp4_h_l_11
T_20_11_sp4_h_l_2
T_24_11_sp4_h_l_2
T_25_11_lc_trk_g3_2
T_25_11_wire_bram/ram/WDATA_13

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_39
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_17
T_16_19_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_46
T_18_17_sp4_h_l_11
T_22_17_sp4_h_l_7
T_26_17_sp4_h_l_7
T_25_17_lc_trk_g0_7
T_25_17_wire_bram/ram/WDATA_13

T_16_19_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_46
T_18_17_sp4_h_l_11
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vac_2
T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_16_12_sp4_h_l_11
T_20_12_sp4_h_l_2
T_24_12_sp4_h_l_5
T_25_12_lc_trk_g2_5
T_25_12_wire_bram/ram/WDATA_1

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_iac_0
T_14_13_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_46
T_15_14_sp4_h_l_11
T_19_14_sp4_h_l_2
T_23_14_sp4_h_l_5
T_25_14_lc_trk_g3_0
T_25_14_wire_bram/ram/WDATA_5

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g2_3
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.bit_cnt_3
T_19_10_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_17_10_lc_trk_g1_6
T_17_10_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_17_10_sp4_h_l_3
T_17_10_lc_trk_g1_6
T_17_10_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_vac_5
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_45
T_8_13_sp4_h_l_1
T_8_13_lc_trk_g1_4
T_8_13_wire_bram/ram/WDATA_9

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_2/in_0

End 

Net : n22288_cascade_
T_20_18_wire_logic_cluster/lc_2/ltout
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : n8_adj_1571_cascade_
T_20_23_wire_logic_cluster/lc_1/ltout
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : n16_adj_1534
T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_17_21_sp4_h_l_4
T_20_17_sp4_v_t_47
T_20_18_lc_trk_g3_7
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.t0on_10
T_26_14_wire_logic_cluster/lc_2/out
T_27_13_lc_trk_g3_2
T_27_13_wire_logic_cluster/lc_2/in_3

T_26_14_wire_logic_cluster/lc_2/out
T_26_14_lc_trk_g1_2
T_26_14_wire_logic_cluster/lc_2/in_1

End 

Net : n13176
T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_5/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_3/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_input_2_6
T_6_13_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

End 

Net : n13165_cascade_
T_9_13_wire_logic_cluster/lc_3/ltout
T_9_13_wire_logic_cluster/lc_4/in_2

End 

Net : buf_dds0_4
T_16_22_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_40
T_17_19_sp4_h_l_10
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_5/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds1_13
T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_11_20_sp4_h_l_0
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : n16_adj_1510
T_17_19_wire_logic_cluster/lc_4/out
T_18_19_sp12_h_l_0
T_21_19_sp4_h_l_5
T_22_19_lc_trk_g2_5
T_22_19_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.t0off_11
T_23_14_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_input_2_3
T_23_14_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadcbuf_14
T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_sp4_h_l_1
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_7/in_3

End 

Net : buf_dds0_15
T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_5/in_1

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_36
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_16_21_lc_trk_g2_2
T_16_21_input_2_4
T_16_21_wire_logic_cluster/lc_4/in_2

T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.adc_state_0
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_46
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_6_11_sp4_v_t_38
T_6_13_lc_trk_g2_3
T_6_13_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_5/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_sp4_v_t_46
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_6_11_sp4_v_t_38
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_sp4_v_t_46
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_sp4_v_t_46
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_43
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_6_15_lc_trk_g0_3
T_6_15_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_5/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_46
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_46
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_43
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g0_3
T_6_11_input_2_3
T_6_11_wire_logic_cluster/lc_3/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_6_11_sp4_v_t_38
T_6_14_lc_trk_g0_6
T_6_14_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_46
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_46
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_11_sp4_v_t_46
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_1/in_3

End 

Net : n14884
T_14_15_wire_logic_cluster/lc_4/out
T_15_15_sp4_h_l_8
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_4/out
T_15_15_sp4_h_l_8
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_4/out
T_15_15_sp4_h_l_8
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_41
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_0
T_16_15_sp4_v_t_37
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : n16_adj_1517
T_22_22_wire_logic_cluster/lc_1/out
T_23_18_sp4_v_t_38
T_22_20_lc_trk_g0_3
T_22_20_wire_logic_cluster/lc_2/in_3

End 

Net : n22210
T_22_20_wire_logic_cluster/lc_2/out
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_5/in_1

End 

Net : dds_state_0
T_16_20_wire_logic_cluster/lc_0/out
T_16_16_sp12_v_t_23
T_5_16_sp12_h_l_0
T_12_16_sp4_h_l_9
T_15_12_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_44
T_18_22_sp4_h_l_9
T_21_22_sp4_v_t_39
T_20_24_lc_trk_g1_2
T_20_24_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_41
T_18_21_sp4_h_l_10
T_18_21_lc_trk_g0_7
T_18_21_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_16_8_sp12_v_t_23
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_41
T_18_21_sp4_h_l_10
T_17_21_sp4_v_t_41
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_41
T_18_21_sp4_h_l_10
T_17_21_sp4_v_t_41
T_17_25_sp4_v_t_41
T_17_26_lc_trk_g2_1
T_17_26_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_44
T_18_22_sp4_h_l_9
T_21_22_sp4_v_t_39
T_18_26_sp4_h_l_2
T_18_26_lc_trk_g1_7
T_18_26_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_41
T_18_21_sp4_h_l_10
T_17_21_sp4_v_t_41
T_17_25_lc_trk_g0_4
T_17_25_input_2_2
T_17_25_wire_logic_cluster/lc_2/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_0/in_1

End 

Net : buf_cfgRTD_6
T_12_21_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_47
T_14_18_sp4_h_l_3
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_3/in_3

T_12_21_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_47
T_10_18_sp4_h_l_4
T_9_14_sp4_v_t_44
T_9_16_lc_trk_g2_1
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_11
T_11_17_sp4_v_t_46
T_11_13_sp4_v_t_39
T_8_13_sp4_h_l_8
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_3/out
T_12_12_sp12_v_t_22
T_0_12_span12_horz_1
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_0/in_0

End 

Net : n20_adj_1537
T_16_18_wire_logic_cluster/lc_2/out
T_11_18_sp12_h_l_0
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_6/in_0

End 

Net : n22285
T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g1_6
T_20_18_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_iac_5
T_8_13_wire_bram/ram/RDATA_13
T_9_13_sp4_h_l_4
T_13_13_sp4_h_l_4
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_3/in_0

End 

Net : RTD.adc_state_3
T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp12_h_l_0
T_11_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g2_0
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g2_4
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp12_h_l_0
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_14_sp4_v_t_37
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_14_sp4_v_t_37
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp12_h_l_0
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_45
T_6_12_lc_trk_g2_0
T_6_12_input_2_0
T_6_12_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_14_sp4_v_t_37
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_41
T_7_16_lc_trk_g3_1
T_7_16_input_2_4
T_7_16_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_41
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_41
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_input_2_6
T_6_15_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_44
T_7_12_lc_trk_g0_2
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_10_sp4_v_t_43
T_9_11_lc_trk_g2_3
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_44
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_44
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_9_14_sp4_v_t_37
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_45
T_6_11_lc_trk_g3_5
T_6_11_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_4/in_3

End 

Net : n21309
T_17_22_wire_logic_cluster/lc_5/out
T_9_22_sp12_h_l_1
T_20_10_sp12_v_t_22
T_20_19_lc_trk_g2_6
T_20_19_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n15065
T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_10_15_sp4_h_l_1
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n11750
T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_5/out
T_23_10_sp4_v_t_42
T_24_10_sp4_h_l_7
T_20_10_sp4_h_l_10
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

End 

Net : n14_adj_1585
T_22_21_wire_logic_cluster/lc_1/out
T_23_19_sp4_v_t_46
T_20_23_sp4_h_l_4
T_19_19_sp4_v_t_44
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_3/in_0

T_22_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_47
T_19_23_sp4_h_l_3
T_15_23_sp4_h_l_11
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_3/in_3

T_22_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_47
T_22_23_sp4_v_t_43
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.n26
T_22_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0off_8
T_23_14_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_2/in_0

T_23_14_wire_logic_cluster/lc_0/out
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19688
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.t0off_9
T_23_14_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g3_1
T_22_13_input_2_4
T_22_13_wire_logic_cluster/lc_4/in_2

T_23_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g2_1
T_23_14_input_2_1
T_23_14_wire_logic_cluster/lc_1/in_2

End 

Net : n20856
T_16_20_wire_logic_cluster/lc_7/out
T_16_15_sp12_v_t_22
T_17_15_sp12_h_l_1
T_21_15_sp4_h_l_4
T_23_15_lc_trk_g2_1
T_23_15_wire_logic_cluster/lc_4/in_1

End 

Net : n11850
T_18_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_47
T_19_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_47
T_19_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

T_18_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_47
T_19_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

End 

Net : RTD.n16
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.n21_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : n14_adj_1556
T_16_23_wire_logic_cluster/lc_4/out
T_16_19_sp4_v_t_45
T_16_23_sp4_v_t_46
T_17_23_sp4_h_l_11
T_20_19_sp4_v_t_40
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_1/in_0

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_2/in_0

End 

Net : VAC_FLT1
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_3/in_1

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_7/in_3

T_13_21_wire_logic_cluster/lc_7/out
T_3_21_sp12_h_l_1
T_2_21_sp12_v_t_22
T_2_24_sp4_v_t_42
T_0_28_span4_horz_24
T_0_28_lc_trk_g0_0
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_control_7
T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.genclk.t0off_13
T_23_14_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g2_5
T_22_13_wire_logic_cluster/lc_2/in_1

T_23_14_wire_logic_cluster/lc_5/out
T_23_14_lc_trk_g0_5
T_23_14_input_2_5
T_23_14_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.genclk.t0off_5
T_23_13_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g3_5
T_22_13_input_2_2
T_22_13_wire_logic_cluster/lc_2/in_2

T_23_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g3_5
T_23_13_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadcbuf_15
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadcbuf_16
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_37
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.t0off_2
T_23_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g3_2
T_22_13_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_2/out
T_23_13_lc_trk_g0_2
T_23_13_input_2_2
T_23_13_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.t0off_14
T_23_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_4/in_3

T_23_14_wire_logic_cluster/lc_6/out
T_23_14_lc_trk_g1_6
T_23_14_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.n27
T_22_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_15_adj_1464
T_13_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_input_2_7
T_12_13_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp4_v_t_38
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : n21049
T_23_17_wire_logic_cluster/lc_6/out
T_23_17_lc_trk_g1_6
T_23_17_wire_logic_cluster/lc_1/in_0

End 

Net : adc_state_2_adj_1481
T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_8_15_sp4_h_l_5
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_8_15_sp4_h_l_5
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp4_v_t_37
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_45
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_45
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_45
T_7_16_lc_trk_g0_0
T_7_16_input_2_2
T_7_16_wire_logic_cluster/lc_2/in_2

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_8_15_sp4_h_l_5
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g0_0
T_6_15_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_8_15_sp4_h_l_5
T_11_15_sp4_v_t_47
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_8_15_sp4_h_l_5
T_11_15_sp4_v_t_47
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_8_15_sp4_h_l_5
T_11_15_sp4_v_t_47
T_11_19_sp4_v_t_43
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_40
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_14_sp4_v_t_40
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_14_sp4_v_t_40
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_14_sp4_v_t_40
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_14_sp4_v_t_40
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_6_14_sp4_v_t_46
T_6_17_lc_trk_g0_6
T_6_17_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp12_v_t_23
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_16_adj_1463
T_13_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g2_0
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_sp4_h_l_5
T_12_10_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_sp4_h_l_5
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : n11714
T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_10_18_sp4_v_t_36
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_5/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_10_18_sp4_v_t_36
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_0/in_3

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_11_14_sp4_h_l_10
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_1/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_1
T_7_13_sp4_v_t_43
T_8_17_sp4_h_l_6
T_11_17_sp4_v_t_43
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_5/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_7/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_3/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_7/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_1/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_3/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_1
T_7_13_sp4_v_t_43
T_8_17_sp4_h_l_6
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_6/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_1
T_7_13_sp4_v_t_43
T_8_17_sp4_h_l_6
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_2/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_1
T_7_13_sp4_v_t_43
T_8_17_sp4_h_l_6
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_4/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_6_10_sp4_v_t_44
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_6/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_1
T_7_13_sp4_v_t_43
T_8_17_sp4_h_l_6
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_1/in_3

T_6_13_wire_logic_cluster/lc_2/out
T_4_13_sp4_h_l_1
T_7_13_sp4_v_t_43
T_7_17_lc_trk_g1_6
T_7_17_wire_logic_cluster/lc_2/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_11_sp12_v_t_23
T_6_17_lc_trk_g2_4
T_6_17_wire_logic_cluster/lc_3/in_1

End 

Net : n11919
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0off_3
T_23_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g2_3
T_22_13_wire_logic_cluster/lc_2/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_lc_trk_g1_3
T_23_13_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.t0off_12
T_23_14_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_3/in_1

T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n19687
T_12_15_wire_logic_cluster/lc_0/cout
T_12_15_wire_logic_cluster/lc_1/in_3

Net : buf_adcdata_iac_16
T_14_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_2
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_25_7_sp12_v_t_22
T_25_18_lc_trk_g3_2
T_25_18_wire_bram/ram/WDATA_5

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.n62
T_23_11_wire_logic_cluster/lc_6/out
T_23_11_lc_trk_g1_6
T_23_11_input_2_5
T_23_11_wire_logic_cluster/lc_5/in_2

End 

Net : adc_state_0
T_12_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_3
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_3/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_12_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_12_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_4/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_13_sp4_v_t_47
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_12_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_5/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_2
T_16_16_sp4_v_t_39
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_12_sp4_v_t_43
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_13_sp4_v_t_47
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_14_17_sp4_h_l_10
T_18_17_sp4_h_l_6
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_3
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_1/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_3/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_13_sp4_v_t_47
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_5/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_13_sp4_v_t_47
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_7/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_12_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_5/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_2
T_16_16_sp4_v_t_39
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_0/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp4_v_t_38
T_12_19_sp4_v_t_43
T_13_19_sp4_h_l_6
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp4_v_t_38
T_12_19_sp4_v_t_43
T_13_19_sp4_h_l_6
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_2
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp4_v_t_38
T_12_19_sp4_v_t_43
T_13_19_sp4_h_l_6
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp4_v_t_38
T_12_19_sp4_v_t_43
T_13_19_sp4_h_l_6
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_2/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_2
T_14_16_lc_trk_g3_2
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_14_17_sp4_h_l_10
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_3/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_7/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_7/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_5/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_7/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_10_21_sp4_h_l_10
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_5/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_9_20_sp4_h_l_6
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_9_20_sp4_h_l_6
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_12_17_lc_trk_g2_7
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_9_20_sp4_h_l_6
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp4_v_t_38
T_13_23_sp4_h_l_8
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_14_20_lc_trk_g3_3
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_16_sp4_v_t_39
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_6/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_10_21_sp4_h_l_10
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_9_20_sp4_h_l_6
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_1/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_12_22_lc_trk_g3_7
T_12_22_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_3
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_3
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_4/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_12_22_lc_trk_g3_7
T_12_22_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_12_22_lc_trk_g3_7
T_12_22_wire_logic_cluster/lc_4/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_3
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_12_22_lc_trk_g3_7
T_12_22_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_47
T_12_22_lc_trk_g3_7
T_12_22_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_12_21_lc_trk_g2_3
T_12_21_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_3
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g0_3
T_11_25_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_1/in_3

T_12_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.genclk.t0off_7
T_23_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_input_2_3
T_22_13_wire_logic_cluster/lc_3/in_2

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_lc_trk_g3_7
T_23_13_wire_logic_cluster/lc_7/in_1

End 

Net : buf_dds1_6
T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_0/in_0

T_20_21_wire_logic_cluster/lc_5/out
T_21_21_sp4_h_l_10
T_17_21_sp4_h_l_6
T_16_17_sp4_v_t_46
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_5/in_0

End 

Net : n23_adj_1538
T_17_19_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_39
T_19_18_sp4_h_l_2
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_IAC.n17_cascade_
T_12_25_wire_logic_cluster/lc_1/ltout
T_12_25_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_IAC.n12
T_12_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_12_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

End 

Net : n22207_cascade_
T_22_20_wire_logic_cluster/lc_1/ltout
T_22_20_wire_logic_cluster/lc_2/in_2

End 

Net : n19_adj_1518
T_18_18_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_40
T_20_20_sp4_h_l_5
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_1/in_0

End 

Net : n30
T_20_17_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g2_7
T_19_16_input_2_1
T_19_16_wire_logic_cluster/lc_1/in_2

End 

Net : acadc_skipcnt_8
T_16_25_wire_logic_cluster/lc_7/out
T_16_22_sp4_v_t_38
T_15_23_lc_trk_g2_6
T_15_23_wire_logic_cluster/lc_6/in_0

T_16_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g3_7
T_16_25_wire_logic_cluster/lc_7/in_1

End 

Net : n21138_cascade_
T_13_20_wire_logic_cluster/lc_0/ltout
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : n16_adj_1487
T_16_18_wire_logic_cluster/lc_5/out
T_14_18_sp4_h_l_7
T_18_18_sp4_h_l_10
T_21_18_sp4_v_t_47
T_21_19_lc_trk_g2_7
T_21_19_wire_logic_cluster/lc_0/in_3

End 

Net : buf_dds0_0
T_17_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_43
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_5/in_3

T_17_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_43
T_17_20_lc_trk_g1_6
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_0/in_3

End 

Net : data_idxvec_12
T_19_21_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g2_4
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

End 

Net : buf_dds0_6
T_20_21_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g1_6
T_20_21_wire_logic_cluster/lc_0/in_1

T_20_21_wire_logic_cluster/lc_6/out
T_11_21_sp12_h_l_0
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g1_6
T_20_21_wire_logic_cluster/lc_6/in_1

End 

Net : VDC_RNG0
T_14_22_wire_logic_cluster/lc_5/out
T_13_22_sp4_h_l_2
T_16_18_sp4_v_t_45
T_16_19_lc_trk_g3_5
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g2_5
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_sp12_h_l_1
T_2_22_sp12_h_l_1
T_1_10_sp12_v_t_22
T_1_11_sp4_v_t_44
T_0_11_span4_horz_38
T_0_11_lc_trk_g1_6
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadcbuf_17
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_46
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_4/in_0

End 

Net : n23_adj_1541
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_sp4_h_l_1
T_20_19_sp4_h_l_4
T_20_19_lc_trk_g1_1
T_20_19_input_2_2
T_20_19_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.t0off_10
T_23_14_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g2_2
T_22_13_wire_logic_cluster/lc_3/in_3

T_23_14_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g1_2
T_23_14_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n17509
T_18_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g2_2
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19685
T_12_14_wire_logic_cluster/lc_6/cout
T_12_14_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.avg_cnt_11
T_12_10_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_6/in_0

T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n18563_cascade_
T_12_8_wire_logic_cluster/lc_3/ltout
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n21
T_13_9_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_3/in_3

End 

Net : VAC_OSR1
T_12_21_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_7/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_2_21_sp12_h_l_1
T_1_21_sp12_v_t_22
T_1_26_sp4_v_t_40
T_0_30_span4_horz_47
T_0_30_lc_trk_g1_7
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADC_VDC.n18566
T_12_8_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_37
T_13_10_sp4_h_l_6
T_17_10_sp4_h_l_6
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_4/in_3

End 

Net : n21286
T_18_21_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_6
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_iac_1
T_25_13_wire_bram/ram/RDATA_13
T_25_13_sp4_h_l_9
T_21_13_sp4_h_l_0
T_17_13_sp4_h_l_8
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : n30_adj_1506
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : SIG_DDS.n10
T_16_15_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_42
T_16_16_sp4_v_t_47
T_16_20_lc_trk_g0_2
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : SIG_DDS.bit_cnt_1
T_21_17_wire_logic_cluster/lc_1/out
T_17_17_sp12_h_l_1
T_16_17_sp12_v_t_22
T_16_16_sp4_v_t_46
T_16_12_sp4_v_t_46
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_1/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g1_1
T_21_17_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g1_1
T_21_17_input_2_2
T_21_17_wire_logic_cluster/lc_2/in_2

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g1_1
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_8_9_0_
T_12_15_wire_logic_cluster/carry_in_mux/cout
T_12_15_wire_logic_cluster/lc_0/in_3

Net : n19_adj_1503_cascade_
T_23_17_wire_logic_cluster/lc_5/ltout
T_23_17_wire_logic_cluster/lc_6/in_2

End 

Net : RTD.n1
T_9_14_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_37
T_6_12_sp4_h_l_0
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : n18755_cascade_
T_7_12_wire_logic_cluster/lc_5/ltout
T_7_12_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_17_adj_1462
T_11_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_iac_5
T_10_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_7_13_sp4_h_l_10
T_8_13_lc_trk_g3_2
T_8_13_wire_bram/ram/WDATA_13

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.avg_cnt_4
T_12_9_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_2/in_0

T_12_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n20
T_13_9_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_4
T_8_14_wire_bram/ram/RDATA_5
T_9_14_sp4_h_l_4
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_7/in_0

End 

Net : n14_adj_1549
T_18_20_wire_logic_cluster/lc_5/out
T_16_20_sp4_h_l_7
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_36
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_7/in_0

End 

Net : n14_adj_1576
T_14_17_wire_logic_cluster/lc_7/out
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_18_21_sp4_h_l_3
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_18_21_sp4_h_l_3
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_2/in_1

End 

Net : n14506
T_14_17_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_36
T_15_18_sp4_h_l_1
T_18_18_sp4_v_t_43
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_36
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_9
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_9
T_16_17_sp4_h_l_0
T_20_17_sp4_h_l_0
T_22_17_lc_trk_g2_5
T_22_17_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_36
T_15_18_sp4_h_l_1
T_18_18_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_36
T_15_18_sp4_h_l_1
T_18_18_sp4_v_t_43
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_9
T_16_17_sp4_h_l_0
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_36
T_15_18_sp4_h_l_1
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_9
T_16_17_sp4_h_l_0
T_17_17_lc_trk_g2_0
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadcbuf_18
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.avg_cnt_2
T_12_9_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_6/in_1

T_12_9_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_2/in_1

End 

Net : n8_adj_1573_cascade_
T_17_24_wire_logic_cluster/lc_1/ltout
T_17_24_wire_logic_cluster/lc_2/in_2

End 

Net : n8_adj_1565_cascade_
T_19_24_wire_logic_cluster/lc_2/ltout
T_19_24_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n14915
T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_13_12_sp4_v_t_41
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_14_sp4_v_t_41
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_14_sp4_v_t_41
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_37
T_10_10_sp4_h_l_0
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_37
T_10_10_sp4_h_l_0
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_37
T_10_10_sp4_h_l_0
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_37
T_10_10_sp4_h_l_0
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_12_9_sp12_v_t_23
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

T_12_11_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.avg_cnt_7
T_12_9_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g0_7
T_13_9_wire_logic_cluster/lc_2/in_1

T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n13010_cascade_
T_12_11_wire_logic_cluster/lc_1/ltout
T_12_11_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19684
T_12_14_wire_logic_cluster/lc_5/cout
T_12_14_wire_logic_cluster/lc_6/in_3

Net : n22_adj_1640
T_15_13_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_7/in_0

End 

Net : n19771
T_15_17_wire_logic_cluster/lc_5/cout
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.genclk.n21446_cascade_
T_22_13_wire_logic_cluster/lc_0/ltout
T_22_13_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.genclk.t0off_4
T_23_13_wire_logic_cluster/lc_4/out
T_22_13_sp4_h_l_0
T_22_13_lc_trk_g1_5
T_22_13_input_2_0
T_22_13_wire_logic_cluster/lc_0/in_2

T_23_13_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g2_4
T_23_13_input_2_4
T_23_13_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.avg_cnt_1
T_12_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g1_1
T_13_9_input_2_6
T_13_9_wire_logic_cluster/lc_6/in_2

T_12_9_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_1/in_1

End 

Net : n21072
T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_20_20_lc_trk_g0_2
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : buf_dds0_10
T_20_23_wire_logic_cluster/lc_3/out
T_20_20_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_1/in_1

T_20_23_wire_logic_cluster/lc_3/out
T_20_20_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_46
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g0_3
T_20_23_wire_logic_cluster/lc_3/in_0

End 

Net : comm_length_1
T_24_18_wire_logic_cluster/lc_1/out
T_25_15_sp4_v_t_43
T_22_15_sp4_h_l_0
T_23_15_lc_trk_g2_0
T_23_15_input_2_6
T_23_15_wire_logic_cluster/lc_6/in_2

T_24_18_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g1_1
T_23_19_wire_logic_cluster/lc_3/in_1

End 

Net : secclk_cnt_0
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_3/in_0

End 

Net : n14_adj_1552
T_22_23_wire_logic_cluster/lc_0/out
T_22_20_sp4_v_t_40
T_19_20_sp4_h_l_5
T_18_16_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_6/in_0

T_22_23_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_41
T_20_20_sp4_h_l_4
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_6/in_0

End 

Net : n14_adj_1577
T_17_20_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_37
T_19_21_sp4_h_l_6
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_17_19_sp4_v_t_44
T_17_23_lc_trk_g1_1
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.avg_cnt_3
T_12_9_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g1_3
T_13_9_input_2_2
T_13_9_wire_logic_cluster/lc_2/in_2

T_12_9_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_3/in_1

End 

Net : n12381_cascade_
T_20_24_wire_logic_cluster/lc_0/ltout
T_20_24_wire_logic_cluster/lc_1/in_2

End 

Net : n19_adj_1639_cascade_
T_15_13_wire_logic_cluster/lc_1/ltout
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : n14529
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_11
T_22_15_sp4_h_l_7
T_23_15_lc_trk_g2_7
T_23_15_wire_logic_cluster/lc_0/in_3

T_18_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_18_15_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_0/in_0

End 

Net : dds_state_2
T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_17_15_sp4_v_t_37
T_14_15_sp4_h_l_0
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_15_25_sp4_h_l_5
T_18_21_sp4_v_t_46
T_18_17_sp4_v_t_42
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_5/in_3

T_17_25_wire_logic_cluster/lc_4/out
T_18_24_sp4_v_t_41
T_18_20_sp4_v_t_42
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_4/in_3

T_17_25_wire_logic_cluster/lc_4/out
T_18_24_sp4_v_t_41
T_19_24_sp4_h_l_4
T_20_24_lc_trk_g2_4
T_20_24_wire_logic_cluster/lc_7/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_3/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_2/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_6/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_1/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_5/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_3/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_7/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_14_21_sp4_h_l_8
T_16_21_lc_trk_g3_5
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_4/in_3

T_17_25_wire_logic_cluster/lc_4/out
T_18_26_lc_trk_g3_4
T_18_26_wire_logic_cluster/lc_1/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_2/in_3

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_4/in_3

T_17_25_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g1_4
T_17_26_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n20899
T_16_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g0_6
T_17_9_wire_logic_cluster/lc_7/in_1

End 

Net : dds_state_1
T_17_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_41
T_18_19_sp4_v_t_42
T_18_15_sp4_v_t_47
T_15_15_sp4_h_l_10
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_4/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_41
T_18_19_sp4_v_t_42
T_18_21_lc_trk_g3_7
T_18_21_input_2_4
T_18_21_wire_logic_cluster/lc_4/in_2

T_17_26_wire_logic_cluster/lc_0/out
T_17_26_sp4_h_l_5
T_20_22_sp4_v_t_46
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_7/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_41
T_18_19_sp4_v_t_42
T_18_15_sp4_v_t_47
T_19_19_sp4_h_l_10
T_22_15_sp4_v_t_47
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_3/cen

T_17_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_41
T_18_19_sp4_v_t_42
T_18_15_sp4_v_t_47
T_19_19_sp4_h_l_10
T_22_15_sp4_v_t_47
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_3/cen

T_17_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_41
T_18_19_sp4_v_t_42
T_18_15_sp4_v_t_47
T_19_19_sp4_h_l_10
T_22_15_sp4_v_t_47
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_3/cen

T_17_26_wire_logic_cluster/lc_0/out
T_17_14_sp12_v_t_23
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_4/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_1/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_5/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_3/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_7/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_26_sp4_h_l_5
T_13_26_sp4_h_l_1
T_17_26_sp4_h_l_1
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_0/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_4/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_2/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_8
T_15_22_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_6/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_3/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_38
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_0/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_3/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_24_sp4_v_t_45
T_17_20_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_5/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_7/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_0/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_4/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_24_sp4_v_t_45
T_17_20_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_1/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_2/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_17_22_sp4_v_t_37
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_6/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_18_23_sp4_v_t_41
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_6/in_3

T_17_26_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_4/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_2/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_26_sp4_h_l_5
T_18_26_lc_trk_g3_5
T_18_26_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_6
T_26_13_wire_logic_cluster/lc_6/out
T_27_13_lc_trk_g0_6
T_27_13_wire_logic_cluster/lc_0/in_0

T_26_13_wire_logic_cluster/lc_6/out
T_26_13_lc_trk_g2_6
T_26_13_input_2_6
T_26_13_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.n21449_cascade_
T_27_13_wire_logic_cluster/lc_0/ltout
T_27_13_wire_logic_cluster/lc_1/in_2

End 

Net : acadc_skipcnt_1
T_16_25_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g2_0
T_15_24_wire_logic_cluster/lc_0/in_0

T_16_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.t0on_1
T_26_13_wire_logic_cluster/lc_1/out
T_27_13_lc_trk_g0_1
T_27_13_wire_logic_cluster/lc_0/in_1

T_26_13_wire_logic_cluster/lc_1/out
T_26_13_lc_trk_g3_1
T_26_13_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata_vac_11
T_14_16_wire_logic_cluster/lc_7/out
T_14_11_sp12_v_t_22
T_15_23_sp12_h_l_1
T_25_23_lc_trk_g1_6
T_25_23_wire_bram/ram/WDATA_9

T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp12_h_l_1
T_23_16_sp12_v_t_22
T_23_18_lc_trk_g3_5
T_23_18_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : n22252
T_17_13_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_39
T_18_15_sp4_h_l_8
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_18_adj_1461
T_11_13_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_sp4_h_l_1
T_14_13_sp4_v_t_36
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.avg_cnt_6
T_12_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g1_6
T_12_9_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.t0on_4
T_26_13_wire_logic_cluster/lc_4/out
T_27_13_lc_trk_g0_4
T_27_13_input_2_0
T_27_13_wire_logic_cluster/lc_0/in_2

T_26_13_wire_logic_cluster/lc_4/out
T_26_13_lc_trk_g0_4
T_26_13_input_2_4
T_26_13_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.avg_cnt_5
T_12_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_2/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds0_3
T_21_23_wire_logic_cluster/lc_0/out
T_22_20_sp4_v_t_41
T_22_21_lc_trk_g3_1
T_22_21_wire_logic_cluster/lc_7/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_21_sp4_v_t_45
T_18_21_sp4_h_l_8
T_14_21_sp4_h_l_11
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata_iac_7
T_12_20_wire_logic_cluster/lc_3/out
T_12_11_sp12_v_t_22
T_0_11_span12_horz_1
T_8_11_lc_trk_g0_1
T_8_11_wire_bram/ram/WDATA_13

T_12_20_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_43
T_13_16_sp4_h_l_6
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_3

End 

Net : n14_adj_1550
T_17_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_1
T_20_19_sp4_v_t_36
T_17_19_sp4_h_l_7
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_1
T_20_19_sp4_v_t_36
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_0/in_0

End 

Net : n11385
T_18_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_7
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

End 

Net : n19_adj_1522
T_18_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_0/in_0

End 

Net : n22261_cascade_
T_19_17_wire_logic_cluster/lc_0/ltout
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : n19_adj_1515
T_23_18_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g0_5
T_23_18_wire_logic_cluster/lc_0/in_1

End 

Net : n21127
T_23_18_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g0_0
T_23_18_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadcbuf_19
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_3/in_1

T_12_14_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_42
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_skipcnt_4
T_16_25_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g3_3
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_16_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g1_3
T_16_25_wire_logic_cluster/lc_3/in_1

End 

Net : n23_adj_1620
T_20_12_wire_logic_cluster/lc_2/out
T_20_12_sp4_h_l_9
T_24_12_sp4_h_l_0
T_23_12_sp4_v_t_43
T_23_15_lc_trk_g0_3
T_23_15_wire_logic_cluster/lc_2/in_1

End 

Net : n22303_cascade_
T_20_19_wire_logic_cluster/lc_0/ltout
T_20_19_wire_logic_cluster/lc_1/in_2

End 

Net : n22306
T_20_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_5/in_1

End 

Net : n14130
T_23_15_wire_logic_cluster/lc_5/out
T_23_15_lc_trk_g3_5
T_23_15_input_2_0
T_23_15_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19683
T_12_14_wire_logic_cluster/lc_4/cout
T_12_14_wire_logic_cluster/lc_5/in_3

Net : n19770
T_15_17_wire_logic_cluster/lc_4/cout
T_15_17_wire_logic_cluster/lc_5/in_3

Net : VAC_FLT0
T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_5
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_4_19_sp12_h_l_1
T_3_19_sp12_v_t_22
T_3_24_sp4_v_t_40
T_0_28_span4_horz_23
T_0_28_lc_trk_g0_7
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : n17_adj_1535
T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_17_18_sp4_h_l_5
T_21_18_sp4_h_l_8
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_2/in_0

End 

Net : cmd_rdadctmp_19_adj_1460
T_13_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g2_1
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_sp4_h_l_7
T_12_10_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_1
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : data_count_3
T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3
T_25_8_upADDR_3
T_25_8_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_26_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_26_lc_trk_g0_2
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_3/out
T_9_19_sp12_h_l_1
T_8_7_sp12_v_t_22
T_8_14_lc_trk_g2_2
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3

T_15_19_wire_logic_cluster/lc_3/out
T_9_19_sp12_h_l_1
T_8_7_sp12_v_t_22
T_8_14_lc_trk_g2_2
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3

End 

Net : data_count_2
T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2
T_25_8_upADDR_2
T_25_8_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_17_sp12_v_t_23
T_16_29_sp12_h_l_0
T_23_29_sp4_h_l_9
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_9_7_sp12_v_t_23
T_9_13_sp4_v_t_39
T_8_14_lc_trk_g2_7
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_9_7_sp12_v_t_23
T_9_13_sp4_v_t_39
T_8_14_lc_trk_g2_7
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2

End 

Net : ADC_VDC.n13010
T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_7_sp4_v_t_42
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_7_sp4_v_t_42
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_7_sp4_v_t_42
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_2
T_12_7_sp4_v_t_42
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_7/cen

End 

Net : data_count_9
T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9
T_25_8_upADDR_9
T_25_8_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_4_17_sp12_h_l_1
T_6_17_sp4_h_l_2
T_9_13_sp4_v_t_45
T_8_14_lc_trk_g3_5
T_8_14_input2_6
T_8_14_wire_bram/ram/WADDR_9
T_8_12_upADDR_9
T_8_12_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_4_17_sp12_h_l_1
T_6_17_sp4_h_l_2
T_9_13_sp4_v_t_45
T_8_14_lc_trk_g3_5
T_8_14_input2_6
T_8_14_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp12_v_t_22
T_16_29_sp12_h_l_1
T_22_29_sp4_h_l_6
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g3_5
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_1

End 

Net : n21272
T_19_18_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g0_2
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

End 

Net : data_count_8
T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8
T_25_8_upADDR_8
T_25_8_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_16_28_sp12_h_l_0
T_23_28_sp4_h_l_9
T_26_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_1
T_8_14_lc_trk_g1_4
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8
T_8_12_upADDR_8
T_8_12_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_16_sp12_v_t_23
T_15_14_sp4_v_t_47
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_1
T_8_14_lc_trk_g1_4
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8

T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.t0on_0
T_26_13_wire_logic_cluster/lc_0/out
T_27_13_lc_trk_g1_0
T_27_13_wire_logic_cluster/lc_0/in_3

T_26_13_wire_logic_cluster/lc_0/out
T_26_13_lc_trk_g3_0
T_26_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds1_2
T_18_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_4
T_22_18_sp4_v_t_44
T_22_22_lc_trk_g0_1
T_22_22_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_4
T_15_18_sp4_h_l_0
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

End 

Net : buf_dds1_3
T_21_24_wire_logic_cluster/lc_1/out
T_22_20_sp4_v_t_38
T_22_21_lc_trk_g3_6
T_22_21_input_2_7
T_22_21_wire_logic_cluster/lc_7/in_2

T_21_24_wire_logic_cluster/lc_1/out
T_17_24_sp12_h_l_1
T_16_12_sp12_v_t_22
T_16_15_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_3/in_0

T_21_24_wire_logic_cluster/lc_1/out
T_21_24_lc_trk_g0_1
T_21_24_wire_logic_cluster/lc_1/in_0

End 

Net : n10_adj_1554_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : DDS_RNG_0
T_18_25_wire_logic_cluster/lc_5/out
T_18_23_sp4_v_t_39
T_15_23_sp4_h_l_8
T_17_23_lc_trk_g3_5
T_17_23_input_2_4
T_17_23_wire_logic_cluster/lc_4/in_2

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_sp12_h_l_1
T_29_25_sp12_v_t_22
T_29_33_lc_trk_g0_1
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_control_6
T_16_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_40
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g2_2
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

T_16_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_9
T_19_22_sp4_v_t_44
T_19_26_lc_trk_g1_1
T_19_26_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds1_14
T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_1
T_15_18_sp4_h_l_4
T_15_18_lc_trk_g1_1
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : CLK_DDS.n12784
T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

End 

Net : n20992
T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g0_1
T_20_13_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.bit_cnt_4
T_19_10_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_40
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_19_6_sp4_v_t_45
T_16_10_sp4_h_l_8
T_17_10_lc_trk_g2_0
T_17_10_wire_logic_cluster/lc_7/in_1

T_19_10_wire_logic_cluster/lc_4/out
T_19_6_sp4_v_t_45
T_16_10_sp4_h_l_8
T_17_10_lc_trk_g2_0
T_17_10_wire_logic_cluster/lc_6/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_2/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_19_10_lc_trk_g3_4
T_19_10_wire_logic_cluster/lc_4/in_1

End 

Net : n21435_cascade_
T_19_16_wire_logic_cluster/lc_2/ltout
T_19_16_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds1_4
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_3
T_13_19_sp4_h_l_11
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_7/in_0

End 

Net : data_count_1
T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1
T_25_8_upADDR_1
T_25_8_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_10_7_sp12_v_t_22
T_10_14_sp4_v_t_38
T_7_14_sp4_h_l_3
T_8_14_lc_trk_g3_3
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_10_7_sp12_v_t_22
T_10_14_sp4_v_t_38
T_7_14_sp4_h_l_3
T_8_14_lc_trk_g3_3
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : comm_state_3_N_420_3_cascade_
T_19_16_wire_logic_cluster/lc_1/ltout
T_19_16_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.bit_cnt_7
T_19_10_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g0_7
T_18_11_wire_logic_cluster/lc_3/in_0

T_19_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g2_7
T_18_10_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g3_7
T_18_10_wire_logic_cluster/lc_7/in_3

T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g1_7
T_19_10_wire_logic_cluster/lc_7/in_1

End 

Net : CLK_DDS.n9
T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_11_11_sp4_v_t_47
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_5/out
T_11_9_sp12_v_t_22
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.n11265_cascade_
T_18_11_wire_logic_cluster/lc_3/ltout
T_18_11_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.bit_cnt_6
T_19_10_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_6/in_3

T_19_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g1_6
T_19_10_wire_logic_cluster/lc_6/in_1

End 

Net : buf_cfgRTD_4
T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_42
T_9_16_sp4_h_l_1
T_9_16_lc_trk_g1_4
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_8_19_sp12_h_l_1
T_7_7_sp12_v_t_22
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_8_19_sp12_h_l_1
T_7_7_sp12_v_t_22
T_7_10_sp4_v_t_42
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.avg_cnt_9
T_12_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_43
T_12_8_lc_trk_g3_3
T_12_8_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadcbuf_20
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.n7318
T_7_14_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : data_idxvec_8
T_19_21_wire_logic_cluster/lc_0/out
T_19_18_sp4_v_t_40
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19_cascade_
T_12_8_wire_logic_cluster/lc_2/ltout
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds1_0
T_17_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_5/out
T_9_18_sp12_h_l_1
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VDC.bit_cnt_5
T_19_10_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g0_5
T_18_11_input_2_3
T_18_11_wire_logic_cluster/lc_3/in_2

T_19_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/in_1

T_19_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_7/in_1

T_19_10_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g1_5
T_19_10_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n19682
T_12_14_wire_logic_cluster/lc_3/cout
T_12_14_wire_logic_cluster/lc_4/in_3

Net : dds_state_2_adj_1452
T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_11_sp4_h_l_0
T_15_11_sp4_h_l_0
T_19_11_sp4_h_l_8
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_9
T_12_12_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_45
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_9
T_12_12_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_3/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_2/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_6/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_6/in_0

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_6
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_37
T_11_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g3_4
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

T_9_12_wire_logic_cluster/lc_2/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_9
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_40
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_2/in_3

End 

Net : n19769
T_15_17_wire_logic_cluster/lc_3/cout
T_15_17_wire_logic_cluster/lc_4/in_3

Net : buf_adcdata_iac_1
T_15_13_wire_logic_cluster/lc_0/out
T_12_13_sp12_h_l_0
T_24_13_sp12_h_l_0
T_25_13_lc_trk_g1_4
T_25_13_wire_bram/ram/WDATA_13

T_15_13_wire_logic_cluster/lc_0/out
T_12_13_sp12_h_l_0
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : secclk_cnt_2
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n31_cascade_
T_17_10_wire_logic_cluster/lc_0/ltout
T_17_10_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.n20812
T_18_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g2_6
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : n14_adj_1579
T_17_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_6
T_19_19_sp4_v_t_37
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_2/in_0

T_17_23_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.n21229
T_17_10_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g2_7
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : n14_adj_1584
T_18_20_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_39
T_18_20_sp4_v_t_47
T_18_23_lc_trk_g0_7
T_18_23_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g0_1
T_19_20_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n10_cascade_
T_18_10_wire_logic_cluster/lc_5/ltout
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n20811
T_17_10_wire_logic_cluster/lc_1/out
T_17_10_sp4_h_l_7
T_17_10_lc_trk_g0_2
T_17_10_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.avg_cnt_8
T_12_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_40
T_12_8_lc_trk_g2_0
T_12_8_input_2_2
T_12_8_wire_logic_cluster/lc_2/in_2

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_0/in_1

End 

Net : n21046
T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g0_6
T_22_18_wire_logic_cluster/lc_1/in_1

End 

Net : n19_cascade_
T_22_18_wire_logic_cluster/lc_5/ltout
T_22_18_wire_logic_cluster/lc_6/in_2

End 

Net : RTD.n20787
T_9_14_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_12_sp4_h_l_3
T_7_12_lc_trk_g1_6
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.n14_cascade_
T_9_15_wire_logic_cluster/lc_5/ltout
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : data_count_0
T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0
T_25_8_upADDR_0
T_25_8_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g0_0
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_26_lc_trk_g0_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_8_14_lc_trk_g3_4
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_8_14_lc_trk_g3_4
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0

End 

Net : data_idxvec_14
T_19_21_wire_logic_cluster/lc_6/out
T_19_15_sp12_v_t_23
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g2_6
T_19_21_input_2_6
T_19_21_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.cmd_rdadctmp_23
T_14_12_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_12_14_lc_trk_g1_4
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g0_0
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_0_7
T_21_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_18_20_sp4_v_t_44
T_15_24_sp4_h_l_9
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_6/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_5/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_21_15_sp4_v_t_40
T_21_19_sp4_v_t_45
T_18_23_sp4_h_l_1
T_14_23_sp4_h_l_9
T_16_23_lc_trk_g3_4
T_16_23_input_2_5
T_16_23_wire_logic_cluster/lc_5/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_37
T_14_22_lc_trk_g2_0
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_37
T_13_21_lc_trk_g2_5
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_14_16_sp4_v_t_40
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_2/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_44
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_37
T_13_21_lc_trk_g2_5
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data_vac_6
T_8_12_wire_bram/ram/RDATA_1
T_8_6_sp12_v_t_23
T_9_6_sp12_h_l_0
T_20_6_sp12_v_t_23
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_vac_4
T_8_14_wire_bram/ram/RDATA_1
T_8_8_sp12_v_t_23
T_9_8_sp12_h_l_0
T_20_8_sp12_v_t_23
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_20_adj_1459
T_11_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

End 

Net : n14_adj_1599
T_16_17_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_43
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.bit_cnt_0
T_19_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g3_0
T_18_10_input_2_5
T_18_10_wire_logic_cluster/lc_5/in_2

T_19_10_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_4/in_3

T_19_10_wire_logic_cluster/lc_0/out
T_18_10_sp4_h_l_8
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_5/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_0/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g3_0
T_18_10_input_2_1
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : data_count_4
T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4
T_25_8_upADDR_4
T_25_8_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_8_14_sp4_h_l_11
T_8_14_lc_trk_g1_6
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_8_14_sp4_h_l_11
T_8_14_lc_trk_g1_6
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : n14715
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_11_16_sp12_h_l_0
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_21
T_15_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.bit_cnt_1
T_19_10_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g1_1
T_18_11_wire_logic_cluster/lc_3/in_3

T_19_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_5/in_3

T_19_10_wire_logic_cluster/lc_1/out
T_19_10_lc_trk_g3_1
T_19_10_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.genclk.t0off_6
T_23_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_0/in_0

T_23_13_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g2_6
T_23_13_input_2_6
T_23_13_wire_logic_cluster/lc_6/in_2

End 

Net : RTD.n11687
T_9_12_wire_logic_cluster/lc_4/out
T_9_4_sp12_v_t_23
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_2/cen

End 

Net : n14_adj_1578
T_21_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_10
T_19_18_sp4_v_t_47
T_19_21_lc_trk_g0_7
T_19_21_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_10
T_19_18_sp4_v_t_47
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_3/in_1

End 

Net : n14_adj_1555
T_18_20_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_42
T_20_20_sp4_h_l_1
T_19_20_lc_trk_g1_1
T_19_20_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_0/in_0

End 

Net : data_idxvec_7
T_19_20_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_39
T_21_17_sp4_h_l_7
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_2/in_0

T_19_20_wire_logic_cluster/lc_7/out
T_19_20_lc_trk_g2_7
T_19_20_input_2_7
T_19_20_wire_logic_cluster/lc_7/in_2

End 

Net : data_idxvec_6
T_19_20_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_41
T_20_18_sp4_h_l_4
T_22_18_lc_trk_g3_1
T_22_18_wire_logic_cluster/lc_2/in_0

T_19_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g0_6
T_19_20_input_2_6
T_19_20_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.t0off_1
T_23_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_0/in_1

T_23_13_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_1/in_1

End 

Net : SIG_DDS.n21571
T_18_18_wire_logic_cluster/lc_5/out
T_17_18_sp4_h_l_2
T_13_18_sp4_h_l_5
T_16_18_sp4_v_t_47
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14607
T_18_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_8
T_16_12_sp4_v_t_45
T_16_16_sp4_v_t_45
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_8
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_0/in_1

End 

Net : n20853
T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_12_sp4_v_t_38
T_10_12_sp4_h_l_3
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_7/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_12_sp4_v_t_38
T_10_12_sp4_h_l_9
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_3
T_13_18_sp4_h_l_6
T_17_18_sp4_h_l_9
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_2/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_3
T_13_18_sp4_h_l_6
T_17_18_sp4_h_l_9
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_12_sp4_v_t_43
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_3/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_12_sp4_v_t_43
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_14_16_sp4_h_l_3
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_7/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_13_13_sp4_h_l_7
T_14_13_lc_trk_g3_7
T_14_13_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_13_13_sp4_h_l_0
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_7/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_12_sp4_v_t_43
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_3
T_13_18_sp4_h_l_6
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_7/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_3
T_13_18_sp4_h_l_6
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_3
T_13_18_sp4_h_l_6
T_13_18_lc_trk_g0_3
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_3/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_12_14_sp4_v_t_40
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_12_14_sp4_v_t_40
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_19_lc_trk_g1_6
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_0/in_0

End 

Net : n28_adj_1505
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_1/in_0

End 

Net : n19856_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_iac_17
T_25_17_wire_bram/ram/RDATA_13
T_20_17_sp12_h_l_0
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.avg_cnt_10
T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_12_8_lc_trk_g3_4
T_12_8_wire_logic_cluster/lc_2/in_3

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_2/in_1

End 

Net : n27_adj_1597
T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : secclk_cnt_6
T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_4/in_0

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_vac_7
T_8_11_wire_bram/ram/RDATA_9
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_16_lc_trk_g2_3
T_20_16_input_2_1
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadcbuf_21
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_11_14_sp4_h_l_2
T_14_10_sp4_v_t_45
T_14_11_lc_trk_g3_5
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : n22_adj_1483_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : secclk_cnt_19
T_15_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : n14_adj_1583
T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_17_21_sp4_h_l_7
T_19_21_lc_trk_g3_2
T_19_21_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_6/out
T_16_20_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_2/in_0

End 

Net : n19_adj_1484_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_12
T_15_16_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g3_4
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : IAC_FLT0
T_21_24_wire_logic_cluster/lc_5/out
T_22_24_sp4_h_l_10
T_21_20_sp4_v_t_38
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_7/in_3

T_21_24_wire_logic_cluster/lc_5/out
T_21_24_lc_trk_g1_5
T_21_24_wire_logic_cluster/lc_5/in_3

T_21_24_wire_logic_cluster/lc_5/out
T_21_17_sp12_v_t_22
T_10_29_sp12_h_l_1
T_12_29_sp4_h_l_2
T_11_29_sp4_v_t_45
T_11_33_lc_trk_g1_0
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.n19681
T_12_14_wire_logic_cluster/lc_2/cout
T_12_14_wire_logic_cluster/lc_3/in_3

Net : secclk_cnt_3
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : n19768
T_15_17_wire_logic_cluster/lc_2/cout
T_15_17_wire_logic_cluster/lc_3/in_3

Net : secclk_cnt_18
T_15_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : secclk_cnt_14
T_15_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_vac_8
T_25_26_wire_bram/ram/RDATA_1
T_25_24_sp4_v_t_41
T_25_20_sp4_v_t_37
T_25_16_sp4_v_t_37
T_22_16_sp4_h_l_0
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_0/in_0

End 

Net : secclk_cnt_11
T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n11_adj_1403
T_7_15_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.n19787
T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.bit_cnt_0
T_10_15_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.n32
T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g3_3
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n7
T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : n19_adj_1536_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : secclk_cnt_10
T_15_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.n17799
T_10_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_36
T_7_15_sp4_h_l_6
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_4/in_3

T_10_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_1/in_3

T_10_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_9
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n72_cascade_
T_17_9_wire_logic_cluster/lc_6/ltout
T_17_9_wire_logic_cluster/lc_7/in_2

End 

Net : comm_buf_0_6
T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_5
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_7/in_1

T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_5
T_12_17_sp4_v_t_46
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_5
T_12_17_sp4_v_t_46
T_12_19_lc_trk_g2_3
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_21_sp4_h_l_10
T_16_21_sp4_v_t_47
T_13_21_sp4_h_l_4
T_13_21_lc_trk_g1_1
T_13_21_input_2_6
T_13_21_wire_logic_cluster/lc_6/in_2

T_20_18_wire_logic_cluster/lc_4/out
T_21_14_sp4_v_t_44
T_22_14_sp4_h_l_2
T_22_14_lc_trk_g1_7
T_22_14_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_21_sp4_h_l_10
T_16_21_sp4_v_t_47
T_16_23_lc_trk_g3_2
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_21_sp4_h_l_10
T_16_21_sp4_v_t_47
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_2/in_3

T_20_18_wire_logic_cluster/lc_4/out
T_13_18_sp12_h_l_0
T_13_18_lc_trk_g1_3
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n12
T_16_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g0_5
T_17_9_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.genclk.t0off_0
T_23_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_0/out
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_21_adj_1458
T_11_13_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g2_3
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n17835
T_9_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.n12899
T_13_11_wire_logic_cluster/lc_1/out
T_13_8_sp4_v_t_42
T_14_12_sp4_h_l_7
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

End 

Net : secclk_cnt_22
T_15_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : buf_dds1_8
T_13_17_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_44
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : dds_state_1_adj_1453
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_15_12_sp4_h_l_1
T_18_8_sp4_v_t_42
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp12_v_t_23
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_5/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_40
T_10_10_lc_trk_g3_0
T_10_10_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_15_12_sp4_h_l_1
T_11_12_sp4_h_l_9
T_10_8_sp4_v_t_44
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_16_sp4_v_t_47
T_13_17_lc_trk_g3_7
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_39
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_45
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_15_12_sp4_h_l_1
T_11_12_sp4_h_l_9
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_7_12_sp4_h_l_1
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_10_12_sp4_v_t_46
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_10_12_sp4_v_t_46
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_10_12_sp4_v_t_46
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp12_v_t_23
T_11_15_lc_trk_g3_3
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

End 

Net : n25_adj_1574
T_16_15_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_15
T_15_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_7/in_1

End 

Net : buf_dds0_8
T_14_22_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_46
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_0/in_1

T_14_22_wire_logic_cluster/lc_3/out
T_14_21_sp12_v_t_22
T_15_21_sp12_h_l_1
T_16_21_lc_trk_g1_5
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_vac_5
T_8_13_wire_bram/ram/RDATA_9
T_8_7_sp12_v_t_23
T_9_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.bit_cnt_1
T_10_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.bit_cnt_2
T_10_15_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g1_2
T_10_14_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : secclk_cnt_4
T_15_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_3/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.div_state_1
T_24_11_wire_logic_cluster/lc_4/out
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_7/in_3

T_24_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_37
T_25_13_sp4_h_l_0
T_27_13_lc_trk_g2_5
T_27_13_wire_logic_cluster/lc_4/in_3

T_24_11_wire_logic_cluster/lc_4/out
T_24_10_sp4_v_t_40
T_23_11_lc_trk_g3_0
T_23_11_wire_logic_cluster/lc_4/in_3

T_24_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_37
T_23_11_lc_trk_g0_0
T_23_11_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_4/out
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_2/in_0

T_24_11_wire_logic_cluster/lc_4/out
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_4/out
T_24_11_lc_trk_g1_4
T_24_11_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.n15051
T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_28_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_22_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadcbuf_22
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_6/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g3_6
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data_vac_10
T_25_24_wire_bram/ram/RDATA_1
T_25_24_sp4_h_l_1
T_24_20_sp4_v_t_43
T_24_16_sp4_v_t_44
T_21_16_sp4_h_l_9
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n10119_cascade_
T_16_9_wire_logic_cluster/lc_1/ltout
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : buf_dds1_1
T_17_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_8
T_15_18_lc_trk_g1_0
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n12807
T_16_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g2_2
T_16_9_wire_logic_cluster/lc_1/cen

End 

Net : SIG_DDS.n12722
T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_39
T_18_21_sp4_h_l_2
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

End 

Net : secclk_cnt_8
T_15_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19680
T_12_14_wire_logic_cluster/lc_1/cout
T_12_14_wire_logic_cluster/lc_2/in_3

Net : buf_adcdata_iac_6
T_10_12_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_5/out
T_9_12_sp4_h_l_2
T_8_12_lc_trk_g1_2
T_8_12_wire_bram/ram/WDATA_5

T_10_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/in_3

End 

Net : data_count_5
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5
T_25_8_upADDR_5
T_25_8_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_12_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g0_2
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5

T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_12_18_sp4_h_l_1
T_11_14_sp4_v_t_36
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g0_2
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5

End 

Net : n19767
T_15_17_wire_logic_cluster/lc_1/cout
T_15_17_wire_logic_cluster/lc_2/in_3

Net : comm_buf_3_1
T_22_15_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_42
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_1
T_17_13_lc_trk_g3_1
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

End 

Net : n22249_cascade_
T_17_13_wire_logic_cluster/lc_4/ltout
T_17_13_wire_logic_cluster/lc_5/in_2

End 

Net : n21087
T_16_20_wire_logic_cluster/lc_3/out
T_10_20_sp12_h_l_1
T_20_20_lc_trk_g1_6
T_20_20_wire_logic_cluster/lc_2/in_1

End 

Net : SELIRNG0
T_15_24_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_47
T_16_19_sp4_v_t_36
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g1_7
T_15_24_wire_logic_cluster/lc_7/in_3

T_15_24_wire_logic_cluster/lc_7/out
T_15_19_sp12_v_t_22
T_16_31_sp12_h_l_1
T_22_31_sp4_h_l_6
T_25_31_sp4_v_t_46
T_25_33_lc_trk_g1_3
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_dds0_14
T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_5/in_1

T_13_21_wire_logic_cluster/lc_6/out
T_12_21_sp12_h_l_0
T_15_21_lc_trk_g0_0
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_6/in_0

End 

Net : cmd_rdadctmp_22_adj_1457
T_11_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_12_12_sp4_h_l_1
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_2/in_1

End 

Net : n12498
T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_10_17_sp4_v_t_39
T_11_17_sp4_h_l_2
T_14_13_sp4_v_t_39
T_15_13_sp4_h_l_2
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_6/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_4_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_47
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_4/in_0

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_47
T_11_12_sp4_v_t_47
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_5/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_47
T_11_12_sp4_v_t_47
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_7/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_45
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_3/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_45
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_5/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_47
T_11_12_sp4_v_t_47
T_10_13_lc_trk_g3_7
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_10_17_sp4_v_t_39
T_11_17_sp4_h_l_7
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_3/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_47
T_12_16_sp4_h_l_10
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_10_17_sp4_v_t_39
T_11_17_sp4_h_l_2
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_4_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_5/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_47
T_12_16_sp4_h_l_10
T_14_16_lc_trk_g3_7
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_3/out
T_4_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_lc_trk_g2_6
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_36
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_7/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_45
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_7/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_45
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_3/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_45
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_10_17_sp4_v_t_39
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_1/in_0

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_42
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_6/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_12_22_lc_trk_g1_5
T_12_22_input_2_2
T_12_22_wire_logic_cluster/lc_2/in_2

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_12_20_sp4_h_l_7
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_6/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_12_22_lc_trk_g0_5
T_12_22_wire_logic_cluster/lc_4/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_13_20_sp4_v_t_40
T_13_21_lc_trk_g2_0
T_13_21_wire_logic_cluster/lc_1/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_10_17_sp4_v_t_39
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_0/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_10_17_sp4_v_t_39
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_6/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_10_24_lc_trk_g1_6
T_10_24_wire_logic_cluster/lc_7/in_0

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_4/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_sp4_h_l_11
T_10_24_lc_trk_g1_6
T_10_24_wire_logic_cluster/lc_6/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/in_1

End 

Net : n20867_cascade_
T_10_24_wire_logic_cluster/lc_2/ltout
T_10_24_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n7_adj_1398_cascade_
T_17_9_wire_logic_cluster/lc_4/ltout
T_17_9_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n77_cascade_
T_17_9_wire_logic_cluster/lc_5/ltout
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadcbuf_24
T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n20656
T_14_11_wire_logic_cluster/lc_7/out
T_14_6_sp12_v_t_22
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_5
T_15_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : n19648
T_19_21_wire_logic_cluster/lc_6/cout
T_19_21_wire_logic_cluster/lc_7/in_3

End 

Net : data_idxvec_11
T_19_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadcbuf_23
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_5/in_3

End 

Net : buf_dds1_10
T_16_19_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_42
T_13_18_sp4_h_l_7
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_5/in_0

End 

Net : n4_adj_1590
T_21_13_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data_vac_9
T_25_25_wire_bram/ram/RDATA_9
T_25_23_sp4_v_t_41
T_25_19_sp4_v_t_37
T_22_19_sp4_h_l_6
T_21_15_sp4_v_t_46
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_7/in_3

End 

Net : n22339
T_22_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vac_4
T_9_12_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_sp4_v_t_46
T_8_14_lc_trk_g3_6
T_8_14_wire_bram/ram/WDATA_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_7/in_3

End 

Net : n13087
T_14_11_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_42
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_5/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_42
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_3/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_42
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_7/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_12_11_sp4_h_l_7
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_42
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_42
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_4/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_0/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_6/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_0/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_15_9_sp4_v_t_38
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_7/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_1/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_7/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_1/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_9_sp4_v_t_38
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_15_9_sp4_v_t_38
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_0/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_3/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_1/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n19679
T_12_14_wire_logic_cluster/lc_0/cout
T_12_14_wire_logic_cluster/lc_1/in_3

Net : n19766
T_15_17_wire_logic_cluster/lc_0/cout
T_15_17_wire_logic_cluster/lc_1/in_3

Net : dds_state_0_adj_1454
T_11_15_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_37
T_12_11_sp4_h_l_5
T_16_11_sp4_h_l_8
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_7/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_37
T_11_7_sp4_v_t_38
T_10_10_lc_trk_g2_6
T_10_10_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_44
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_37
T_11_7_sp4_v_t_38
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_0
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.avg_cnt_0
T_12_9_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_2/in_1

T_12_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_0/in_1

End 

Net : n22189
T_21_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g2_5
T_21_15_wire_logic_cluster/lc_1/in_0

End 

Net : n21212
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_5/in_0

End 

Net : comm_spi.imosi_N_752
T_24_16_wire_logic_cluster/lc_3/out
T_25_15_sp4_v_t_39
T_22_15_sp4_h_l_8
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n14615
T_24_12_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g0_0
T_24_13_wire_logic_cluster/lc_3/in_1

End 

Net : n12871
T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_14_lc_trk_g1_5
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_5/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_input_2_6
T_13_13_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_13_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

End 

Net : n12653
T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_15_13_sp4_v_t_41
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_14_15_sp4_v_t_47
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_16_17_sp4_h_l_7
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_15_13_sp4_v_t_41
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_14_15_sp4_v_t_47
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_14_15_sp4_v_t_47
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_16_17_sp4_h_l_7
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_7/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_4
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_7/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_7/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_45
T_11_17_sp4_v_t_41
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_16_sp12_v_t_23
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_7/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_0_5
T_21_18_wire_logic_cluster/lc_1/out
T_17_18_sp12_h_l_1
T_16_18_sp12_v_t_22
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_6/in_0

T_21_18_wire_logic_cluster/lc_1/out
T_17_18_sp12_h_l_1
T_16_18_sp12_v_t_22
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_7
T_12_17_sp4_v_t_37
T_11_19_lc_trk_g1_0
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_21_18_wire_logic_cluster/lc_1/out
T_17_18_sp12_h_l_1
T_16_18_sp12_v_t_22
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_7
T_12_21_lc_trk_g0_7
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_21_18_wire_logic_cluster/lc_1/out
T_21_15_sp12_v_t_22
T_10_15_sp12_h_l_1
T_9_15_sp12_v_t_22
T_9_20_lc_trk_g2_6
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

T_21_18_wire_logic_cluster/lc_1/out
T_17_18_sp12_h_l_1
T_16_18_sp12_v_t_22
T_16_21_sp4_v_t_42
T_16_22_lc_trk_g3_2
T_16_22_wire_logic_cluster/lc_4/in_1

T_21_18_wire_logic_cluster/lc_1/out
T_21_15_sp12_v_t_22
T_21_16_sp4_v_t_44
T_21_20_sp4_v_t_37
T_20_23_lc_trk_g2_5
T_20_23_wire_logic_cluster/lc_6/in_1

T_21_18_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_39
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_0/in_1

End 

Net : n20864_cascade_
T_10_22_wire_logic_cluster/lc_5/ltout
T_10_22_wire_logic_cluster/lc_6/in_2

End 

Net : n20858
T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_11_15_sp4_v_t_38
T_12_15_sp4_h_l_3
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_47
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_10
T_19_16_sp4_v_t_41
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_47
T_15_13_lc_trk_g3_7
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_47
T_15_13_lc_trk_g3_7
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_11_15_sp4_v_t_38
T_11_11_sp4_v_t_38
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_11_15_sp4_v_t_38
T_11_11_sp4_v_t_43
T_10_13_lc_trk_g1_6
T_10_13_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_11_15_sp4_v_t_38
T_11_11_sp4_v_t_38
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_44
T_9_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_13_21_lc_trk_g0_0
T_13_21_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_5
T_16_19_sp4_h_l_5
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_44
T_9_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_5
T_16_19_sp4_h_l_5
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_5
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_5
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_5
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_5
T_14_19_lc_trk_g3_0
T_14_19_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_5
T_14_19_lc_trk_g3_0
T_14_19_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_5
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_12_19_sp4_h_l_5
T_14_19_lc_trk_g3_0
T_14_19_wire_logic_cluster/lc_0/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_12_20_sp4_h_l_10
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_40
T_11_21_lc_trk_g3_0
T_11_21_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_37
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n4
T_17_9_wire_logic_cluster/lc_3/out
T_18_5_sp4_v_t_42
T_15_9_sp4_h_l_0
T_17_9_lc_trk_g3_5
T_17_9_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n7_adj_1398
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadcbuf_25
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_46
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data_vac_14
T_25_20_wire_bram/ram/RDATA_1
T_23_20_sp4_h_l_9
T_22_16_sp4_v_t_39
T_22_12_sp4_v_t_47
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_2/in_0

End 

Net : n19647
T_19_21_wire_logic_cluster/lc_5/cout
T_19_21_wire_logic_cluster/lc_6/in_3

Net : SIG_DDS.bit_cnt_3
T_21_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_40
T_18_18_sp4_h_l_5
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g1_0
T_21_17_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n77
T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_2/in_3

End 

Net : VAC_OSR0
T_20_24_wire_logic_cluster/lc_1/out
T_21_22_sp4_v_t_46
T_21_18_sp4_v_t_46
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_24_lc_trk_g3_1
T_20_24_wire_logic_cluster/lc_1/in_3

T_20_24_wire_logic_cluster/lc_1/out
T_20_21_sp12_v_t_22
T_9_21_sp12_h_l_1
T_8_21_sp12_v_t_22
T_8_26_sp4_v_t_40
T_5_30_sp4_h_l_10
T_0_30_span4_horz_1
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : data_idxvec_9
T_19_21_wire_logic_cluster/lc_1/out
T_20_18_sp4_v_t_43
T_20_22_lc_trk_g1_6
T_20_22_input_2_3
T_20_22_wire_logic_cluster/lc_3/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g2_1
T_19_21_input_2_1
T_19_21_wire_logic_cluster/lc_1/in_2

End 

Net : data_idxvec_2
T_19_20_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_3
T_22_21_lc_trk_g2_6
T_22_21_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_2/out
T_19_20_lc_trk_g0_2
T_19_20_input_2_2
T_19_20_wire_logic_cluster/lc_2/in_2

End 

Net : n22240
T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_5/in_0

End 

Net : buf_dds0_9
T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_46
T_18_18_sp4_h_l_4
T_21_14_sp4_v_t_47
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_0/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : trig_dds0
T_17_24_wire_logic_cluster/lc_7/out
T_16_24_sp4_h_l_6
T_19_20_sp4_v_t_43
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_4/in_0

T_17_24_wire_logic_cluster/lc_7/out
T_17_24_sp4_h_l_3
T_21_24_sp4_h_l_6
T_20_24_lc_trk_g1_6
T_20_24_input_2_7
T_20_24_wire_logic_cluster/lc_7/in_2

T_17_24_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g0_7
T_17_25_input_2_3
T_17_25_wire_logic_cluster/lc_3/in_2

T_17_24_wire_logic_cluster/lc_7/out
T_17_24_sp4_h_l_3
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_7/in_0

End 

Net : n21316_cascade_
T_23_19_wire_logic_cluster/lc_0/ltout
T_23_19_wire_logic_cluster/lc_1/in_2

End 

Net : n10_adj_1601
T_16_17_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_8_0_
T_12_14_wire_logic_cluster/carry_in_mux/cout
T_12_14_wire_logic_cluster/lc_0/in_3

Net : secclk_cnt_9
T_15_16_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : SIG_DDS.n9
T_18_21_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_40
T_15_24_sp4_h_l_5
T_18_24_sp4_v_t_47
T_17_26_lc_trk_g2_2
T_17_26_wire_logic_cluster/lc_0/cen

T_18_21_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_40
T_15_20_sp4_h_l_11
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_0/cen

End 

Net : n21317
T_23_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g3_5
T_23_19_input_2_0
T_23_19_wire_logic_cluster/lc_0/in_2

End 

Net : secclk_cnt_17
T_15_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n19677
T_12_13_wire_logic_cluster/lc_6/cout
T_12_13_wire_logic_cluster/lc_7/in_3

Net : bfn_11_11_0_
T_15_17_wire_logic_cluster/carry_in_mux/cout
T_15_17_wire_logic_cluster/lc_0/in_3

Net : n20378
T_20_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_3
T_16_13_sp4_h_l_11
T_15_13_sp4_v_t_40
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_11
T_21_9_sp4_v_t_40
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

End 

Net : n9255_cascade_
T_20_13_wire_logic_cluster/lc_2/ltout
T_20_13_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds0_12
T_14_19_wire_logic_cluster/lc_2/out
T_9_19_sp12_h_l_0
T_21_19_sp12_h_l_0
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_37
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.n11740
T_9_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_7
T_10_14_sp4_v_t_42
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_1/cen

T_9_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_7
T_10_14_sp4_v_t_42
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_1/cen

T_9_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_7
T_10_14_sp4_v_t_42
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_1/cen

T_9_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_7
T_10_14_sp4_v_t_42
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_1/cen

End 

Net : buf_adcdata_iac_4
T_10_13_wire_logic_cluster/lc_3/out
T_10_10_sp4_v_t_46
T_7_14_sp4_h_l_11
T_8_14_lc_trk_g2_3
T_8_14_wire_bram/ram/WDATA_5

T_10_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_1/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_3/in_3

End 

Net : SIG_DDS.bit_cnt_2
T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_10_15_sp12_h_l_0
T_16_15_lc_trk_g0_7
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data_vac_23
T_25_7_wire_bram/ram/RDATA_9
T_24_7_sp4_h_l_4
T_23_7_sp4_v_t_41
T_23_11_sp4_v_t_37
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n10536
T_17_10_wire_logic_cluster/lc_6/out
T_17_8_sp4_v_t_41
T_14_12_sp4_h_l_9
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n6_adj_1399_cascade_
T_17_10_wire_logic_cluster/lc_5/ltout
T_17_10_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n11265
T_18_11_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : IAC_OSR1
T_14_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_39
T_16_17_sp4_h_l_2
T_20_17_sp4_h_l_5
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_39
T_15_21_sp4_v_t_40
T_15_25_sp4_v_t_45
T_16_29_sp4_h_l_8
T_19_29_sp4_v_t_45
T_19_33_lc_trk_g1_0
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n22237_cascade_
T_20_17_wire_logic_cluster/lc_0/ltout
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : buf_control_0
T_20_25_wire_logic_cluster/lc_5/out
T_21_21_sp4_v_t_46
T_21_22_lc_trk_g2_6
T_21_22_input_2_0
T_21_22_wire_logic_cluster/lc_0/in_2

T_20_25_wire_logic_cluster/lc_5/out
T_20_25_lc_trk_g1_5
T_20_25_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_5/out
T_21_26_lc_trk_g2_5
T_21_26_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.genclk.div_state_1__N_1274
T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_40
T_28_12_sp4_h_l_10
T_27_12_sp4_v_t_47
T_26_14_lc_trk_g2_2
T_26_14_wire_logic_cluster/lc_3/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

T_27_13_wire_logic_cluster/lc_4/out
T_28_9_sp4_v_t_44
T_25_13_sp4_h_l_2
T_26_13_lc_trk_g2_2
T_26_13_wire_logic_cluster/lc_2/cen

End 

Net : buf_data_vac_0
T_25_14_wire_bram/ram/RDATA_1
T_26_12_sp4_v_t_40
T_23_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_0/in_0

End 

Net : n22300
T_21_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

End 

Net : n22297_cascade_
T_21_20_wire_logic_cluster/lc_1/ltout
T_21_20_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.div_state_0
T_24_13_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g1_0
T_24_13_wire_logic_cluster/lc_7/in_0

T_24_13_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_45
T_21_11_sp4_h_l_8
T_23_11_lc_trk_g2_5
T_23_11_wire_logic_cluster/lc_4/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_45
T_21_11_sp4_h_l_8
T_23_11_lc_trk_g2_5
T_23_11_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_0/out
T_24_9_sp12_v_t_23
T_24_11_lc_trk_g3_4
T_24_11_wire_logic_cluster/lc_4/in_1

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g1_0
T_24_13_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadcbuf_26
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_41
T_13_11_sp4_h_l_9
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_6/in_3

End 

Net : data_idxvec_3
T_19_20_wire_logic_cluster/lc_3/out
T_20_20_sp4_h_l_6
T_23_16_sp4_v_t_37
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_6/in_0

T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_input_2_3
T_19_20_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_vac_21
T_25_9_wire_bram/ram/RDATA_9
T_25_7_sp4_v_t_41
T_25_11_sp4_v_t_41
T_22_15_sp4_h_l_9
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_vac_2
T_25_12_wire_bram/ram/RDATA_1
T_25_12_sp4_h_l_1
T_21_12_sp4_h_l_4
T_20_12_sp4_v_t_47
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_vac_12
T_25_22_wire_bram/ram/RDATA_1
T_25_16_sp12_v_t_23
T_14_16_sp12_h_l_0
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_4/in_1

End 

Net : n19646
T_19_21_wire_logic_cluster/lc_4/cout
T_19_21_wire_logic_cluster/lc_5/in_3

Net : n11347_cascade_
T_14_17_wire_logic_cluster/lc_1/ltout
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : n22396
T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_4/in_1

End 

Net : data_idxvec_5
T_19_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_10
T_24_20_sp4_h_l_1
T_23_20_lc_trk_g0_1
T_23_20_wire_logic_cluster/lc_3/in_0

T_19_20_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g0_5
T_19_20_input_2_5
T_19_20_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n19676
T_12_13_wire_logic_cluster/lc_5/cout
T_12_13_wire_logic_cluster/lc_6/in_3

Net : secclk_cnt_7
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g3_7
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

End 

Net : buf_dds0_2
T_22_22_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g2_4
T_22_22_wire_logic_cluster/lc_1/in_1

T_22_22_wire_logic_cluster/lc_4/out
T_21_22_sp4_h_l_0
T_17_22_sp4_h_l_3
T_16_18_sp4_v_t_38
T_16_21_lc_trk_g0_6
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

T_22_22_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g2_4
T_22_22_wire_logic_cluster/lc_4/in_0

End 

Net : ADC_VDC.n20965
T_18_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_11
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.iclk_N_763
T_14_9_wire_logic_cluster/lc_2/out
T_15_6_sp4_v_t_45
T_12_10_sp4_h_l_1
T_14_10_lc_trk_g2_4
T_14_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_buf_0_3
T_21_20_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_36
T_21_21_sp4_v_t_44
T_21_22_lc_trk_g3_4
T_21_22_wire_logic_cluster/lc_1/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_36
T_21_13_sp4_v_t_36
T_18_13_sp4_h_l_7
T_17_13_sp4_v_t_42
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_3/in_1

T_21_20_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_36
T_21_21_sp4_v_t_44
T_22_25_sp4_h_l_3
T_18_25_sp4_h_l_6
T_18_25_lc_trk_g0_3
T_18_25_input_2_3
T_18_25_wire_logic_cluster/lc_3/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_10_19_sp4_h_l_3
T_11_19_lc_trk_g2_3
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_17_20_sp4_h_l_9
T_16_20_sp4_v_t_38
T_15_24_lc_trk_g1_3
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_17_20_sp4_h_l_9
T_13_20_sp4_h_l_5
T_14_20_lc_trk_g3_5
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_21_23_lc_trk_g1_1
T_21_23_input_2_2
T_21_23_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_0/in_3

End 

Net : n21088
T_20_21_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g0_3
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadcbuf_27
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_43
T_13_11_sp4_h_l_6
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data_vac_20
T_25_10_wire_bram/ram/RDATA_1
T_26_9_sp4_v_t_45
T_23_13_sp4_h_l_1
T_22_13_sp4_v_t_36
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VAC.n21312
T_11_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g1_4
T_11_22_wire_logic_cluster/lc_6/in_3

End 

Net : buf_data_vac_22
T_25_8_wire_bram/ram/RDATA_1
T_25_7_sp4_v_t_44
T_25_11_sp4_v_t_40
T_22_15_sp4_h_l_10
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_3/in_3

End 

Net : data_count_7
T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7
T_25_8_upADDR_7
T_25_8_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_4_14_sp12_h_l_1
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7
T_8_12_upADDR_7
T_8_12_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_4_14_sp12_h_l_1
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_16_26_sp12_h_l_1
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data_vac_3
T_25_11_wire_bram/ram/RDATA_9
T_25_8_sp4_v_t_36
T_22_12_sp4_h_l_1
T_21_12_sp4_v_t_36
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_5/in_3

End 

Net : data_count_6
T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6
T_25_8_upADDR_6
T_25_8_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_9
T_9_19_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g1_0
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6
T_8_12_upADDR_6
T_8_12_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_9
T_9_19_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g1_0
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_26_lc_trk_g2_3
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6

End 

Net : buf_data_vac_11
T_25_23_wire_bram/ram/RDATA_9
T_25_20_sp4_v_t_36
T_25_16_sp4_v_t_44
T_22_16_sp4_h_l_9
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VAC.bit_cnt_4
T_13_22_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_5/in_0

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_vac_13
T_25_21_wire_bram/ram/RDATA_9
T_25_20_sp4_v_t_44
T_25_16_sp4_v_t_40
T_22_16_sp4_h_l_11
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VAC.n21043
T_13_23_wire_logic_cluster/lc_6/out
T_12_23_sp4_h_l_4
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VAC.n21029_cascade_
T_13_23_wire_logic_cluster/lc_5/ltout
T_13_23_wire_logic_cluster/lc_6/in_2

End 

Net : n14_adj_1533
T_18_20_wire_logic_cluster/lc_7/out
T_19_20_lc_trk_g1_7
T_19_20_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VAC.bit_cnt_3
T_13_22_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_5/in_1

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n8
T_6_12_wire_logic_cluster/lc_0/out
T_6_8_sp12_v_t_23
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_1/cen

End 

Net : n19645
T_19_21_wire_logic_cluster/lc_3/cout
T_19_21_wire_logic_cluster/lc_4/in_3

Net : ADC_IAC.n21294
T_13_23_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_IAC.n16
T_13_24_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_4/in_3

End 

Net : n17482_cascade_
T_21_15_wire_logic_cluster/lc_4/ltout
T_21_15_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_0_2
T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_18_20_sp4_v_t_43
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_7/in_1

T_20_20_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_45
T_20_12_sp4_v_t_41
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_1/in_1

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_18_20_sp4_v_t_43
T_15_24_sp4_h_l_6
T_14_20_sp4_v_t_46
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_45
T_17_20_sp4_h_l_8
T_13_20_sp4_h_l_8
T_12_16_sp4_v_t_36
T_11_19_lc_trk_g2_4
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_18_20_sp4_v_t_43
T_19_24_sp4_h_l_6
T_21_24_lc_trk_g2_3
T_21_24_input_2_5
T_21_24_wire_logic_cluster/lc_5/in_2

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_18_20_sp4_v_t_43
T_15_24_sp4_h_l_6
T_15_24_lc_trk_g0_3
T_15_24_input_2_7
T_15_24_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_45
T_17_20_sp4_h_l_8
T_16_16_sp4_v_t_36
T_16_19_lc_trk_g1_4
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_20_20_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_45
T_17_20_sp4_h_l_8
T_16_20_sp4_v_t_45
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_3/in_3

T_20_20_wire_logic_cluster/lc_4/out
T_20_12_sp12_v_t_23
T_20_23_lc_trk_g2_3
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VAC.bit_cnt_1
T_13_22_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g0_1
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.n21362_cascade_
T_9_14_wire_logic_cluster/lc_1/ltout
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_vac_15
T_25_19_wire_bram/ram/RDATA_9
T_25_16_sp4_v_t_36
T_26_16_sp4_h_l_1
T_22_16_sp4_h_l_4
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_1
T_25_13_wire_bram/ram/RDATA_9
T_26_12_sp4_v_t_45
T_23_16_sp4_h_l_1
T_19_16_sp4_h_l_9
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19675
T_12_13_wire_logic_cluster/lc_4/cout
T_12_13_wire_logic_cluster/lc_5/in_3

Net : n13293
T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_1/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_37
T_8_18_sp4_h_l_6
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_3/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_37
T_9_18_lc_trk_g2_0
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_7/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_37
T_8_18_sp4_h_l_6
T_10_18_lc_trk_g3_3
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_37
T_8_18_sp4_h_l_6
T_10_18_lc_trk_g3_3
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_9_16_sp4_v_t_40
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_37
T_8_18_sp4_h_l_6
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_3/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g1_4
T_7_17_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g1_4
T_7_17_wire_logic_cluster/lc_0/in_3

End 

Net : secclk_cnt_16
T_15_17_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_0/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : n26_adj_1575_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadcbuf_34
T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_12_12_sp4_v_t_36
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_2/in_1

T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_13_15_sp12_h_l_1
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_2/in_3

T_12_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_6/in_0

End 

Net : n22_adj_1488_cascade_
T_17_13_wire_logic_cluster/lc_2/ltout
T_17_13_wire_logic_cluster/lc_3/in_2

End 

Net : n19_adj_1491_cascade_
T_17_13_wire_logic_cluster/lc_1/ltout
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_0_4
T_20_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_6
T_18_19_sp4_v_t_43
T_17_20_lc_trk_g3_3
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

T_20_19_wire_logic_cluster/lc_7/out
T_20_14_sp12_v_t_22
T_20_13_sp4_v_t_46
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_0/in_1

T_20_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_6
T_15_19_sp4_h_l_6
T_14_19_sp4_v_t_37
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp12_h_l_1
T_6_19_sp12_h_l_1
T_12_19_lc_trk_g1_6
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_11
T_17_19_sp4_v_t_46
T_16_22_lc_trk_g3_6
T_16_22_input_2_1
T_16_22_wire_logic_cluster/lc_1/in_2

T_20_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_6
T_18_19_sp4_v_t_43
T_18_21_lc_trk_g2_6
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_20_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_6
T_15_19_sp4_h_l_6
T_14_19_lc_trk_g0_6
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_20_19_wire_logic_cluster/lc_7/out
T_20_14_sp12_v_t_22
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_1/in_1

End 

Net : n1
T_21_14_wire_logic_cluster/lc_4/out
T_22_14_sp4_h_l_8
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VAC.bit_cnt_2
T_13_22_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : n19764
T_15_16_wire_logic_cluster/lc_6/cout
T_15_16_wire_logic_cluster/lc_7/in_3

Net : data_idxvec_0
T_19_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_8
T_22_20_sp4_h_l_11
T_21_16_sp4_v_t_46
T_21_19_lc_trk_g0_6
T_21_19_wire_logic_cluster/lc_2/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g0_0
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.genclk.n19723
T_23_14_wire_logic_cluster/lc_6/cout
T_23_14_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.n19738
T_26_14_wire_logic_cluster/lc_6/cout
T_26_14_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadcbuf_28
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_4/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n20160
T_7_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_39
T_4_14_sp4_h_l_8
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_16_wire_logic_cluster/lc_5/out
T_5_16_sp4_h_l_7
T_8_12_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_7_16_wire_logic_cluster/lc_5/out
T_5_16_sp4_h_l_7
T_8_12_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_5/s_r

End 

Net : n19644
T_19_21_wire_logic_cluster/lc_2/cout
T_19_21_wire_logic_cluster/lc_3/in_3

Net : n14479
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_7/in_0

End 

Net : buf_data_vac_16
T_25_18_wire_bram/ram/RDATA_1
T_26_15_sp4_v_t_37
T_23_15_sp4_h_l_6
T_22_15_lc_trk_g0_6
T_22_15_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n22195_cascade_
T_17_10_wire_logic_cluster/lc_2/ltout
T_17_10_wire_logic_cluster/lc_3/in_2

End 

Net : n22183_cascade_
T_21_14_wire_logic_cluster/lc_0/ltout
T_21_14_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.n22198_cascade_
T_17_10_wire_logic_cluster/lc_3/ltout
T_17_10_wire_logic_cluster/lc_4/in_2

End 

Net : n21132_cascade_
T_23_18_wire_logic_cluster/lc_1/ltout
T_23_18_wire_logic_cluster/lc_2/in_2

End 

Net : n21211
T_21_14_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g1_3
T_21_14_input_2_0
T_21_14_wire_logic_cluster/lc_0/in_2

End 

Net : n21546
T_23_16_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g0_1
T_23_15_input_2_3
T_23_15_wire_logic_cluster/lc_3/in_2

End 

Net : n4
T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.imosi_N_753
T_16_13_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_38
T_17_10_sp4_h_l_8
T_21_10_sp4_h_l_4
T_22_10_lc_trk_g2_4
T_22_10_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n19674
T_12_13_wire_logic_cluster/lc_3/cout
T_12_13_wire_logic_cluster/lc_4/in_3

Net : n1_adj_1606
T_7_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_45
T_9_17_sp4_h_l_2
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_45
T_9_17_sp4_h_l_2
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_3/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_45
T_9_17_sp4_h_l_2
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_1/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_sp4_h_l_9
T_10_16_sp4_v_t_44
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_0/in_1

End 

Net : secclk_cnt_13
T_15_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.n21555
T_7_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n17036
T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_sp4_h_l_9
T_18_14_sp4_v_t_39
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.bit_cnt_1
T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n32_cascade_
T_7_15_wire_logic_cluster/lc_3/ltout
T_7_15_wire_logic_cluster/lc_4/in_2

End 

Net : data_idxvec_10
T_19_21_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g0_2
T_19_21_input_2_2
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : clk_cnt_0
T_15_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g0_0
T_16_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : n6_cascade_
T_16_11_wire_logic_cluster/lc_0/ltout
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : n14714
T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_16_11_sp4_h_l_4
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_16_11_sp4_h_l_4
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_16_11_sp4_h_l_4
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_16_11_sp4_h_l_4
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_1/out
T_12_11_sp12_h_l_1
T_16_11_sp4_h_l_4
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/s_r

End 

Net : clk_cnt_4
T_15_11_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_4/in_1

End 

Net : buf_dds1_12
T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_21_17_sp4_v_t_40
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_1/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_40
T_15_18_sp4_h_l_11
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_2/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g0_0
T_18_21_wire_logic_cluster/lc_0/in_0

End 

Net : buf_data_vac_18
T_25_16_wire_bram/ram/RDATA_1
T_25_15_sp4_v_t_44
T_22_15_sp4_h_l_3
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_5_6
T_20_16_wire_logic_cluster/lc_2/out
T_21_12_sp4_v_t_40
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.genclk.n11735
T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_24_9_sp4_v_t_36
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_11_wire_logic_cluster/lc_4/out
T_23_3_sp12_v_t_23
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_2/cen

End 

Net : comm_spi.n14614
T_23_12_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g3_0
T_24_13_wire_logic_cluster/lc_3/in_0

End 

Net : n19763
T_15_16_wire_logic_cluster/lc_5/cout
T_15_16_wire_logic_cluster/lc_6/in_3

Net : cmd_rdadcbuf_29
T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.n19722
T_23_14_wire_logic_cluster/lc_5/cout
T_23_14_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19737
T_26_14_wire_logic_cluster/lc_5/cout
T_26_14_wire_logic_cluster/lc_6/in_3

Net : n21539_cascade_
T_22_14_wire_logic_cluster/lc_4/ltout
T_22_14_wire_logic_cluster/lc_5/in_2

End 

Net : n19643
T_19_21_wire_logic_cluster/lc_1/cout
T_19_21_wire_logic_cluster/lc_2/in_3

Net : comm_spi.iclk_N_762
T_14_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_45
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VAC.bit_cnt_5
T_13_22_wire_logic_cluster/lc_5/out
T_13_22_sp12_h_l_1
T_12_22_sp12_v_t_22
T_12_21_sp4_v_t_46
T_11_23_lc_trk_g0_0
T_11_23_input_2_4
T_11_23_wire_logic_cluster/lc_4/in_2

T_13_22_wire_logic_cluster/lc_5/out
T_13_22_sp12_h_l_1
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_5/in_1

End 

Net : data_idxvec_1
T_19_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g2_1
T_19_20_input_2_1
T_19_20_wire_logic_cluster/lc_1/in_2

T_19_20_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_38
T_19_17_lc_trk_g2_6
T_19_17_input_2_2
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_4_6
T_21_16_wire_logic_cluster/lc_2/out
T_21_12_sp4_v_t_41
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_6/in_1

End 

Net : comm_spi.bit_cnt_0
T_14_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_3/in_3

End 

Net : comm_buf_6_6
T_17_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_43
T_18_14_sp4_h_l_6
T_22_14_sp4_h_l_6
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.n19673
T_12_13_wire_logic_cluster/lc_2/cout
T_12_13_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC.bit_cnt_0
T_13_22_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_6/in_0

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14608
T_17_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_45
T_17_14_sp4_v_t_46
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.bit_cnt_2
T_14_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g1_1
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.bit_cnt_3
T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_6_15_sp4_h_l_5
T_7_15_lc_trk_g3_5
T_7_15_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_6_15_sp4_h_l_5
T_7_15_lc_trk_g3_5
T_7_15_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_17
T_25_17_wire_bram/ram/RDATA_9
T_26_15_sp4_v_t_40
T_23_15_sp4_h_l_5
T_22_15_lc_trk_g1_5
T_22_15_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC.bit_cnt_6
T_13_22_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g1_6
T_13_23_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g1_6
T_13_22_wire_logic_cluster/lc_6/in_1

End 

Net : n20799_cascade_
T_16_11_wire_logic_cluster/lc_4/ltout
T_16_11_wire_logic_cluster/lc_5/in_2

End 

Net : n10
T_16_11_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g0_5
T_16_10_wire_logic_cluster/lc_6/in_1

End 

Net : n19745
T_16_10_wire_logic_cluster/lc_6/cout
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : n12_adj_1480_cascade_
T_16_11_wire_logic_cluster/lc_3/ltout
T_16_11_wire_logic_cluster/lc_4/in_2

End 

Net : dds0_mclkcnt_3
T_16_10_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_3/in_1

End 

Net : n19762
T_15_16_wire_logic_cluster/lc_4/cout
T_15_16_wire_logic_cluster/lc_5/in_3

Net : dds0_mclkcnt_5
T_16_10_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadcbuf_30
T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.genclk.n19721
T_23_14_wire_logic_cluster/lc_4/cout
T_23_14_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19736
T_26_14_wire_logic_cluster/lc_4/cout
T_26_14_wire_logic_cluster/lc_5/in_3

Net : comm_buf_3_5
T_22_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_2/in_1

End 

Net : n19642
T_19_21_wire_logic_cluster/lc_0/cout
T_19_21_wire_logic_cluster/lc_1/in_3

Net : dds0_mclkcnt_1
T_16_10_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g0_1
T_16_11_input_2_3
T_16_11_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n21384_cascade_
T_12_8_wire_logic_cluster/lc_6/ltout
T_12_8_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.n18563
T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g0_3
T_12_8_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n19672
T_12_13_wire_logic_cluster/lc_1/cout
T_12_13_wire_logic_cluster/lc_2/in_3

Net : comm_buf_6_5
T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_21_13_sp4_v_t_39
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_2_5
T_17_14_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_47
T_19_15_sp4_h_l_4
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_3/in_3

End 

Net : n17480
T_21_15_wire_logic_cluster/lc_3/out
T_22_15_sp4_h_l_6
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VAC.bit_cnt_7
T_13_22_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g0_7
T_13_23_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_7/in_1

End 

Net : comm_buf_5_0
T_20_16_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_45
T_21_14_sp4_h_l_8
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_6_0
T_17_17_wire_logic_cluster/lc_5/out
T_18_17_sp4_h_l_10
T_21_13_sp4_v_t_41
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_input_2_5
T_17_17_wire_logic_cluster/lc_5/in_2

End 

Net : n22393_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_2_2
T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_18_15_sp4_h_l_1
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_0/in_0

End 

Net : n21193
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_4_3
T_21_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_5_3
T_20_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_43
T_18_15_sp4_h_l_0
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_0/in_0

End 

Net : data_idxvec_4
T_19_20_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_41
T_21_19_sp4_h_l_9
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_2/in_0

T_19_20_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g2_4
T_19_20_input_2_4
T_19_20_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1594_cascade_
T_17_15_wire_logic_cluster/lc_0/ltout
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_2_1
T_17_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : dds0_mclkcnt_4
T_16_10_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g3_4
T_16_10_wire_logic_cluster/lc_4/in_1

End 

Net : n1_adj_1591
T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g1_0
T_20_14_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.n11718
T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

End 

Net : IAC_FLT1
T_21_23_wire_logic_cluster/lc_2/out
T_21_19_sp4_v_t_41
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_1/in_0

T_21_23_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_2/in_3

T_21_23_wire_logic_cluster/lc_2/out
T_21_13_sp12_v_t_23
T_10_25_sp12_h_l_0
T_9_25_sp4_h_l_1
T_8_25_sp4_v_t_36
T_8_29_sp4_v_t_41
T_8_33_lc_trk_g1_4
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_buf_4_4
T_21_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_36
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_5/in_1

End 

Net : n22369_cascade_
T_20_14_wire_logic_cluster/lc_3/ltout
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.genclk.n19735
T_26_14_wire_logic_cluster/lc_3/cout
T_26_14_wire_logic_cluster/lc_4/in_3

Net : cmd_rdadcbuf_31
T_12_15_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.genclk.n19720
T_23_14_wire_logic_cluster/lc_3/cout
T_23_14_wire_logic_cluster/lc_4/in_3

Net : n19761
T_15_16_wire_logic_cluster/lc_3/cout
T_15_16_wire_logic_cluster/lc_4/in_3

Net : n4_adj_1593
T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_3/in_0

End 

Net : n2_adj_1589
T_22_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_15_15_0_
T_19_21_wire_logic_cluster/carry_in_mux/cout
T_19_21_wire_logic_cluster/lc_0/in_3

Net : clk_cnt_2
T_15_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g1_2
T_15_11_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19671
T_12_13_wire_logic_cluster/lc_0/cout
T_12_13_wire_logic_cluster/lc_1/in_3

Net : buf_dds0_11
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_19_20_sp4_h_l_11
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_36
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_4/in_0

End 

Net : clk_cnt_1
T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_1/in_1

End 

Net : n2
T_21_14_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g3_5
T_21_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds1_9
T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_19_17_sp4_h_l_10
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_16_18_sp4_h_l_5
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : SIG_DDS.n9_adj_1393
T_17_25_wire_logic_cluster/lc_3/out
T_18_26_lc_trk_g3_3
T_18_26_wire_logic_cluster/lc_2/cen

End 

Net : RTD.n6
T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n19734
T_26_14_wire_logic_cluster/lc_2/cout
T_26_14_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19719
T_23_14_wire_logic_cluster/lc_2/cout
T_23_14_wire_logic_cluster/lc_3/in_3

Net : n19760
T_15_16_wire_logic_cluster/lc_2/cout
T_15_16_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n13034
T_12_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_7
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_0/cen

End 

Net : buf_dds1_11
T_20_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_44
T_22_20_sp4_h_l_2
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_44
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_0/in_0

End 

Net : buf_data_vac_19
T_25_15_wire_bram/ram/RDATA_9
T_23_15_sp4_h_l_9
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : clk_cnt_3
T_15_11_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_3_2
T_22_15_wire_logic_cluster/lc_6/out
T_21_15_sp12_h_l_0
T_20_15_lc_trk_g0_0
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19708
T_12_10_wire_logic_cluster/lc_2/cout
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_8_7_0_
T_12_13_wire_logic_cluster/carry_in_mux/cout
T_12_13_wire_logic_cluster/lc_0/in_3

Net : RTD.mode
T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_8_15_sp4_h_l_11
T_9_15_lc_trk_g3_3
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_7_15_lc_trk_g0_3
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n14618
T_20_10_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_44
T_20_11_sp4_v_t_37
T_20_15_sp4_v_t_38
T_19_19_lc_trk_g1_3
T_19_19_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_44
T_19_8_lc_trk_g3_4
T_19_8_wire_logic_cluster/lc_0/in_1

End 

Net : dds0_mclkcnt_2
T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_2/in_1

End 

Net : dds0_mclkcnt_0
T_16_10_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : CLK_DDS.n16894
T_10_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_36
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_36
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_10_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_36
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_IAC.bit_cnt_6
T_12_23_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g2_6
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

T_12_23_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g1_6
T_12_23_wire_logic_cluster/lc_6/in_1

End 

Net : n8_adj_1602
T_11_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g0_3
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.n19718
T_23_14_wire_logic_cluster/lc_1/cout
T_23_14_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19733
T_26_14_wire_logic_cluster/lc_1/cout
T_26_14_wire_logic_cluster/lc_2/in_3

Net : n19759
T_15_16_wire_logic_cluster/lc_1/cout
T_15_16_wire_logic_cluster/lc_2/in_3

Net : comm_buf_5_4
T_20_16_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_45
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_5/in_0

End 

Net : n20799
T_16_11_wire_logic_cluster/lc_4/out
T_16_3_sp12_v_t_23
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n21320
T_18_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n20784
T_18_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_6_3
T_17_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_45
T_18_12_sp4_v_t_41
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadcbuf_32
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_IAC.bit_cnt_0
T_12_23_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19707
T_12_10_wire_logic_cluster/lc_1/cout
T_12_10_wire_logic_cluster/lc_2/in_3

Net : comm_buf_4_0
T_21_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_40
T_21_14_lc_trk_g3_0
T_21_14_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_4_7
T_21_16_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_42
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_37
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : n9306_cascade_
T_20_23_wire_logic_cluster/lc_5/ltout
T_20_23_wire_logic_cluster/lc_6/in_2

End 

Net : n21175_cascade_
T_17_15_wire_logic_cluster/lc_6/ltout
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : n22390_cascade_
T_17_15_wire_logic_cluster/lc_3/ltout
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1587_cascade_
T_17_15_wire_logic_cluster/lc_5/ltout
T_17_15_wire_logic_cluster/lc_6/in_2

End 

Net : bit_cnt_0
T_16_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_5
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_5
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_5
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_4/in_0

End 

Net : dds0_mclkcnt_7
T_16_10_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_wire_logic_cluster/lc_7/in_1

End 

Net : n19640
T_19_20_wire_logic_cluster/lc_6/cout
T_19_20_wire_logic_cluster/lc_7/in_3

Net : n14479_cascade_
T_9_13_wire_logic_cluster/lc_5/ltout
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : comm_buf_6_4
T_14_16_wire_logic_cluster/lc_5/out
T_15_14_sp4_v_t_38
T_16_14_sp4_h_l_8
T_20_14_sp4_h_l_8
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/in_3

End 

Net : n21538_cascade_
T_20_14_wire_logic_cluster/lc_2/ltout
T_20_14_wire_logic_cluster/lc_3/in_2

End 

Net : n2_adj_1592
T_20_14_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_3_4
T_22_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_10
T_20_11_sp4_v_t_47
T_20_14_lc_trk_g0_7
T_20_14_wire_logic_cluster/lc_1/in_0

End 

Net : secclk_cnt_20
T_15_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : n19758
T_15_16_wire_logic_cluster/lc_0/cout
T_15_16_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19732
T_26_14_wire_logic_cluster/lc_0/cout
T_26_14_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19717
T_23_14_wire_logic_cluster/lc_0/cout
T_23_14_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadcbuf_33
T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_7
T_15_12_sp4_v_t_42
T_15_8_sp4_v_t_38
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_1/in_1

End 

Net : bit_cnt_0_adj_1456
T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_11_13_sp4_v_t_36
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_11_13_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_11_13_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_11_13_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_2_0
T_17_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_36
T_19_14_sp4_h_l_1
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : n21456
T_11_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19706
T_12_10_wire_logic_cluster/lc_0/cout
T_12_10_wire_logic_cluster/lc_1/in_3

Net : n11741
T_20_12_wire_logic_cluster/lc_4/out
T_20_4_sp12_v_t_23
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_20_12_wire_logic_cluster/lc_4/out
T_20_4_sp12_v_t_23
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_20_12_wire_logic_cluster/lc_4/out
T_20_4_sp12_v_t_23
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

End 

Net : wdtick_flag
T_19_11_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_4/in_3

T_19_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g1_0
T_19_11_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_5
T_22_11_sp4_v_t_40
T_22_15_sp4_v_t_40
T_22_19_sp4_v_t_45
T_22_23_sp4_v_t_41
T_21_26_lc_trk_g3_1
T_21_26_wire_logic_cluster/lc_6/in_0

End 

Net : n19639
T_19_20_wire_logic_cluster/lc_5/cout
T_19_20_wire_logic_cluster/lc_6/in_3

Net : comm_spi.n14626
T_19_18_wire_logic_cluster/lc_0/out
T_19_6_sp12_v_t_23
T_19_12_lc_trk_g3_4
T_19_12_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_12_sp4_v_t_40
T_21_12_sp4_h_l_10
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_2_6
T_17_14_wire_logic_cluster/lc_2/out
T_12_14_sp12_h_l_0
T_22_14_lc_trk_g0_7
T_22_14_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19669
T_12_12_wire_logic_cluster/lc_6/cout
T_12_12_wire_logic_cluster/lc_7/in_3

Net : bfn_11_10_0_
T_15_16_wire_logic_cluster/carry_in_mux/cout
T_15_16_wire_logic_cluster/lc_0/in_3

Net : bfn_19_8_0_
T_23_14_wire_logic_cluster/carry_in_mux/cout
T_23_14_wire_logic_cluster/lc_0/in_3

Net : bfn_22_8_0_
T_26_14_wire_logic_cluster/carry_in_mux/cout
T_26_14_wire_logic_cluster/lc_0/in_3

Net : dds0_mclkcnt_6
T_16_10_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_5/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_4_sp12_v_t_23
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_5_5
T_20_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_8_4_0_
T_12_10_wire_logic_cluster/carry_in_mux/cout
T_12_10_wire_logic_cluster/lc_0/in_3

Net : read_buf_4
T_7_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_10_12_sp4_v_t_37
T_9_14_lc_trk_g0_0
T_9_14_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_3/in_1

End 

Net : n19638
T_19_20_wire_logic_cluster/lc_4/cout
T_19_20_wire_logic_cluster/lc_5/in_3

Net : comm_buf_3_6
T_22_15_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_46
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_5_7
T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_18_12_sp4_v_t_38
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_2_4
T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_20_14_lc_trk_g1_7
T_20_14_wire_logic_cluster/lc_1/in_1

End 

Net : n12871_cascade_
T_12_11_wire_logic_cluster/lc_3/ltout
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n19668
T_12_12_wire_logic_cluster/lc_5/cout
T_12_12_wire_logic_cluster/lc_6/in_3

Net : adress_0
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_4/in_0

End 

Net : n11361
T_18_15_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_44
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_7/cen

End 

Net : n21120
T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g2_2
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

End 

Net : n21052_cascade_
T_20_15_wire_logic_cluster/lc_6/ltout
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : n4_adj_1596_cascade_
T_20_15_wire_logic_cluster/lc_5/ltout
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : n21196_cascade_
T_20_15_wire_logic_cluster/lc_3/ltout
T_20_15_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_6_2
T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp4_h_l_4
T_17_16_sp4_h_l_0
T_20_12_sp4_v_t_37
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_6/in_0

End 

Net : n1_adj_1588_cascade_
T_22_14_wire_logic_cluster/lc_0/ltout
T_22_14_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_3_3
T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_2
T_17_15_lc_trk_g1_7
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_21
T_13_19_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_7
T_15_20_sp4_h_l_3
T_18_16_sp4_v_t_44
T_18_17_lc_trk_g2_4
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_7
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

End 

Net : n22387_cascade_
T_17_15_wire_logic_cluster/lc_2/ltout
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : n4_adj_1595_cascade_
T_20_15_wire_logic_cluster/lc_2/ltout
T_20_15_wire_logic_cluster/lc_3/in_2

End 

Net : n19637
T_19_20_wire_logic_cluster/lc_3/cout
T_19_20_wire_logic_cluster/lc_4/in_3

Net : n14_adj_1612
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g0_1
T_10_24_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_IAC.n21295_cascade_
T_13_23_wire_logic_cluster/lc_3/ltout
T_13_23_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_IAC.bit_cnt_2
T_12_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19667
T_12_12_wire_logic_cluster/lc_4/cout
T_12_12_wire_logic_cluster/lc_5/in_3

Net : ADC_IAC.bit_cnt_5
T_12_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g1_5
T_13_23_wire_logic_cluster/lc_3/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_IAC.bit_cnt_7
T_12_23_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_47
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.n14623
T_19_8_wire_logic_cluster/lc_0/out
T_19_4_sp12_v_t_23
T_19_16_sp12_v_t_23
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_0/in_3

T_19_8_wire_logic_cluster/lc_0/out
T_19_4_sp12_v_t_23
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_0/in_3

End 

Net : n13087_cascade_
T_14_11_wire_logic_cluster/lc_5/ltout
T_14_11_wire_logic_cluster/lc_6/in_2

End 

Net : comm_spi.n14619
T_20_9_wire_logic_cluster/lc_0/out
T_20_7_sp4_v_t_45
T_20_11_sp4_v_t_45
T_20_15_sp4_v_t_41
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_0/in_3

T_20_9_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g3_0
T_19_8_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_IAC.bit_cnt_3
T_12_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n19778
T_19_10_wire_logic_cluster/lc_6/cout
T_19_10_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_IAC.n19655
T_12_23_wire_logic_cluster/lc_6/cout
T_12_23_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC.n19662
T_13_22_wire_logic_cluster/lc_6/cout
T_13_22_wire_logic_cluster/lc_7/in_3

End 

Net : n19756
T_15_15_wire_logic_cluster/lc_6/cout
T_15_15_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.n19704
T_12_9_wire_logic_cluster/lc_6/cout
T_12_9_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19730
T_26_13_wire_logic_cluster/lc_6/cout
T_26_13_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19715
T_23_13_wire_logic_cluster/lc_6/cout
T_23_13_wire_logic_cluster/lc_7/in_3

Net : n19636
T_19_20_wire_logic_cluster/lc_2/cout
T_19_20_wire_logic_cluster/lc_3/in_3

Net : RTD.n11
T_7_15_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_IAC.bit_cnt_4
T_12_23_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.n4_cascade_
T_7_14_wire_logic_cluster/lc_3/ltout
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n19666
T_12_12_wire_logic_cluster/lc_3/cout
T_12_12_wire_logic_cluster/lc_4/in_3

Net : cmd_rdadctmp_17_adj_1433
T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_14_14_sp4_h_l_10
T_17_14_sp4_v_t_47
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_14_14_sp4_h_l_10
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

End 

Net : n20864
T_10_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n21323_cascade_
T_18_10_wire_logic_cluster/lc_1/ltout
T_18_10_wire_logic_cluster/lc_2/in_2

End 

Net : read_buf_0
T_7_16_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_3/in_0

T_7_16_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_40
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_1/in_1

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_0/in_0

End 

Net : n19755
T_15_15_wire_logic_cluster/lc_5/cout
T_15_15_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n19777
T_19_10_wire_logic_cluster/lc_5/cout
T_19_10_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC.n19661
T_13_22_wire_logic_cluster/lc_5/cout
T_13_22_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.n19654
T_12_23_wire_logic_cluster/lc_5/cout
T_12_23_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n21952
T_15_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g2_5
T_14_9_wire_logic_cluster/lc_6/in_3

End 

Net : n19744
T_16_10_wire_logic_cluster/lc_5/cout
T_16_10_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n19703
T_12_9_wire_logic_cluster/lc_5/cout
T_12_9_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19714
T_23_13_wire_logic_cluster/lc_5/cout
T_23_13_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19729
T_26_13_wire_logic_cluster/lc_5/cout
T_26_13_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.bit_cnt_1
T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_4/in_0

End 

Net : read_buf_10
T_10_18_wire_logic_cluster/lc_6/out
T_10_12_sp12_v_t_23
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_0/in_0

End 

Net : n19635
T_19_20_wire_logic_cluster/lc_1/cout
T_19_20_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadctmp_19_adj_1431
T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_14_17_sp4_h_l_4
T_13_17_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_13_16_sp4_h_l_1
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.n14630
T_20_12_wire_logic_cluster/lc_0/out
T_20_12_sp4_h_l_5
T_23_8_sp4_v_t_46
T_22_11_lc_trk_g3_6
T_22_11_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_21_11_lc_trk_g2_0
T_21_11_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_6_1
T_18_17_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_39
T_19_15_sp4_h_l_2
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_6/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadctmp_8_adj_1442
T_12_17_wire_logic_cluster/lc_7/out
T_12_17_sp4_h_l_3
T_11_13_sp4_v_t_38
T_12_13_sp4_h_l_8
T_14_13_lc_trk_g3_5
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g2_7
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : IAC_CS
T_10_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g1_0
T_10_24_input_2_1
T_10_24_wire_logic_cluster/lc_1/in_2

T_10_24_wire_logic_cluster/lc_0/out
T_10_22_sp4_v_t_45
T_10_26_sp4_v_t_41
T_10_30_sp4_v_t_37
T_6_33_span4_horz_r_2
T_7_33_lc_trk_g1_6
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : bit_cnt_1
T_10_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n19665
T_12_12_wire_logic_cluster/lc_2/cout
T_12_12_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadctmp_19
T_12_22_wire_logic_cluster/lc_4/out
T_5_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_19_lc_trk_g3_7
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g0_4
T_12_22_input_2_4
T_12_22_wire_logic_cluster/lc_4/in_2

End 

Net : n17479_cascade_
T_21_15_wire_logic_cluster/lc_0/ltout
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_12_adj_1438
T_15_14_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_41
T_12_12_sp4_h_l_10
T_8_12_sp4_h_l_6
T_9_12_lc_trk_g3_6
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

T_15_14_wire_logic_cluster/lc_6/out
T_6_14_sp12_h_l_0
T_11_14_lc_trk_g0_4
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : n20867
T_10_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.bit_cnt_3
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_0/in_0

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_18_14_sp4_v_t_40
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_0/in_0

End 

Net : bit_cnt_3
T_10_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_0/in_3

End 

Net : bit_cnt_2
T_10_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : n19754
T_15_15_wire_logic_cluster/lc_4/cout
T_15_15_wire_logic_cluster/lc_5/in_3

Net : ADC_IAC.n19653
T_12_23_wire_logic_cluster/lc_4/cout
T_12_23_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC.n19660
T_13_22_wire_logic_cluster/lc_4/cout
T_13_22_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19776
T_19_10_wire_logic_cluster/lc_4/cout
T_19_10_wire_logic_cluster/lc_5/in_3

Net : n19743
T_16_10_wire_logic_cluster/lc_4/cout
T_16_10_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19713
T_23_13_wire_logic_cluster/lc_4/cout
T_23_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19728
T_26_13_wire_logic_cluster/lc_4/cout
T_26_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19702
T_12_9_wire_logic_cluster/lc_4/cout
T_12_9_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadctmp_14
T_10_13_wire_logic_cluster/lc_7/out
T_10_8_sp12_v_t_22
T_10_17_sp4_v_t_36
T_10_21_lc_trk_g1_1
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_7/in_0

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g0_7
T_10_12_input_2_5
T_10_12_wire_logic_cluster/lc_5/in_2

End 

Net : n19634
T_19_20_wire_logic_cluster/lc_0/cout
T_19_20_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadctmp_10_adj_1440
T_12_18_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_45
T_13_14_sp4_h_l_8
T_16_10_sp4_v_t_45
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_45
T_13_14_sp4_h_l_8
T_15_14_lc_trk_g2_5
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n14627
T_19_13_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_0/in_3

T_19_13_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_3_0
T_22_15_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g2_0
T_21_14_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n11676_cascade_
T_14_9_wire_logic_cluster/lc_5/ltout
T_14_9_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n19664
T_12_12_wire_logic_cluster/lc_1/cout
T_12_12_wire_logic_cluster/lc_2/in_3

Net : RTD.cfg_tmp_7
T_9_16_wire_logic_cluster/lc_6/out
T_8_16_sp4_h_l_4
T_7_12_sp4_v_t_44
T_6_14_lc_trk_g2_1
T_6_14_input_2_1
T_6_14_wire_logic_cluster/lc_1/in_2

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : read_buf_7
T_9_18_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_36
T_9_13_sp4_v_t_41
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_16
T_10_21_wire_logic_cluster/lc_1/out
T_11_19_sp4_v_t_46
T_11_23_sp4_v_t_39
T_11_24_lc_trk_g2_7
T_11_24_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_42
T_11_22_sp4_h_l_1
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_3
T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_41
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g0_6
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_4
T_12_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_10
T_14_13_sp4_v_t_41
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_29_adj_1421
T_11_17_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_44
T_11_18_sp4_v_t_44
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_input_2_6
T_12_17_wire_logic_cluster/lc_6/in_2

End 

Net : tmp_buf_15
T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_37
T_18_25_lc_trk_g0_0
T_18_25_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.genclk.n19727
T_26_13_wire_logic_cluster/lc_3/cout
T_26_13_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19712
T_23_13_wire_logic_cluster/lc_3/cout
T_23_13_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19701
T_12_9_wire_logic_cluster/lc_3/cout
T_12_9_wire_logic_cluster/lc_4/in_3

Net : ADC_IAC.n19652
T_12_23_wire_logic_cluster/lc_3/cout
T_12_23_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC.n19659
T_13_22_wire_logic_cluster/lc_3/cout
T_13_22_wire_logic_cluster/lc_4/in_3

Net : n19749
T_15_11_wire_logic_cluster/lc_3/cout
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : n19753
T_15_15_wire_logic_cluster/lc_3/cout
T_15_15_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19775
T_19_10_wire_logic_cluster/lc_3/cout
T_19_10_wire_logic_cluster/lc_4/in_3

Net : n19742
T_16_10_wire_logic_cluster/lc_3/cout
T_16_10_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19663
T_12_12_wire_logic_cluster/lc_0/cout
T_12_12_wire_logic_cluster/lc_1/in_3

Net : comm_spi.n14638
T_22_12_wire_logic_cluster/lc_0/out
T_19_12_sp12_h_l_0
T_18_12_sp4_h_l_1
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_19_12_sp12_h_l_0
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_23
T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_46
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g0_0
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_26_adj_1424
T_12_18_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_45
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g0_5
T_13_16_input_2_1
T_13_16_wire_logic_cluster/lc_1/in_2

T_12_18_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_44
T_9_17_sp4_h_l_3
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g2_6
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_18
T_12_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_9
T_11_18_sp4_v_t_39
T_10_20_lc_trk_g1_2
T_10_20_input_2_3
T_10_20_wire_logic_cluster/lc_3/in_2

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_13_adj_1437
T_11_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_10_12_lc_trk_g0_2
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_9_17_sp4_h_l_0
T_11_17_lc_trk_g2_5
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_11_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_23_adj_1427
T_11_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_9
T_14_14_sp4_v_t_44
T_13_16_lc_trk_g0_2
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : n12498_cascade_
T_10_24_wire_logic_cluster/lc_3/ltout
T_10_24_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_5_2
T_20_16_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_4_1
T_21_16_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g3_7
T_20_15_wire_logic_cluster/lc_5/in_3

End 

Net : comm_buf_2_3
T_17_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : n14714_cascade_
T_16_11_wire_logic_cluster/lc_1/ltout
T_16_11_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_5_1
T_20_16_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_4_2
T_21_16_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_15_adj_1435
T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_8
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_8
T_11_14_lc_trk_g1_0
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadctmp_8
T_13_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_42
T_15_13_sp4_h_l_0
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_42
T_15_13_sp4_h_l_0
T_14_13_lc_trk_g0_0
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_3/in_0

End 

Net : adress_3
T_9_14_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_43
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : RTD.n7318_cascade_
T_7_14_wire_logic_cluster/lc_1/ltout
T_7_14_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19700
T_12_9_wire_logic_cluster/lc_2/cout
T_12_9_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19726
T_26_13_wire_logic_cluster/lc_2/cout
T_26_13_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19711
T_23_13_wire_logic_cluster/lc_2/cout
T_23_13_wire_logic_cluster/lc_3/in_3

Net : ADC_IAC.n19651
T_12_23_wire_logic_cluster/lc_2/cout
T_12_23_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC.n19658
T_13_22_wire_logic_cluster/lc_2/cout
T_13_22_wire_logic_cluster/lc_3/in_3

Net : n19752
T_15_15_wire_logic_cluster/lc_2/cout
T_15_15_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19774
T_19_10_wire_logic_cluster/lc_2/cout
T_19_10_wire_logic_cluster/lc_3/in_3

Net : n19741
T_16_10_wire_logic_cluster/lc_2/cout
T_16_10_wire_logic_cluster/lc_3/in_3

Net : n19748
T_15_11_wire_logic_cluster/lc_2/cout
T_15_11_wire_logic_cluster/lc_3/in_3

Net : n1_adj_1606_cascade_
T_7_16_wire_logic_cluster/lc_2/ltout
T_7_16_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_25
T_12_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_3
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g0_3
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_3
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_15
T_10_21_wire_logic_cluster/lc_4/out
T_10_20_sp4_v_t_40
T_11_20_sp4_h_l_5
T_12_20_lc_trk_g2_5
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_4/in_0

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_25_adj_1425
T_11_19_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_38
T_12_16_sp4_h_l_3
T_13_16_lc_trk_g2_3
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_6/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_22
T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_42
T_11_21_sp4_h_l_7
T_12_21_lc_trk_g3_7
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_7_adj_1443
T_11_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_40
T_13_17_sp4_h_l_10
T_12_17_lc_trk_g1_2
T_12_17_input_2_7
T_12_17_wire_logic_cluster/lc_7/in_2

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g0_2
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC.n19657
T_13_22_wire_logic_cluster/lc_1/cout
T_13_22_wire_logic_cluster/lc_2/in_3

Net : ADC_IAC.n19650
T_12_23_wire_logic_cluster/lc_1/cout
T_12_23_wire_logic_cluster/lc_2/in_3

Net : n19751
T_15_15_wire_logic_cluster/lc_1/cout
T_15_15_wire_logic_cluster/lc_2/in_3

Net : n19747
T_15_11_wire_logic_cluster/lc_1/cout
T_15_11_wire_logic_cluster/lc_2/in_3

Net : n19740
T_16_10_wire_logic_cluster/lc_1/cout
T_16_10_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19773
T_19_10_wire_logic_cluster/lc_1/cout
T_19_10_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19710
T_23_13_wire_logic_cluster/lc_1/cout
T_23_13_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19699
T_12_9_wire_logic_cluster/lc_1/cout
T_12_9_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19725
T_26_13_wire_logic_cluster/lc_1/cout
T_26_13_wire_logic_cluster/lc_2/in_3

Net : comm_spi.n14634
T_22_11_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g1_0
T_22_12_wire_logic_cluster/lc_0/in_1

T_22_11_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g0_0
T_21_12_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_2
T_10_24_wire_logic_cluster/lc_7/out
T_10_19_sp12_v_t_22
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_6/in_1

T_10_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g2_7
T_10_24_input_2_7
T_10_24_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_26
T_14_19_wire_logic_cluster/lc_6/out
T_5_19_sp12_h_l_0
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g1_6
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : read_buf_3
T_7_17_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_45
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_3/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g0_0
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : read_buf_8
T_10_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_37
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_11
T_15_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_10_13_lc_trk_g0_3
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_7
T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_17_lc_trk_g2_7
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g2_4
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : read_buf_13
T_9_18_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_0_adj_1450
T_9_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_45
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_22_adj_1428
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_27
T_13_19_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_38
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_10
T_13_19_lc_trk_g1_2
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_39
T_13_21_lc_trk_g0_2
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_24_adj_1426
T_11_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_40
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_5_adj_1445
T_10_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_1
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_7/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_2_adj_1448
T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g2_7
T_9_21_input_2_7
T_9_21_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_9
T_10_18_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g0_3
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n19772
T_19_10_wire_logic_cluster/lc_0/cout
T_19_10_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19698
T_12_9_wire_logic_cluster/lc_0/cout
T_12_9_wire_logic_cluster/lc_1/in_3

Net : ADC_IAC.n19649
T_12_23_wire_logic_cluster/lc_0/cout
T_12_23_wire_logic_cluster/lc_1/in_3

Net : ADC_VAC.n19656
T_13_22_wire_logic_cluster/lc_0/cout
T_13_22_wire_logic_cluster/lc_1/in_3

Net : n19746
T_15_11_wire_logic_cluster/lc_0/cout
T_15_11_wire_logic_cluster/lc_1/in_3

Net : n19750
T_15_15_wire_logic_cluster/lc_0/cout
T_15_15_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19709
T_23_13_wire_logic_cluster/lc_0/cout
T_23_13_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19724
T_26_13_wire_logic_cluster/lc_0/cout
T_26_13_wire_logic_cluster/lc_1/in_3

Net : n19739
T_16_10_wire_logic_cluster/lc_0/cout
T_16_10_wire_logic_cluster/lc_1/in_3

Net : RTD.adress_7
T_7_13_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_1/in_0

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : comm_spi.n14635
T_21_11_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g3_0
T_22_12_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g1_0
T_21_12_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_27_adj_1423
T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g2_1
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_9_adj_1441
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_sp12_h_l_1
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_29
T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_38
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_17
T_11_24_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_43
T_12_22_lc_trk_g2_3
T_12_22_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_43
T_12_22_lc_trk_g2_3
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g2_1
T_11_24_input_2_1
T_11_24_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_20
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_1
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_1
T_13_19_lc_trk_g2_4
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_24
T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_4_5
T_21_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_6_7
T_17_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_3

End 

Net : n14_adj_1610_cascade_
T_10_21_wire_logic_cluster/lc_2/ltout
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : SIG_DDS.tmp_buf_8
T_16_21_wire_logic_cluster/lc_6/out
T_14_21_sp4_h_l_9
T_15_21_lc_trk_g3_1
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_28
T_14_20_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_41
T_14_19_lc_trk_g3_1
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_3/in_3

End 

Net : comm_spi.n14639
T_21_12_wire_logic_cluster/lc_0/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g0_3
T_18_12_wire_logic_cluster/lc_0/in_3

T_21_12_wire_logic_cluster/lc_0/out
T_18_12_sp12_h_l_0
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n14593
T_19_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g1_0
T_20_9_wire_logic_cluster/lc_0/in_3

T_19_9_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g3_0
T_20_10_wire_logic_cluster/lc_2/in_3

End 

Net : VAC_CS
T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_8_21_sp4_h_l_3
T_7_21_sp4_v_t_44
T_4_25_sp4_h_l_9
T_0_25_span4_horz_20
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : adress_6
T_9_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_10
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_10
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14631
T_19_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_5
T_22_8_sp4_v_t_40
T_21_11_lc_trk_g3_0
T_21_11_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_5
T_22_8_sp4_v_t_40
T_22_11_lc_trk_g1_0
T_22_11_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_31
T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : comm_spi.n14622
T_19_19_wire_logic_cluster/lc_0/out
T_19_7_sp12_v_t_23
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_0/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_0/in_1

End 

Net : read_buf_11
T_10_18_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g0_0
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

End 

Net : SIG_DDS.tmp_buf_7
T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_6/in_0

End 

Net : SIG_DDS.tmp_buf_14
T_15_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_4/in_0

End 

Net : dds0_mclk
T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_0
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_43
T_19_26_lc_trk_g3_3
T_19_26_wire_logic_cluster/lc_1/in_1

End 

Net : SIG_DDS.tmp_buf_1
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_2/in_0

End 

Net : adress_1
T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_14_adj_1436
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_3/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_vdc_10
T_14_11_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_4/out
T_15_11_sp4_h_l_8
T_18_11_sp4_v_t_36
T_18_15_sp4_v_t_44
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_6/in_0

End 

Net : cmd_rdadctmp_9
T_14_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_5/in_0

T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_0/in_3

End 

Net : read_buf_6
T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_2/in_0

T_9_18_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_4/in_1

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_12
T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_input_2_3
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_1_adj_1449
T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_7/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

End 

Net : read_buf_15
T_9_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g0_5
T_10_18_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_vdc_15
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_6/in_0

T_14_11_wire_logic_cluster/lc_6/out
T_14_5_sp12_v_t_23
T_15_17_sp12_h_l_0
T_23_17_lc_trk_g1_3
T_23_17_wire_logic_cluster/lc_5/in_1

End 

Net : read_buf_14
T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g0_1
T_9_18_wire_logic_cluster/lc_7/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g0_1
T_9_18_input_2_1
T_9_18_wire_logic_cluster/lc_1/in_2

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g0_1
T_9_18_input_2_5
T_9_18_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_5
T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : read_buf_2
T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_input_2_4
T_7_17_wire_logic_cluster/lc_4/in_2

End 

Net : adress_5
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_1/in_1

End 

Net : wdtick_cnt_2
T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g3_1
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_1/in_3

End 

Net : wdtick_cnt_1
T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_1/in_0

T_20_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_2/in_3

End 

Net : wdtick_cnt_0
T_20_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g1_0
T_20_11_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g1_0
T_20_11_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g1_0
T_20_11_input_2_1
T_20_11_wire_logic_cluster/lc_1/in_2

End 

Net : read_buf_5
T_9_17_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

End 

Net : read_buf_12
T_9_17_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : SIG_DDS.tmp_buf_6
T_15_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : read_buf_1
T_9_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

T_9_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_3
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_11_adj_1439
T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g3_5
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g3_5
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_10
T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_0
T_10_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_6/in_1

T_10_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_16_adj_1434
T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g2_4
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g2_4
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : buf_readRTD_9
T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_5/in_1

T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_20_adj_1430
T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g2_1
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_21_adj_1429
T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_vdc_7
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vdc_6
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_10_14_sp4_h_l_8
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_14
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_sp4_h_l_9
T_16_14_sp4_v_t_39
T_17_18_sp4_h_l_8
T_21_18_sp4_h_l_4
T_22_18_lc_trk_g2_4
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : comm_rx_buf_1
T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_13_17_sp4_h_l_2
T_17_17_sp4_h_l_2
T_18_17_lc_trk_g3_2
T_18_17_input_2_5
T_18_17_wire_logic_cluster/lc_5/in_2

T_16_14_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_45
T_14_17_sp4_h_l_1
T_17_17_sp4_v_t_43
T_17_18_lc_trk_g2_3
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

T_16_14_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_45
T_18_17_sp4_h_l_2
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_13_17_sp4_h_l_2
T_17_17_sp4_h_l_2
T_20_13_sp4_v_t_45
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_13_17_sp4_h_l_2
T_17_17_sp4_h_l_2
T_20_13_sp4_v_t_45
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_15_14_sp12_h_l_0
T_16_14_sp4_h_l_3
T_20_14_sp4_h_l_6
T_23_14_sp4_v_t_43
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_45
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_45
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_30
T_13_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g2_1
T_13_21_input_2_1
T_13_21_wire_logic_cluster/lc_1/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_30_adj_1420
T_11_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g0_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

T_11_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_3_adj_1447
T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g2_5
T_10_21_wire_logic_cluster/lc_0/in_1

T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g2_5
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_6
T_14_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_6_adj_1444
T_11_21_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g2_7
T_11_21_input_2_7
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : adress_2
T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : SIG_DDS.tmp_buf_0
T_16_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.cfg_tmp_6
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_6/in_1

End 

Net : RTD.cfg_tmp_2
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : SIG_DDS.tmp_buf_2
T_16_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.cfg_tmp_1
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.cfg_tmp_0
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : DDS_SCK
T_17_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g3_2
T_17_25_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_2/out
T_17_25_sp4_h_l_9
T_20_25_sp4_v_t_39
T_21_29_sp4_h_l_8
T_24_29_sp4_v_t_36
T_24_33_span4_horz_r_0
T_28_33_span4_horz_r_0
T_31_33_lc_trk_g0_4
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_MOSI
T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g1_6
T_18_25_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_6/out
T_18_19_sp12_v_t_23
T_19_31_sp12_h_l_0
T_30_31_sp12_v_t_23
T_30_33_lc_trk_g1_4
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : VDC_SCLK
T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_6/in_1

T_14_9_wire_logic_cluster/lc_6/out
T_13_9_sp4_h_l_4
T_9_9_sp4_h_l_7
T_5_9_sp4_h_l_10
T_0_9_span4_horz_1
T_0_9_span4_vert_t_12
T_0_12_lc_trk_g1_4
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_rx_buf_2
T_16_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_14_14_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

T_16_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_18_14_sp4_h_l_2
T_21_14_sp4_v_t_42
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_18_14_sp4_v_t_42
T_18_18_lc_trk_g0_7
T_18_18_input_2_7
T_18_18_wire_logic_cluster/lc_7/in_2

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_18_14_sp4_v_t_42
T_19_18_sp4_h_l_1
T_22_14_sp4_v_t_42
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_18_14_sp4_h_l_2
T_21_14_sp4_v_t_42
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_5/out
T_16_14_sp12_h_l_1
T_18_14_sp4_h_l_2
T_21_14_sp4_v_t_42
T_18_18_sp4_h_l_0
T_21_18_sp4_v_t_40
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_4/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_18_14_sp4_v_t_42
T_19_18_sp4_h_l_1
T_22_14_sp4_v_t_42
T_22_18_sp4_v_t_38
T_22_20_lc_trk_g2_3
T_22_20_wire_logic_cluster/lc_6/in_1

End 

Net : comm_rx_buf_5
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_46
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_1
T_20_13_sp4_v_t_36
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_22_14_sp12_v_t_23
T_22_14_sp4_v_t_45
T_22_15_lc_trk_g3_5
T_22_15_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_22_14_sp12_v_t_23
T_22_14_sp4_v_t_45
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_22_14_sp12_v_t_23
T_22_20_sp4_v_t_39
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_22_14_sp12_v_t_23
T_22_16_sp4_v_t_43
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_22_14_sp12_v_t_23
T_22_16_sp4_v_t_43
T_23_20_sp4_h_l_0
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_0/in_0

End 

Net : comm_rx_buf_6
T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_38
T_17_16_lc_trk_g0_3
T_17_16_input_2_7
T_17_16_wire_logic_cluster/lc_7/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_2
T_20_14_sp4_v_t_39
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_38
T_19_18_sp4_h_l_3
T_22_14_sp4_v_t_44
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_38
T_19_18_sp4_h_l_3
T_22_14_sp4_v_t_44
T_21_16_lc_trk_g2_1
T_21_16_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_38
T_18_18_sp4_v_t_46
T_17_20_lc_trk_g2_3
T_17_20_input_2_1
T_17_20_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_2
T_20_14_sp4_v_t_39
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_38
T_19_18_sp4_h_l_3
T_22_14_sp4_v_t_44
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : comm_rx_buf_3
T_16_14_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_41
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp4_h_l_8
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_40
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_37
T_17_19_lc_trk_g3_0
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp12_h_l_0
T_24_14_sp4_h_l_9
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp12_h_l_0
T_22_14_sp4_h_l_7
T_21_14_sp4_v_t_36
T_21_16_lc_trk_g3_1
T_21_16_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp12_h_l_0
T_22_14_sp4_h_l_7
T_21_14_sp4_v_t_36
T_21_18_sp4_v_t_36
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp12_h_l_0
T_24_14_sp4_h_l_9
T_23_14_sp4_v_t_38
T_23_18_lc_trk_g0_3
T_23_18_wire_logic_cluster/lc_4/in_1

End 

Net : comm_rx_buf_4
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_42
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_5_sp12_v_t_22
T_16_12_sp4_v_t_38
T_13_16_sp4_h_l_3
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_39
T_17_17_lc_trk_g1_2
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_3/out
T_16_5_sp12_v_t_22
T_16_12_sp4_v_t_38
T_17_12_sp4_h_l_3
T_20_12_sp4_v_t_38
T_20_16_lc_trk_g1_3
T_20_16_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_46
T_17_15_sp4_h_l_11
T_21_15_sp4_h_l_7
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_16_5_sp12_v_t_22
T_16_12_sp4_v_t_38
T_17_12_sp4_h_l_3
T_20_12_sp4_v_t_38
T_21_16_sp4_h_l_3
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_5_sp12_v_t_22
T_16_12_sp4_v_t_38
T_17_12_sp4_h_l_3
T_20_12_sp4_v_t_38
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_46
T_17_15_sp4_h_l_11
T_21_15_sp4_h_l_7
T_20_15_sp4_v_t_42
T_21_19_sp4_h_l_7
T_22_19_lc_trk_g3_7
T_22_19_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vdc_17
T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g2_1
T_13_15_input_2_1
T_13_15_wire_logic_cluster/lc_1/in_2

T_13_15_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vdc_13
T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_input_2_3
T_13_14_wire_logic_cluster/lc_3/in_2

T_13_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_6
T_13_14_sp4_v_t_37
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vdc_16
T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g2_0
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp12_v_t_23
T_13_15_sp4_v_t_37
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata_vdc_4
T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

T_13_13_wire_logic_cluster/lc_4/out
T_11_13_sp4_h_l_5
T_10_13_lc_trk_g1_5
T_10_13_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata_vdc_5
T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_11_9_sp4_v_t_37
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vdc_1
T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g0_0
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_0
T_17_12_sp4_v_t_37
T_17_13_lc_trk_g2_5
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_8
T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_12_11_sp4_h_l_2
T_11_11_sp4_v_t_45
T_11_15_sp4_v_t_46
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_4/in_0

End 

Net : adress_4
T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vdc_9
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

T_13_14_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_42
T_15_12_sp4_h_l_0
T_18_12_sp4_v_t_40
T_18_16_sp4_v_t_40
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vdc_18
T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g2_7
T_13_15_input_2_7
T_13_15_wire_logic_cluster/lc_7/in_2

T_13_15_wire_logic_cluster/lc_7/out
T_13_15_sp4_h_l_3
T_14_15_lc_trk_g2_3
T_14_15_wire_logic_cluster/lc_7/in_0

End 

Net : buf_readRTD_0
T_9_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g0_1
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_9_17_wire_logic_cluster/lc_1/out
T_9_14_sp12_v_t_22
T_10_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_19_lc_trk_g3_6
T_21_19_input_2_1
T_21_19_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_12
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g0_5
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

T_13_14_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_0/in_3

End 

Net : SIG_DDS.tmp_buf_11
T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g2_1
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : SIG_DDS.tmp_buf_10
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g1_0
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

End 

Net : tmp_buf_15_adj_1455
T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g3_5
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

T_14_18_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : buf_readRTD_1
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_2/out
T_10_17_sp4_h_l_4
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_0
T_19_17_lc_trk_g2_0
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_10
T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

T_10_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_47
T_10_16_sp4_v_t_43
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadctmp_28_adj_1422
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_1
T_10_24_wire_logic_cluster/lc_6/out
T_10_24_lc_trk_g2_6
T_10_24_input_2_6
T_10_24_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_7/in_3

End 

Net : VAC_SCLK
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g2_5
T_11_21_input_2_5
T_11_21_wire_logic_cluster/lc_5/in_2

T_11_21_wire_logic_cluster/lc_5/out
T_9_21_sp4_h_l_7
T_5_21_sp4_h_l_10
T_0_21_span4_horz_1
T_0_21_span4_vert_t_12
T_0_22_lc_trk_g1_4
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_adcdata_vdc_22
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_input_2_1
T_14_11_wire_logic_cluster/lc_1/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_21_11_sp4_v_t_37
T_21_15_sp4_v_t_37
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadctmp_4_adj_1446
T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g0_0
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g0_0
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_vdc_23
T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g0_2
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_3/in_0

End 

Net : buf_readRTD_11
T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

T_10_18_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_46
T_11_17_sp4_h_l_4
T_13_17_lc_trk_g2_1
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vdc_19
T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_input_2_6
T_13_15_wire_logic_cluster/lc_6/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_13_18_sp4_v_t_37
T_13_20_lc_trk_g2_0
T_13_20_input_2_6
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_9
T_15_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g2_6
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_12
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g0_6
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_9_17_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_41
T_9_19_sp4_v_t_42
T_10_19_sp4_h_l_7
T_12_19_lc_trk_g2_2
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : buf_readRTD_13
T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g0_0
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g2_0
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

End 

Net : buf_readRTD_14
T_9_18_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g2_7
T_9_18_input_2_7
T_9_18_wire_logic_cluster/lc_7/in_2

T_9_18_wire_logic_cluster/lc_7/out
T_7_18_sp12_h_l_1
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_2/in_0

End 

Net : SIG_DDS.tmp_buf_5
T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g3_2
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata_vdc_3
T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_12_13_sp4_h_l_6
T_15_13_sp4_v_t_43
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_0/in_0

End 

Net : SIG_DDS.tmp_buf_4
T_16_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_input_2_2
T_15_21_wire_logic_cluster/lc_2/in_2

End 

Net : buf_readRTD_15
T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g0_1
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_10_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_7
T_14_18_sp4_h_l_10
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_4/in_0

End 

Net : buf_adcdata_vdc_2
T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g0_1
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_43
T_15_13_sp4_h_l_6
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_20
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_13_8_sp12_v_t_22
T_13_19_lc_trk_g2_2
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_vdc_0
T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_input_2_3
T_14_11_wire_logic_cluster/lc_3/in_2

T_14_11_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_38
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_0/in_0

End 

Net : buf_readRTD_2
T_6_17_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g0_3
T_6_17_input_2_3
T_6_17_wire_logic_cluster/lc_3/in_2

T_6_17_wire_logic_cluster/lc_3/out
T_6_8_sp12_v_t_22
T_7_20_sp12_h_l_1
T_19_20_sp12_h_l_1
T_22_20_lc_trk_g0_1
T_22_20_input_2_1
T_22_20_wire_logic_cluster/lc_1/in_2

End 

Net : CLK_DDS.tmp_buf_10
T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g1_0
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_12
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : buf_readRTD_3
T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g0_2
T_7_17_input_2_2
T_7_17_wire_logic_cluster/lc_2/in_2

T_7_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_4
T_12_17_sp4_h_l_7
T_16_17_sp4_h_l_3
T_20_17_sp4_h_l_3
T_23_17_sp4_v_t_38
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_0/in_0

End 

Net : buf_readRTD_4
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_12_14_sp4_v_t_43
T_12_18_sp4_v_t_43
T_12_19_lc_trk_g3_3
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

End 

Net : DDS_SCK1
T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g0_5
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_14_15_wire_logic_cluster/lc_5/out
T_14_8_sp12_v_t_22
T_14_0_span12_vert_14
T_14_0_span4_vert_31
T_10_0_span4_horz_r_1
T_6_0_span4_horz_r_1
T_8_0_lc_trk_g1_1
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_adcdata_vdc_11
T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_16_15_sp4_h_l_4
T_20_15_sp4_h_l_7
T_23_15_sp4_v_t_37
T_23_18_lc_trk_g1_5
T_23_18_wire_logic_cluster/lc_5/in_1

End 

Net : CLK_DDS.tmp_buf_9
T_15_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

End 

Net : CLK_DDS.tmp_buf_7
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_5
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g3_5
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : CLK_DDS.tmp_buf_4
T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_3
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_2
T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g1_2
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.tmp_buf_14
T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g3_0
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_12
T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g1_2
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.tmp_buf_11
T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : buf_readRTD_5
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_10
T_21_18_sp4_h_l_1
T_24_18_sp4_v_t_43
T_23_20_lc_trk_g0_6
T_23_20_input_2_2
T_23_20_wire_logic_cluster/lc_2/in_2

End 

Net : CLK_DDS.tmp_buf_1
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : buf_readRTD_6
T_9_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g0_4
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_11_15_sp4_h_l_1
T_15_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_22_15_sp4_v_t_42
T_22_18_lc_trk_g1_2
T_22_18_wire_logic_cluster/lc_6/in_3

End 

Net : buf_readRTD_7
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g2_3
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_9_14_wire_logic_cluster/lc_3/out
T_9_5_sp12_v_t_22
T_10_17_sp12_h_l_1
T_22_17_sp12_h_l_1
T_23_17_lc_trk_g0_5
T_23_17_wire_logic_cluster/lc_6/in_3

End 

Net : buf_readRTD_8
T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_18_adj_1432
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_13
T_10_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g3_6
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

T_10_13_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g0_6
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_vdc_21
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_13_15_sp4_v_t_39
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_31_adj_1419
T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g0_5
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : SIG_DDS.tmp_buf_3
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : SIG_DDS.tmp_buf_13
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.cfg_tmp_5
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_5/in_3

End 

Net : RTD.cfg_tmp_4
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.cfg_tmp_3
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : IAC_SCLK
T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_sp12_h_l_1
T_11_22_sp12_v_t_22
T_11_25_sp4_v_t_42
T_11_29_sp4_v_t_42
T_7_33_span4_horz_r_1
T_7_33_lc_trk_g1_1
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK_DDS.tmp_buf_13
T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_0/in_3

End 

Net : CLK_DDS.tmp_buf_0
T_14_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : DDS_MOSI1
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_36
T_13_8_sp4_v_t_41
T_13_4_sp4_v_t_41
T_13_0_span4_vert_37
T_9_0_span4_horz_r_2
T_11_0_lc_trk_g1_2
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_DDS.tmp_buf_6
T_15_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : CLK_DDS.tmp_buf_8
T_14_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : comm_spi.n14592
T_21_10_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_0/in_1

T_21_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g2_0
T_20_10_wire_logic_cluster/lc_2/in_0

End 

Net : AC_ADC_SYNC
T_10_25_wire_logic_cluster/lc_7/out
T_9_25_sp4_h_l_6
T_8_25_sp4_v_t_37
T_5_29_sp4_h_l_5
T_4_29_sp4_v_t_46
T_4_33_lc_trk_g0_3
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : VDC_SDO
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_11_lc_trk_g2_3
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_17_10_lc_trk_g3_5
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_16_9_lc_trk_g3_0
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_13_16_sp12_h_l_0
T_16_16_sp4_h_l_5
T_19_12_sp4_v_t_40
T_19_8_sp4_v_t_36
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_3/in_3

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_8_sp4_v_t_40
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_5/in_3

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_13_16_sp12_h_l_0
T_16_16_sp4_h_l_5
T_19_12_sp4_v_t_40
T_19_8_sp4_v_t_45
T_18_9_lc_trk_g3_5
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_13_16_sp12_h_l_0
T_16_16_sp4_h_l_5
T_19_12_sp4_v_t_40
T_20_12_sp4_h_l_10
T_23_8_sp4_v_t_41
T_23_11_lc_trk_g0_1
T_23_11_wire_logic_cluster/lc_6/in_1

End 

Net : VDC_CLK
T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_20_8_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_17_9_sp4_v_t_41
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_9_sp4_v_t_37
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_18_9_sp4_h_l_1
T_17_9_lc_trk_g1_1
T_17_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_15_7_sp4_v_t_36
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_15_7_sp4_v_t_36
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_15_7_sp4_v_t_36
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_15_7_sp4_v_t_36
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_18_9_sp4_h_l_1
T_17_5_sp4_v_t_36
T_16_9_lc_trk_g1_1
T_16_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_0
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_15_7_sp4_v_t_36
T_14_9_lc_trk_g1_1
T_14_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_11_sp12_v_t_23
T_13_11_sp12_h_l_0
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_41
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_41
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_25_13_sp4_h_l_4
T_21_13_sp4_h_l_4
T_17_13_sp4_h_l_0
T_13_13_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_40
T_12_5_sp4_v_t_40
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_3/clk

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_36
T_21_12_sp4_h_l_1
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_1
T_9_12_sp4_h_l_1
T_5_12_sp4_h_l_1
T_0_12_span4_horz_4
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : VAC_MISO
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_38
T_9_19_lc_trk_g0_6
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

End 

Net : VAC_DRDY
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_6/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_2/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_23_lc_trk_g0_4
T_11_23_wire_logic_cluster/lc_5/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_12_20_sp12_v_t_23
T_12_22_lc_trk_g3_4
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

End 

Net : THERMOSTAT
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_8
T_12_5_sp12_v_t_23
T_13_17_sp12_h_l_0
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_0/in_3

End 

Net : TEST_LED
T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_37
T_16_12_sp4_h_l_5
T_19_8_sp4_v_t_40
T_19_11_lc_trk_g0_0
T_19_11_wire_logic_cluster/lc_3/clk

T_11_16_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_44
T_13_14_sp4_h_l_2
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_3/clk

T_11_16_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_44
T_13_14_sp4_h_l_2
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_3/clk

T_11_16_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_44
T_13_14_sp4_h_l_2
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_3/clk

T_11_16_wire_logic_cluster/lc_0/out
T_11_4_sp12_v_t_23
T_0_4_span12_horz_3
T_5_4_sp4_h_l_7
T_4_0_span4_vert_37
T_4_0_lc_trk_g0_5
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_SDO
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_0_16_span12_horz_8
T_7_16_lc_trk_g1_7
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

End 

Net : RTD_SDI
T_6_14_wire_logic_cluster/lc_1/out
T_2_14_sp12_h_l_1
T_1_2_sp12_v_t_22
T_1_5_sp4_v_t_42
T_0_5_span4_horz_42
T_0_5_lc_trk_g1_2
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_SCLK
T_6_11_wire_logic_cluster/lc_3/out
T_4_11_sp4_h_l_3
T_0_11_span4_horz_19
T_0_7_span4_vert_t_15
T_0_3_span4_vert_t_15
T_0_5_lc_trk_g1_3
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : RTD_DRDY
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_4_6_sp4_h_l_5
T_7_6_sp4_v_t_47
T_7_10_sp4_v_t_47
T_7_12_lc_trk_g2_2
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_42
T_9_10_sp4_v_t_42
T_9_13_lc_trk_g0_2
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_42
T_9_10_sp4_v_t_42
T_9_14_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_1/in_0

End 

Net : RTD_CS
T_9_11_wire_logic_cluster/lc_1/out
T_5_11_sp12_h_l_1
T_4_0_span12_vert_21
T_4_4_sp4_v_t_40
T_0_4_span4_horz_5
T_0_4_lc_trk_g0_5
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : flagcntwd
T_20_13_wire_logic_cluster/lc_4/out
T_21_13_sp12_h_l_0
T_20_1_sp12_v_t_23
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_4/out
T_21_13_sp12_h_l_0
T_20_1_sp12_v_t_23
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_4/out
T_21_13_sp12_h_l_0
T_20_1_sp12_v_t_23
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_4/out
T_21_13_sp4_h_l_8
T_17_13_sp4_h_l_11
T_20_9_sp4_v_t_40
T_19_11_lc_trk_g1_5
T_19_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_tx_buf_6
T_22_14_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_23_15_sp4_v_t_44
T_20_19_sp4_h_l_2
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : comm_tx_buf_5
T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_7/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp12_v_t_22
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp12_v_t_22
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_7/in_1

End 

Net : comm_tx_buf_4
T_20_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g1_4
T_20_14_wire_logic_cluster/lc_6/in_3

T_20_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g1_4
T_20_14_wire_logic_cluster/lc_7/in_0

T_20_14_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_40
T_20_17_sp4_v_t_45
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : comm_tx_buf_3
T_17_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_36
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_36
T_15_17_sp4_h_l_6
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_36
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_7/in_3

End 

Net : comm_tx_buf_2
T_20_15_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_37
T_20_9_sp4_v_t_37
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_37
T_20_9_sp4_v_t_37
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_37
T_20_9_sp4_v_t_37
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_7/in_0

End 

Net : comm_tx_buf_1
T_20_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_39
T_21_8_sp4_v_t_40
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_39
T_21_8_sp4_v_t_40
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_39
T_21_8_sp4_v_t_40
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_4/in_0

End 

Net : comm_tx_buf_0
T_21_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_47
T_21_8_sp4_v_t_43
T_20_10_lc_trk_g0_6
T_20_10_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_39
T_18_10_sp4_h_l_2
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_4/in_0

End 

Net : comm_spi.data_tx_7__N_767
T_22_13_wire_logic_cluster/lc_6/out
T_23_12_sp4_v_t_45
T_20_12_sp4_h_l_8
T_22_12_lc_trk_g3_5
T_22_12_wire_logic_cluster/lc_5/s_r

End 

Net : ICE_SYSCLK
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_horz_r_0
T_8_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : ICE_SPI_SCLK
T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_16_1_sp4_h_l_1
T_15_1_sp4_v_t_36
T_15_5_sp4_v_t_41
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_2/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_16_1_sp4_h_l_1
T_15_1_sp4_v_t_36
T_15_5_sp4_v_t_41
T_15_9_sp4_v_t_37
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_16_1_sp4_h_l_1
T_15_1_sp4_v_t_36
T_15_5_sp4_v_t_41
T_15_9_sp4_v_t_37
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_16_1_sp4_h_l_1
T_15_1_sp4_v_t_36
T_15_5_sp4_v_t_41
T_15_9_sp4_v_t_37
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_6/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_16_1_sp4_h_l_1
T_15_1_sp4_v_t_36
T_15_5_sp4_v_t_41
T_15_9_sp4_v_t_37
T_14_12_lc_trk_g2_5
T_14_12_input_2_3
T_14_12_wire_logic_cluster/lc_3/in_2

End 

Net : ICE_SPI_MOSI
T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_10_lc_trk_g2_7
T_22_10_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_23_13_sp12_h_l_0
T_24_13_lc_trk_g0_4
T_24_13_wire_logic_cluster/lc_4/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_7_sp4_v_t_39
T_22_11_sp4_v_t_47
T_23_15_sp4_h_l_4
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_23_13_sp12_h_l_0
T_30_13_sp4_h_l_9
T_26_13_sp4_h_l_9
T_25_13_sp4_v_t_38
T_24_16_lc_trk_g2_6
T_24_16_wire_logic_cluster/lc_3/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_9_sp4_v_t_37
T_19_13_sp4_h_l_5
T_15_13_sp4_h_l_1
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_7/in_1

End 

Net : ICE_SPI_MISO
T_18_9_wire_logic_cluster/lc_0/out
T_18_5_sp12_v_t_23
T_19_5_sp12_h_l_0
T_26_5_sp4_h_l_9
T_30_5_sp4_h_l_0
T_33_1_span4_vert_t_14
T_33_2_lc_trk_g0_6
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : ICE_SPI_CE0
T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_45
T_23_15_lc_trk_g2_5
T_23_15_input_2_1
T_23_15_wire_logic_cluster/lc_1/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_19_12_sp4_h_l_7
T_20_12_lc_trk_g3_7
T_20_12_wire_logic_cluster/lc_2/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_23_16_lc_trk_g0_0
T_23_16_input_2_0
T_23_16_wire_logic_cluster/lc_0/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_10_sp4_v_t_37
T_22_14_sp4_v_t_37
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_5/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_lc_trk_g0_3
T_19_14_wire_logic_cluster/lc_7/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_lc_trk_g0_3
T_19_14_wire_logic_cluster/lc_4/in_3

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_lc_trk_g0_3
T_19_14_input_2_5
T_19_14_wire_logic_cluster/lc_5/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_lc_trk_g0_3
T_19_14_input_2_3
T_19_14_wire_logic_cluster/lc_3/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_19_2_sp12_h_l_0
T_18_2_sp12_v_t_23
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_1/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_19_2_sp12_h_l_0
T_18_2_sp12_v_t_23
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_0/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_15_lc_trk_g3_6
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_3/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_6/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_19_2_sp12_h_l_0
T_18_2_sp12_v_t_23
T_18_14_sp12_v_t_23
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_2/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_19_2_sp12_h_l_0
T_18_2_sp12_v_t_23
T_18_14_sp12_v_t_23
T_18_15_lc_trk_g2_7
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_19_2_sp12_h_l_0
T_18_2_sp12_v_t_23
T_18_14_sp12_v_t_23
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_3/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_40
T_19_16_sp4_h_l_5
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_5/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_19_12_sp4_h_l_7
T_18_12_sp4_v_t_36
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_0/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_19_12_sp4_h_l_7
T_18_12_sp4_v_t_36
T_18_16_sp4_v_t_41
T_15_20_sp4_h_l_9
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : ICE_GPMO_2
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_13_0_span4_vert_43
T_9_0_span4_horz_r_3
T_12_0_lc_trk_g0_7
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_GPMI_0
T_18_19_wire_logic_cluster/lc_0/out
T_18_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_30_3_sp12_v_t_23
T_30_5_sp4_v_t_43
T_31_5_sp4_h_l_11
T_33_5_lc_trk_g1_3
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : IAC_MISO
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_33_span4_horz_r_0
T_10_31_sp4_v_t_36
T_10_27_sp4_v_t_44
T_10_23_sp4_v_t_37
T_10_24_lc_trk_g2_5
T_10_24_wire_logic_cluster/lc_4/in_1

End 

Net : IAC_DRDY
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_7_25_sp4_h_l_3
T_10_21_sp4_v_t_44
T_10_24_lc_trk_g0_4
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_7_25_sp4_h_l_3
T_10_21_sp4_v_t_44
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_3/in_1

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_12_25_lc_trk_g0_7
T_12_25_input_2_1
T_12_25_wire_logic_cluster/lc_1/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_15_25_sp4_h_l_11
T_14_21_sp4_v_t_41
T_13_24_lc_trk_g3_1
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_7_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_14_21_sp4_v_t_43
T_13_23_lc_trk_g0_6
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

End 

Net : comm_spi.n22884_cascade_
T_20_10_wire_logic_cluster/lc_1/ltout
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : IAC_CLK
T_12_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_9
T_11_20_sp4_v_t_38
T_8_24_sp4_h_l_3
T_4_24_sp4_h_l_6
T_0_24_span4_horz_19
T_0_24_span4_vert_t_15
T_0_25_lc_trk_g0_7
T_0_25_wire_io_cluster/io_1/D_OUT_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_18_sp12_v_t_23
T_12_26_sp4_v_t_37
T_12_30_sp4_v_t_37
T_8_33_span4_horz_r_2
T_8_33_lc_trk_g0_2
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : EIS_SYNCCLK
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_4_23_sp12_h_l_0
T_13_23_sp4_h_l_11
T_12_19_sp4_v_t_41
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_2/in_3

End 

Net : comm_spi.data_tx_7__N_769
T_20_14_wire_logic_cluster/lc_7/out
T_18_14_sp12_h_l_1
T_22_14_sp4_h_l_4
T_21_10_sp4_v_t_41
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_770
T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_42
T_17_18_sp4_h_l_1
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_5/s_r

End 

Net : DDS_MCLK1
T_9_7_wire_logic_cluster/lc_5/out
T_7_7_sp4_h_l_7
T_6_3_sp4_v_t_42
T_6_0_span4_vert_27
T_6_0_lc_trk_g0_3
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_MCLK
T_19_26_wire_logic_cluster/lc_1/out
T_19_26_sp4_h_l_7
T_22_26_sp4_v_t_37
T_23_30_sp4_h_l_6
T_27_30_sp4_h_l_2
T_30_30_sp4_v_t_42
T_30_33_lc_trk_g0_2
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_CS1
T_10_9_wire_logic_cluster/lc_3/out
T_10_8_sp4_v_t_38
T_10_4_sp4_v_t_43
T_10_0_span4_vert_43
T_6_0_span4_horz_r_3
T_7_0_lc_trk_g0_7
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_CS
T_18_26_wire_logic_cluster/lc_1/out
T_14_26_sp12_h_l_1
T_24_26_sp4_h_l_10
T_27_26_sp4_v_t_38
T_28_30_sp4_h_l_9
T_31_30_sp4_v_t_39
T_31_33_lc_trk_g0_7
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONT_SD
T_21_26_wire_logic_cluster/lc_6/out
T_22_25_sp4_v_t_45
T_23_29_sp4_h_l_8
T_26_29_sp4_v_t_45
T_26_33_lc_trk_g0_0
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_22_9_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_0/in_0

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_lc_trk_g0_4
T_25_9_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_14_9_sp12_h_l_1
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_0/in_0

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_input_2_1
T_23_13_wire_logic_cluster/lc_1/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_wire_logic_cluster/lc_2/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_input_2_3
T_23_13_wire_logic_cluster/lc_3/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_wire_logic_cluster/lc_4/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_input_2_5
T_23_13_wire_logic_cluster/lc_5/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_wire_logic_cluster/lc_6/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_lc_trk_g1_0
T_23_13_input_2_7
T_23_13_wire_logic_cluster/lc_7/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_11_lc_trk_g2_4
T_25_11_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_5_sp4_v_t_41
T_25_7_lc_trk_g2_4
T_25_7_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_input_2_2
T_23_14_wire_logic_cluster/lc_2/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_3/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_input_2_4
T_23_14_wire_logic_cluster/lc_4/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_5/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_input_2_6
T_23_14_wire_logic_cluster/lc_6/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_7/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_input_2_0
T_23_14_wire_logic_cluster/lc_0/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_1/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_lc_trk_g0_4
T_25_13_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_input_2_1
T_26_13_wire_logic_cluster/lc_1/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_wire_logic_cluster/lc_2/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_input_2_3
T_26_13_wire_logic_cluster/lc_3/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_wire_logic_cluster/lc_4/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_input_2_5
T_26_13_wire_logic_cluster/lc_5/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_wire_logic_cluster/lc_6/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_24_13_sp4_h_l_2
T_26_13_lc_trk_g2_7
T_26_13_input_2_7
T_26_13_wire_logic_cluster/lc_7/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_input_2_2
T_26_14_wire_logic_cluster/lc_2/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_wire_logic_cluster/lc_3/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_input_2_4
T_26_14_wire_logic_cluster/lc_4/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_wire_logic_cluster/lc_5/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_input_2_6
T_26_14_wire_logic_cluster/lc_6/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_wire_logic_cluster/lc_7/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_input_2_0
T_26_14_wire_logic_cluster/lc_0/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_14_sp12_h_l_1
T_26_14_lc_trk_g1_1
T_26_14_wire_logic_cluster/lc_1/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_15_lc_trk_g2_4
T_25_15_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_lc_trk_g0_4
T_25_17_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_25_19_lc_trk_g2_4
T_25_19_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_22_1_sp4_v_t_46
T_22_0_span4_vert_7
T_18_0_span4_horz_r_1
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_25_21_lc_trk_g0_4
T_25_21_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_14_9_sp12_h_l_1
T_2_9_sp12_h_l_1
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_41
T_8_11_lc_trk_g0_4
T_8_11_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_25_21_sp4_v_t_41
T_25_23_lc_trk_g2_4
T_25_23_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_14_9_sp12_h_l_1
T_2_9_sp12_h_l_1
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_9
T_8_13_lc_trk_g2_4
T_8_13_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_24_9_sp4_h_l_2
T_23_9_sp4_v_t_45
T_23_13_sp4_v_t_46
T_23_17_sp4_v_t_39
T_23_21_sp4_v_t_40
T_24_25_sp4_h_l_5
T_25_25_lc_trk_g3_5
T_25_25_wire_bram/ram/RE

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_1/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_input_2_2
T_16_24_wire_logic_cluster/lc_2/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_3/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_input_2_4
T_16_24_wire_logic_cluster/lc_4/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_5/in_1

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_input_2_6
T_16_24_wire_logic_cluster/lc_6/in_2

T_22_9_wire_logic_cluster/lc_5/out
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_25_9_sp4_v_t_41
T_25_13_sp4_v_t_41
T_25_17_sp4_v_t_41
T_22_21_sp4_h_l_4
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.data_tx_7__N_771
T_20_10_wire_logic_cluster/lc_6/out
T_20_10_sp4_h_l_1
T_19_10_sp4_v_t_36
T_19_14_sp4_v_t_44
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_772
T_20_10_wire_logic_cluster/lc_0/out
T_21_6_sp4_v_t_36
T_18_10_sp4_h_l_1
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_773
T_21_14_wire_logic_cluster/lc_7/out
T_21_14_sp4_h_l_3
T_20_10_sp4_v_t_45
T_21_10_sp4_h_l_1
T_21_10_lc_trk_g0_4
T_21_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_777
T_21_13_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_39
T_19_12_sp4_h_l_8
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_780
T_21_13_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_39
T_21_7_sp4_v_t_40
T_21_11_lc_trk_g1_5
T_21_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_783
T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_786
T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_18_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_789
T_20_10_wire_logic_cluster/lc_5/out
T_20_10_sp12_h_l_1
T_19_0_span12_vert_18
T_19_8_lc_trk_g3_5
T_19_8_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_792
T_20_10_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_39
T_18_9_sp4_h_l_8
T_20_9_lc_trk_g3_5
T_20_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_795
T_18_10_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g2_4
T_19_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.iclk
T_14_12_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_40
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_18_8_sp4_v_t_45
T_17_12_lc_trk_g2_0
T_17_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_18_8_sp4_v_t_45
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_19_12_sp4_h_l_4
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_19_12_sp4_h_l_4
T_22_12_sp4_v_t_44
T_19_12_sp4_h_l_9
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_20_14_sp4_h_l_0
T_19_10_sp4_v_t_40
T_19_13_lc_trk_g0_0
T_19_13_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_19_12_sp4_h_l_4
T_21_12_lc_trk_g3_1
T_21_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp12_h_l_0
T_22_12_lc_trk_g0_0
T_22_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_18_sp4_h_l_4
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_20_14_sp4_h_l_0
T_19_10_sp4_v_t_40
T_19_6_sp4_v_t_40
T_19_9_lc_trk_g0_0
T_19_9_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_20_14_sp4_h_l_0
T_19_10_sp4_v_t_40
T_20_10_sp4_h_l_5
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_19_12_sp4_h_l_4
T_22_8_sp4_v_t_41
T_21_11_lc_trk_g3_1
T_21_11_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp12_h_l_0
T_22_12_sp4_h_l_9
T_23_12_lc_trk_g3_1
T_23_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_20_14_sp4_h_l_0
T_19_10_sp4_v_t_40
T_19_6_sp4_v_t_36
T_19_8_lc_trk_g3_1
T_19_8_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp12_h_l_0
T_14_12_sp4_h_l_1
T_18_12_sp4_h_l_4
T_21_8_sp4_v_t_41
T_20_9_lc_trk_g3_1
T_20_9_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp12_h_l_0
T_22_12_sp4_h_l_9
T_21_8_sp4_v_t_44
T_21_10_lc_trk_g3_1
T_21_10_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_8
T_19_12_sp4_h_l_4
T_22_8_sp4_v_t_41
T_22_11_lc_trk_g1_1
T_22_11_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_12_sp12_h_l_0
T_14_12_sp4_h_l_1
T_18_12_sp4_h_l_4
T_22_12_sp4_h_l_4
T_24_12_lc_trk_g3_1
T_24_12_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_36
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_20_14_sp4_h_l_0
T_19_14_sp4_v_t_37
T_19_18_lc_trk_g0_0
T_19_18_wire_logic_cluster/lc_3/clk

T_14_12_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_40
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_5
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_3/clk

End 

Net : comm_spi.DOUT_7__N_747
T_24_13_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_24_12_lc_trk_g3_5
T_24_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.imosi_cascade_
T_24_13_wire_logic_cluster/lc_5/ltout
T_24_13_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_15_4_0_
Net : comm_spi.n22884
T_20_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g2_1
T_20_10_wire_logic_cluster/lc_1/in_0

T_20_10_wire_logic_cluster/lc_1/out
T_20_9_lc_trk_g1_1
T_20_9_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22881
T_20_10_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g1_4
T_20_10_wire_logic_cluster/lc_4/in_3

T_20_10_wire_logic_cluster/lc_4/out
T_20_6_sp4_v_t_45
T_19_8_lc_trk_g2_0
T_19_8_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_4/out
T_21_10_sp12_h_l_0
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n22878
T_20_10_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g1_7
T_20_10_wire_logic_cluster/lc_7/in_1

T_20_10_wire_logic_cluster/lc_7/out
T_20_10_sp4_h_l_3
T_19_10_sp4_v_t_38
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_7/out
T_20_10_sp4_h_l_3
T_19_10_sp4_v_t_38
T_19_14_sp4_v_t_43
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22875
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_42
T_19_11_sp4_v_t_38
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_7/out
T_18_17_sp4_h_l_3
T_21_13_sp4_v_t_44
T_21_9_sp4_v_t_44
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n22872
T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_1/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_8_sp12_v_t_22
T_19_11_sp4_v_t_42
T_20_11_sp4_h_l_7
T_21_11_lc_trk_g2_7
T_21_11_wire_logic_cluster/lc_0/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_8_sp12_v_t_22
T_19_11_sp4_v_t_42
T_20_11_sp4_h_l_7
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22869
T_21_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g0_7
T_21_12_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g3_7
T_22_12_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22860_cascade_
T_14_12_wire_logic_cluster/lc_3/ltout
T_14_12_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n22860
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : comm_spi.n22857
T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_46
T_19_12_sp4_v_t_42
T_16_12_sp4_h_l_7
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_0/in_0

T_19_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_46
T_19_12_sp4_v_t_42
T_16_12_sp4_h_l_7
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_15_14_0_
Net : bfn_14_18_0_
Net : bfn_9_16_0_
Net : clk_16MHz
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_7_glb2local_0
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_5/in_3

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_26_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_26_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_26_glb2local_1
T_19_26_lc_trk_g0_5
T_19_26_wire_logic_cluster/lc_1/in_0

End 

Net : clk_32MHz
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

End 

Net : bfn_8_3_0_
Net : bfn_8_17_0_
Net : clk_RTD
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_9
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_8_10_sp4_v_t_46
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_8_10_sp4_v_t_46
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_8_10_sp4_v_t_46
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_8_10_sp4_v_t_46
T_5_14_sp4_h_l_4
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_8_10_sp4_v_t_46
T_5_14_sp4_h_l_4
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_8_10_sp4_v_t_46
T_5_14_sp4_h_l_4
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_9
T_5_14_sp4_h_l_0
T_6_14_lc_trk_g2_0
T_6_14_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_10_11_sp4_h_l_1
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_sp4_v_t_36
T_13_18_sp4_h_l_1
T_12_18_sp4_v_t_36
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_sp4_v_t_36
T_13_18_sp4_h_l_1
T_9_18_sp4_h_l_1
T_8_14_sp4_v_t_36
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_sp4_v_t_36
T_13_18_sp4_h_l_1
T_9_18_sp4_h_l_1
T_8_14_sp4_v_t_36
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_10_11_sp12_v_t_23
T_10_15_sp4_v_t_41
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_7_15_sp4_v_t_37
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_7_15_sp4_v_t_37
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_7_15_sp4_v_t_37
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_3/clk

T_16_11_wire_logic_cluster/lc_2/out
T_11_11_sp12_h_l_0
T_12_11_sp4_h_l_3
T_8_11_sp4_h_l_6
T_7_11_sp4_v_t_37
T_7_15_sp4_v_t_37
T_6_17_lc_trk_g0_0
T_6_17_wire_logic_cluster/lc_3/clk

End 

Net : bfn_22_7_0_
Net : bfn_19_7_0_
Net : bfn_12_4_0_
Net : bfn_11_9_0_
Net : bfn_11_5_0_
Net : comm_spi.n14611
T_16_12_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_0/in_1

T_16_12_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_40
T_15_10_lc_trk_g3_0
T_15_10_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14610
T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_8_sp4_v_t_43
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14605
T_15_10_wire_logic_cluster/lc_0/out
T_15_10_sp4_h_l_5
T_18_6_sp4_v_t_40
T_18_9_lc_trk_g0_0
T_18_9_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14604
T_16_13_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_37
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_0/in_1

End 

Net : comm_rx_buf_7
T_16_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_41
T_17_15_sp4_v_t_41
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_6/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_41
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_22_15_sp4_h_l_5
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_41
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_16_lc_trk_g2_4
T_21_16_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_41
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_20_14_sp4_h_l_9
T_23_14_sp4_v_t_44
T_22_17_lc_trk_g3_4
T_22_17_input_2_5
T_22_17_wire_logic_cluster/lc_5/in_2

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_20_14_sp4_h_l_9
T_23_14_sp4_v_t_39
T_23_17_lc_trk_g1_7
T_23_17_wire_logic_cluster/lc_4/in_0

End 

Net : comm_spi.data_tx_7__N_768
T_21_15_wire_logic_cluster/lc_7/out
T_22_14_sp4_v_t_47
T_22_10_sp4_v_t_36
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_746
T_24_13_wire_logic_cluster/lc_6/out
T_24_13_sp4_h_l_1
T_23_9_sp4_v_t_36
T_23_12_lc_trk_g0_4
T_23_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n14597
T_14_10_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_45
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n14596
T_15_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_4/in_1

End 

