1|1801|Public
40|$|Electrochemical {{impedance}} spectroscopy is used {{to monitor}} the real-time network response of 1 cm 2 areas of ferroelectric PbZr 0. 52 Ti 0. 48 O 3 (PZT) thin films solution deposited onto platinized silicon wafers and exposed to 0. 1 N H 2 SO 4 over 48 hours. De-velopment of equivalent circuits to model the competing processes of pore growth, interfacial layer formation, and uniform chemical attack are guided by the evolution of film structure and chemistry as observed ex-situ in SEM, X-ray photoelectron spectroscopy, and X-ray diffraction. In areas containing cracks or pores, corrosion is accelerated. After prolonged exposure, growth of an amorphous film of PbSO 4, sulfate-doped zirconia, and lead-deficient PZT proceeds into the PZT film, with PbSO 4 crystals nucleating atop this interfacial layer. The Point Defect Model for the passive state {{is used to}} explain the dissolution processes observed in the complex oxide. Application of this model to PbZrxTi 1 −xO 3 for x = 0. 25, 0. 52, and 0. 95 points {{to the role of}} titanium in the creation of an <b>ionically</b> <b>insulating</b> <b>layer</b> that impedes further chemical attack...|$|E
40|$|Production of an {{insulation}} layer, {{functioning as}} an inter-metal dielectric (IMD), involves: (a) covering a substrate surface (2) with a first <b>insulating</b> <b>layer</b> (3) {{and then a}} metal (preferably aluminium) layer; (b) photo-structuring the metal layer to form circuit lines (4) which are then covered with a second <b>insulating</b> <b>layer</b> (7) on their surfaces and side faces (6); (c) removing the second <b>insulating</b> <b>layer</b> material (7) from the first <b>insulating</b> <b>layer</b> regions (3) between the circuit lines (4); and (d) depositing a third <b>insulating</b> <b>layer</b> (8) on the resulting structure by ozone-activated CVD with a growth rate which is greater on the first <b>insulating</b> <b>layer</b> material (3) than on the second <b>insulating</b> <b>layer</b> material (7). Preferably, the first <b>insulating</b> <b>layer</b> material (3) is phosphosilicate glass, borophosphosilicate glass or undoped silicate glass and the second <b>insulating</b> <b>layer</b> material (7) is titanium nitride. USE - Used {{in the production of}} extremely highly integrated circuits. ADVANTA GE - The intermetal dielectric exhibits little or no 'ear formation' (ear-like bulges of the third <b>insulating</b> <b>layer</b> above the upper edges of the circuit lines) ...|$|R
40|$|Generally, {{the present}} {{invention}} {{can be viewed}} as providing a method for manufacturing a multilayer wiring substrate. Briefly described, the method can be broadly conceptualized by the following steps: forming a first conductive connection on a first insulating layer; forming a conductive post on the first conductive connection; forming a second <b>insulating</b> <b>layer</b> on the first conductive connection, the first <b>insulating</b> <b>layer,</b> and the conductive post; exposing the conductive post by removing a portion of the second insulating layer; and forming a second conductive connection on the second <b>insulating</b> <b>layer</b> such that the second conductive connection is electrically connected to the first conductive connection via the conductive post. The second <b>insulating</b> <b>layer</b> can be formed via dry film lamination. In addition, the conductive posts can be exposed by either forming holes in the second <b>insulating</b> <b>layer</b> or by roughening the surface of the second <b>insulating</b> <b>layer.</b> Georgia Tech Research Corp...|$|R
40|$|The method {{involves}} applying {{an electrical}} isolating <b>insulating</b> <b>layer</b> (2) on a semiconductor layer (1) i. e. silicon substrate, of a semiconductor structure. A lift off layer (3) i. e. silicon dioxide layer, is applied on the <b>insulating</b> <b>layer.</b> The lift off layer is locally opened. The <b>insulating</b> <b>layer</b> is locally opened. A metallic layer (4) i. e. aluminum layer, is partly applied on the lift off layer and in open {{areas of the}} lift off <b>layer</b> and the <b>insulating</b> <b>layer.</b> The lift off layer is removed before applying interlayers on the semiconductor structure...|$|R
40|$|DE 102007024189 A 1 UPAB: 20081212 NOVELTY - The method {{involves}} manufacturing an <b>insulating</b> <b>layer</b> (5) of the conductive film (1) by a material. The <b>insulating</b> <b>layer</b> contains {{liquid crystal}} polymer. The {{coefficient of expansion}} of the <b>insulating</b> <b>layer</b> lies between the coefficients of expansion of {{a printed circuit board}} substrate and the coefficients of expansion of a conductive strip structure. An electronic component is pressed into the <b>insulating</b> <b>layer</b> as electronic components, which need larger passages in the <b>insulating</b> <b>layer.</b> The conductive strip structure is expanded before applying a further conductive strip structure. USE - Method for manufacturing electronic component assembly. ADVANTAGE - The method involves manufacturing an <b>insulating</b> <b>layer</b> of the conductive film by a material, where the coefficient of expansion of the isolating layer lies between the coefficients of expansion of a printed circuit board substrate and the coefficients of expansion of a conductive strip structure, and hence ensures to reduce the stress between the between the conductive strip structure and the electronic components...|$|R
40|$|Abstract. The <b>insulating</b> <b>layer</b> and {{interlayer}} are {{the main}} factors to form the heterogeneity in the Continental reservoir. According to the reservoir geological features in Funing Formation of Gaoji Oilfield, combined with characteristics of sedimentary environment and diagenesis, we carry out classification and feature description for the <b>insulating</b> <b>layer</b> and interlayer in the research area. The spatial distribution of <b>insulating</b> <b>layer</b> and the interlayer is {{on the basis of}} analyzing the log response characteristics of the single well. With the impact of reservoir heterogeneity, we further elaborate the distribution of <b>insulating</b> <b>layer</b> and the interlayer and remaining oil in the relationship...|$|R
40|$|The {{conformal}} thermal {{insulating blanket}} may have generally rigid batting material covered by an outer <b>insulating</b> <b>layer</b> formed {{of a high}} temperature resistant woven ceramic material and an inner <b>insulating</b> <b>layer</b> formed of a woven ceramic fiber material. The batting and <b>insulating</b> <b>layers</b> may be fastened together by sewing or stitching using an outer mold layer thread fabricated of a high temperature resistant material and an inner mold layer thread of a ceramic fiber material. The batting may be formed to a composite structure that may have a firmness factor sufficient to inhibit a pillowing effect after the stitching to not more than 0. 03 inch. The outer <b>insulating</b> <b>layer</b> and an upper portion of the batting adjacent the outer <b>insulating</b> <b>layer</b> may be impregnated with a ceramic coating material...|$|R
40|$|The {{results of}} an {{investigation}} indicate the following: (1) The deposition of incrustations on the heating surfaces of steam boilers can be prevented by inserting between heating surface and water an <b>insulating</b> <b>layer</b> on which the boiler incrustation will be deposited. (2) The <b>insulating</b> <b>layer</b> reduces the coefficient of heat transmission by 2 %. (3) The <b>insulating</b> <b>layer</b> can be removed by macrosounds with a frequency of about 20 kHz, after any interval of boiler operation...|$|R
40|$|Abstract. An {{insulated}} metal substrate (IMS) is {{a circuit}} board comprising an <b>insulating</b> <b>layer</b> {{on a metal}} base plate. The <b>insulating</b> <b>layer</b> is made from epoxy resin incorporating dense ceramic fillers. The substrates are used in applications where electric parts generate intense heat. It is expected that the <b>insulating</b> <b>layer</b> has higher thermal conductivity {{as the use of}} an IMS is expanded. Therefore, the influence of percolation on the equivalent thermal conductivity (ETC) of an <b>insulating</b> <b>layer</b> is considered. The Effect of the volume fraction of ceramic filler on the ETC of <b>insulating</b> <b>layer</b> in IMS is investigated. The ETC as a function of volume fraction of filler is estimated. Based on these experimental and numerical results, an ETC of a filler is evaluated. The ETC of an irregular filler is presumed smaller than that of a spherical filler. It is thought that the control of filler size and shape is important for the formation of high thermal conductivity of an <b>insulating</b> <b>layer.</b> In addition, an improved equation for the ETC of IMS is proposed. The predictive values from the equation for an improved IMS agree with experimental results...|$|R
40|$|The {{characteristics}} of a specific M-I-S structure are analyzed for various assumed roles of the thin-film <b>insulating</b> <b>layer.</b> It is shown that the behavior of an ideal Schottky barrier is obtained in the case where the <b>insulating</b> <b>layer</b> does not hinder transport and no localized states are present (or, if present, their population is dictated by the metal Fermi level). The cell is a majority carrier device; by using the <b>insulating</b> <b>layer</b> to control transport, it becomes a minority carrier cell...|$|R
40|$|Frequency {{shifts and}} nuclear relaxations of 13 C NMR of the metal-insulator {{alternating}} material, (Me- 3, 5 -DIP) [Ni(dmit) 2] 2, are presented. The NMR absorption lines originating from metallic and <b>insulating</b> <b>layers</b> are well resolved, which evidences the coexistence of localized spins (π_loc) and conduction π-electrons. The <b>insulating</b> <b>layer</b> is newly found to undergo antiferromagnetic long range order at about 2. 5 K, suggesting emergence of S= 1 / 2 Mott insulator. In the metallic layer, we found significant suppressions of static and dynamical susceptibilities of conduction electrons below 35 K, where antiferromagnetic correlation in the <b>insulating</b> <b>layer</b> evolves. We propose a dynamical effect through strong π-π_loc coupling between the metallic and <b>insulating</b> <b>layers</b> as an {{origin of the}} reduction of the density of states...|$|R
40|$|Abstract—This letter {{investigates the}} impacts of {{proximity}} lay-ers on metal-induced lateral crystallization (MILC). The underly-ing <b>insulating</b> <b>layers</b> not only affect the MILC growth length but also influence the electrical characteristics. Based on the compar-ison among the underlying <b>insulating</b> <b>layers,</b> SiN is unsuitable to be an underlying <b>insulating</b> <b>layer</b> because of concerns regarding the crystallization condition. This letter proposes three reasonable mechanisms, including the gettering of Ni, intrinsic stress, and the involvement of hydrogen to enhance the understanding of {{the impacts of}} proximity layers. Index Terms—Metal-induced lateral crystallization (MILC), strain, thin-film transistors (TFTs) ...|$|R
40|$|In one embodiment, {{a method}} for {{fabricating}} thin film tunnel devices includes forming multiple bottom electrodes on a substrate, depositing an <b>insulating</b> <b>layer</b> of material {{on top of each}} bottom electrode, and directly depositing a single, continuous top layer of conductive material on the <b>insulating</b> <b>layers</b> that does not contact the bottom electrodes, wherein the bottom electrodes, <b>insulating</b> <b>layers,</b> and continuous top layer together form multiple thin film tunnel devices in which the continuous top layer forms the top electrode for each tunnel device and electrically connects the tunnel devices...|$|R
40|$|DE 10122424 A UPAB: 20030204 NOVELTY - Process for {{contacting}} vertical conductors in semiconductor components {{provided for}} vertical integration comprises etching a vertical {{hole in a}} semiconductor body (1); electrically insulating the side walls (3) of the hole; diluting the semiconductor body from the rear facing side so that the pin is exposed; applying an electrically <b>insulating</b> <b>layer</b> (6) to the diluted side; forming {{an opening in the}} electrically <b>insulating</b> <b>layer</b> in the region of the pin; and applying and structuring an electrically conducting layer (8) so that an electrically conducting connection between the pin and the electrically conducting layer. DETAILED DESCRIPTION - Preferred Features: The pin protrudes over the semiconductor body by 1 - 2 mu m. The step of forming an opening in the electrically <b>insulating</b> <b>layer</b> is carried out whilst the electrically <b>insulating</b> <b>layer</b> is removed until the pin is exposed. The electrically <b>insulating</b> <b>layer</b> is a 0. 5 - 1 mu m thick oxide or nitride layer. USE - Used for contacting vertical conductors, especially tungsten through-contacts (vias) in semiconductor components. ADVANTAGE - The process is economical...|$|R
40|$|EP 1035263 A UPAB: 20001027 NOVELTY - The {{supporting}} wall (1) is hollow with an <b>insulating</b> <b>layer</b> {{on the outside}} and with a cover layer (5) applied to the <b>insulating</b> <b>layer.</b> The cover layer incorporates a flat heat-conducting layer (9) of woven mesh or metal-coated reinforcement webbing. DETAILED DESCRIPTION - The <b>insulating</b> <b>layer</b> can be provided with a flat first adhesive layer onto which the heat-conductive layer is applied and then a completely covering second cover layer. USE - For wall structures ADVANTAGE - produces good heat insulation and prevents the appearance of flecks produced as any damp dries out...|$|R
50|$|However, recent {{research}} has shown thin <b>insulating</b> <b>layers</b> between metal and semiconductors improve solar cell performance, generating interest in metal-insulator-semiconductor Schottky junction solar cells. A thin <b>insulating</b> <b>layer,</b> such as silicon dioxide, can reduce rates of electron-hole pair recombination and dark current by allowing the possibility of minority carriers to tunnel through this layer.|$|R
40|$|Superconductor/normal conductor/superconductor (SNS) microbridge devices with pinhole-defined active regions {{undergoing}} development. Device includes thin, electrically <b>insulating</b> <b>layer</b> deposited epitaxially, with controlled {{formation of}} pinholes, {{on one of}} two superconducting layers. Normally conducting metal deposited epitaxially in pinholes and on <b>insulating</b> <b>layer,</b> forming electrical contact between two superconducting layers. Junction resistances and maximum junction voltages expected to be increased...|$|R
40|$|An {{apparatus}} for converting {{a radiant}} energy image into corresponding electrical signals including an image converter is described. The image converter includes a substrate of semiconductor material, an <b>insulating</b> <b>layer</b> {{on the front}} surface of the substrate, and an electrical contact on the back surface of the substrate. A first series of parallel transparent conductive stripes is on the <b>insulating</b> <b>layer</b> with a processing circuit connected {{to each of the}} conductive stripes for detecting the modulated voltages generated thereon. In a first embodiment of the invention, a modulated light stripe perpendicular to the conductive stripes scans the image converter. In a second embodiment a second <b>insulating</b> <b>layer</b> is deposited over the conductive stripes and a second series of parallel transparent conductive stripes perpendicular to the first series is on the second <b>insulating</b> <b>layer.</b> A different frequency current signal is applied to each of the second series of conductive stripes and a modulated image is applied to the image converter...|$|R
40|$|International audienceCharge {{transport}} {{through an}} <b>insulating</b> <b>layer</b> was probed using ferrocenyl-terminated dendrimers and scanning electrochemical microscopy. Experiments {{show that the}} passage through the layer is considerably enhanced when the transferred charges are brought globally to the surface by the ferrocenyl dendrimer instead of a single ferrocene molecule. This result shows that charge tunneling through an insulator could be promoted by a purely molecular nano-object. S everal recent studies have highlighted that the charge transfer through an <b>insulating</b> <b>layer</b> from a molecule present in solution to a substrate could be restored by attaching a few nanoparticles 1 − 4 and even a single nanoparticle {{on the outside of}} an <b>insulating</b> <b>layer.</b> 5, 6 Theoretical analyses have provided some explanations to understand the origins of this phenomenon. 7, 8 A higher density of state in a metallic nanoparticle enhances the electron tunneling across the <b>insulating</b> <b>layer</b> and thus the global kinetics of electron transfer. In other words, tunneling from a nanoparticle to a substrate is much more probable than tunneling from single molecules. Beside the fundamental consequences of this observation, it has already opened a route to the developments of novel analytical methods, whereby a nano-particle deposited on an <b>insulating</b> <b>layer</b> behaves as a functional nanoelectrode. 5,...|$|R
5000|$|... {{having an}} <b>insulating</b> <b>layer</b> {{of body fat}} {{covering}} the limbs and torso without being overweight; ...|$|R
40|$|A {{semiconductor}} device may include a substrate and an <b>insulating</b> <b>layer</b> formed on the substrate. A multi-layer fin may be formed on the <b>insulating</b> <b>layer</b> and may include two semiconducting layers isolated by an <b>insulating</b> <b>layer</b> in vertical direction. A first MOS type device comparising a first source region, a first channel region and a first drain region is arranged {{on the first}} semiconducting layer in the multi-layer fin. A second MOS type device comprising a second source region, a second channel region and a second drain region is arranged on the second semiconducting layer in the multi-layer fin. A gate electrode is provided {{so as to be}} vertically adjacent to the first and second channel regions...|$|R
50|$|In this process, the {{underlying}} silicon oxide <b>insulating</b> <b>layer</b> is patterned with open trenches where the conductor should be. A thick coating of copper that significantly overfills the trenches is deposited on the insulator, and chemical-mechanical planarization (CMP) {{is used to}} remove the copper (known as overburden) that extends above {{the top of the}} <b>insulating</b> <b>layer.</b> Copper sunken within the trenches of the <b>insulating</b> <b>layer</b> is not removed and becomes the patterned conductor. Damascene processes generally form and fill a single feature with copper per Damascene stage. Dual-Damascene processes generally form and fill two features with copper at once, e.g., a trench overlying a via may both be filled with a single copper deposition using dual-Damascene.|$|R
5000|$|... #Caption: Tongue-shaped glacier in Hellas Planitia. Ice {{may still}} exist there beneath an <b>insulating</b> <b>layer</b> of soil.|$|R
40|$|A central {{problem of}} the sensor design is a good thermal {{insulation}} of the P(VDF/TrFE) thin film from the read-out circuit. Two variations were examined - thin carrier membranes of SiO 2 /Si 3 N 4 produced through back etching and thick thermal <b>insulating</b> <b>layers</b> out of spin-coated polymers with via holes. Membrane sensors consisting of 1 mu m P(VDF/TrFE) thin film deposited on a 0. 65 mu m thick membrane show within the frequency range of 10 Hz to 1 kHz comparatively higher values for responsivity and specific detectivity than <b>insulating</b> <b>layer</b> sensors. The <b>insulating</b> <b>layer</b> sensors have in the most favourable case a themal cut-off frequency of about 100 Hz. The optimal layer thickness for the compound of BCB and P(VDF/TrFE) for a chopper frequency of about 100 Hz is at approximately 18 [...] . 25 mu m. The advantages of the design with <b>insulating</b> <b>layer</b> are however, a filling factor of almost 100 per cent independently of the pixel size and very small pixels of about (50 x 50) mu m 2...|$|R
40|$|Li-doped ZnO (LZO) {{aggregated}} nanoparticles {{are used}} as an <b>insulating</b> <b>layer</b> in SnO 2 nanocomposite (SNC) photoanodes to suppress the recombination process in dye-sensitized solar cells (DSSCs). Various weight percentages of SnO 2 nanoparticles (SNPs) and SnO 2 nanoflowers (SNFs) were used to prepare SNC photoanodes. The photocurrent-voltage characteristics showed that the incorporation of an LZO <b>insulating</b> <b>layer</b> in an SNC photoanode increased the conversion efficiency of DSSCs. This was due {{to an increase in}} the surface area, charge injection, and charge collection, and the minimization of the recombination rate of photoanodes. Electrochemical impedance spectroscopy (EIS) results showed lower series resistance, charge injection resistance, and shorter lifetimes for DSSCs based on an SNC photoanode with an LZO <b>insulating</b> <b>layer.</b> The open circuit voltage and fill factor of the DSSCs based on SNC photoanodes with an LZO <b>insulating</b> <b>layer</b> significantly increased. The DSSC based on a SNC photoanode with a SNC:SNF weight ratio of 1 : 1 had a high current density of 4. 73 mA/cm 2, open circuit voltage of 630 mV, fill factor of 69 %, and efficiency of 2. 06 %...|$|R
40|$|DE 102006052863 A 1 UPAB: 20080615 NOVELTY - The {{protection}} structure (100) has a metallic layer and a semiconducting layer, which is attached on a semiconductor substrate (110). An <b>insulating</b> <b>layer</b> is arranged between the semiconducting layer and the metallic <b>layer,</b> and electrically <b>insulates</b> the semiconducting <b>layer</b> and the metallic layer. The metallic layer has a side, which is {{turned away from}} the <b>insulating</b> <b>layer</b> for bringing the side over a protective layer or directly in contact with a measuring medium (130). The protective layer has an oxide layer. USE - Protection structure for protecting a semiconductor sensor i. e. ion-sensitive field-effect transistor sensor, before an electrostatic unloading. ADVANTAGE - The <b>insulating</b> <b>layer</b> electrically <b>insulates</b> the semiconducting <b>layer</b> and the metallic layer, thus avoiding damages and/or destructions of the semiconductor sensor, even when the sensor stands in a direct contact with the measuring medium. The {{protection structure}} is monolithically integrated in a close spatial connection to the semiconductor sensor in the substrate...|$|R
40|$|DE 102008050000 A 1 UPAB: 20100414 NOVELTY - The method {{involves}} pressing conductive portions (2) {{against one}} another in the area of their connection surfaces (4). An adhesive is provided, which is applied as electrically <b>insulating</b> <b>layer</b> (1). The adhesive is displaced between the electrical connection surfaces of the electrically conductive parts and in the surrounding area of the adhesive in free-flowing condition. USE - Method for simultaneous mechanical and electrical connection of two electrically conductive portions (Claimed). ADVANTAGE - The adhesive is applied as electrically <b>insulating</b> <b>layer,</b> where the adhesive is displaced between the electrical connection surfaces of the electrically conductive parts and in the surrounding area of the adhesive in free-flowing condition, and thus enables mechanical and chemical protection of the electrically <b>insulating</b> <b>layer...</b>|$|R
40|$|We {{examine the}} effect of an FET {{geometry}} on the charge ordering phase diagram of transition metal oxides using numerical simulations of a semiclassical model including long-range Coulomb fields, resulting in nanoscale pattern formation. We find that the phase diagram is unchanged for <b>insulating</b> <b>layers</b> thicker than approximately twice the magnetic correlation length. For very thin <b>insulating</b> <b>layers,</b> the onset of a charge clump phase is shifted to lower values of the strength of the magnetic dipolar interaction, and intermediate diagonal stripe and geometric phases can be suppressed. Our results indicate that, for sufficiently thick <b>insulating</b> <b>layers,</b> charge injection in an FET geometry can be used to experimentally probe the intrinsic charge ordering phases in these materials. Comment: 4 pages, 4 postscript figure...|$|R
40|$|The {{substrate}} has a {{bonding layer}} system arranged on both surfaces of an upper cap substrate (1). A reactive multilayer (7) comprises two alternating two-dimensional nanosheets made of different materials. An <b>insulating</b> <b>layer</b> is arranged between the upper cap substrate and the reactive multilayer that are thermally decoupled. The upper cap substrate {{is connected to}} an active element (4) to hermetically encapsulate the substrates. The <b>insulating</b> <b>layer</b> is extensively connected with a lower substrate (2). An <b>insulating</b> <b>layer</b> is made of oxide, carbide or nitride or transition metal. Independent claims are also included for the following: (1) a device for providing ignition and reaction transmission in reactive multilayer system (2) a method for providing ignition and reaction transmission in reactive multilayer system...|$|R
50|$|In some animals, such as {{whales and}} hibernating mammals, the {{hypodermis}} forms an important <b>insulating</b> <b>layer</b> and/or food store.|$|R
40|$|A {{nanostructure}} {{device is}} provided and performs dual {{functions as a}} nano-switching/sensing device. The nanostructure device includes a doped semiconducting substrate, an <b>insulating</b> <b>layer</b> disposed on the doped semiconducting substrate, an electrode formed on the <b>insulating</b> <b>layer,</b> {{and at least one}} layer of graphene formed on the electrode. The at least one layer of graphene provides an electrical connection between the electrode and the substrate and is the electroactive element in the device...|$|R
40|$|We {{report the}} {{successful}} growth of pseudomorphic, trigonal structured HoF 3 <b>insulating</b> <b>layers,</b> stable at room temperature, on the Si(111) surface. Normally the tysonite structure is only stable at temperatures above 1070 [*]°C [R. E. Thoma and G. D. Brunton, Sov. Phys. Crystallogr. 18, 473 (1966) ]. A phase {{transition to the}} lower‐temperature orthorhombic structure is observed for a thickness of around 12 Å, consistent with the relaxation of elastic strain in the <b>insulating</b> <b>layer...</b>|$|R
30|$|Before being {{embedded}} in Polylite, {{the sample was}} covered with an <b>insulating</b> <b>layer</b> to minimize the infiltration into the outer layers.|$|R
40|$|A {{two step}} process of joining a lead wire to. 000002 m thick {{platinum}} alloy film which rests upon an equally thin alumina <b>insulating</b> <b>layer</b> which is adhered to a metal substrate is described. Typically the platinum alloy film forms {{part of a}} thermocouple for measuring the surface temperature of a gas turbine airfoil. In the first step the lead wire is deformed 30 to 60 % at room temperature while the characteristic one million ohm resistance of the alumina <b>insulating</b> <b>layer</b> is monitored for degradation. In the second step the cold pressed assembly is heated at 865 to 1025 C for 4 to 75 hr in air. During the heating step any degradation of <b>insulating</b> <b>layer</b> resistance may be reversed, provided the resistance was not decreased below 100 ohm in the cold pressing...|$|R
30|$|Apart from {{errors that}} {{are caused by}} process variations, MTJ also suffers from {{time-dependent}} reliability issues. MTJ structure consists of a very thin <b>insulating</b> <b>layer</b> (approximately 1 nm) and voltage across MTJ can approximately be 0.6 – 1 V. This results in a very high electric field across the thin insulator (approximately 10 MV/cm) which can cause time-dependent dielectric breakdown (TDDB). With high scaling, the electric field across <b>insulating</b> <b>layer</b> rises, thereby increasing the possibility of TDDB.|$|R
40|$|We {{consider}} {{two families}} of exactly solvable models describing thermal fluctuations in two-dimensional superconductors coupled to phonons {{living in an}} <b>insulating</b> <b>layer,</b> and study {{the stability of the}} superconducting state with respect to vortices. The two families are characterized by one or two superconducting planes. The results suggest that the effective critical temperature increases with the thickness of the <b>insulating</b> <b>layer.</b> Also the presence of the additional superconducting layer has the same effect. Comment: Submitted to Physical Review...|$|R
