{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608279292785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608279292785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 15:14:52 2020 " "Processing started: Fri Dec 18 15:14:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608279292785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608279292785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backprop_to_all -c backprop_to_all " "Command: quartus_map --read_settings_files=on --write_settings_files=off backprop_to_all -c backprop_to_all" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608279292785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608279293229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608279293230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_to_all.v 1 1 " "Found 1 design units, including 1 entities, in source file backprop_to_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_to_all " "Found entity 1: backprop_to_all" {  } { { "backprop_to_all.v" "" { Text "G:/neural-burning/backprop_to_all/backprop_to_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608279299666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608279299666 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_size backprop_to_all.v(5) " "Verilog HDL error at backprop_to_all.v(5): object \"data_size\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "backprop_to_all.v" "" { Text "G:/neural-burning/backprop_to_all/backprop_to_all.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608279299673 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "size backprop_to_all.v(5) " "Verilog HDL error at backprop_to_all.v(5): object \"size\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "backprop_to_all.v" "" { Text "G:/neural-burning/backprop_to_all/backprop_to_all.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608279299673 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_size backprop_to_all.v(6) " "Verilog HDL error at backprop_to_all.v(6): object \"data_size\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "backprop_to_all.v" "" { Text "G:/neural-burning/backprop_to_all/backprop_to_all.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608279299674 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "size backprop_to_all.v(6) " "Verilog HDL error at backprop_to_all.v(6): object \"size\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "backprop_to_all.v" "" { Text "G:/neural-burning/backprop_to_all/backprop_to_all.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608279299674 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608279299804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 18 15:14:59 2020 " "Processing ended: Fri Dec 18 15:14:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608279299804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608279299804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608279299804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608279299804 ""}
