// Seed: 2729686766
module module_0 (
    input logic id_0,
    output id_1
    , id_2
);
  assign id_2 = 1'b0;
  assign id_1 = 1;
endmodule
