verilog xil_defaultlib --include "/home/mg/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../custom-axi-ip.gen/sources_1/bd/subsystem_bd/ipshared/ec67/hdl" --include "../../../../custom-axi-ip.gen/sources_1/bd/subsystem_bd/ipshared/aed8/hdl" \
"../../../bd/subsystem_bd/ip/subsystem_bd_processing_system7_0_1/sim/subsystem_bd_processing_system7_0_1.v" \
"../../../bd/subsystem_bd/ipshared/a7b5/hdl/my_axi_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "/home/mg/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../custom-axi-ip.gen/sources_1/bd/subsystem_bd/ipshared/ec67/hdl" --include "../../../../custom-axi-ip.gen/sources_1/bd/subsystem_bd/ipshared/aed8/hdl" \
"../../../bd/subsystem_bd/ipshared/a7b5/src/counter.sv" \
"../../../bd/subsystem_bd/ipshared/a7b5/src/debouncer.sv" \
"../../../bd/subsystem_bd/ipshared/a7b5/src/single_pulse_detector .sv" \

verilog xil_defaultlib --include "/home/mg/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../custom-axi-ip.gen/sources_1/bd/subsystem_bd/ipshared/ec67/hdl" --include "../../../../custom-axi-ip.gen/sources_1/bd/subsystem_bd/ipshared/aed8/hdl" \
"../../../bd/subsystem_bd/ipshared/a7b5/hdl/my_axi_ip_v1_0.v" \
"../../../bd/subsystem_bd/ip/subsystem_bd_my_axi_ip_0_2/sim/subsystem_bd_my_axi_ip_0_2.v" \
"../../../bd/subsystem_bd/ip/subsystem_bd_auto_pc_0/sim/subsystem_bd_auto_pc_0.v" \
"../../../bd/subsystem_bd/sim/subsystem_bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
