

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Jul 25 04:00:08 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,delta=1
    11                           	psect	text2,global,reloc=2,class=CODE,delta=1
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   00FCF3                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _lat_regs
    56   00FCF3  89                 	db	137
    57   00FCF4  0F                 	db	15
    58   00FCF5  8A                 	db	138
    59   00FCF6  0F                 	db	15
    60   00FCF7  8B                 	db	139
    61   00FCF8  0F                 	db	15
    62   00FCF9  8C                 	db	140
    63   00FCFA  0F                 	db	15
    64   00FCFB  8D                 	db	141
    65   00FCFC  0F                 	db	15
    66                           
    67                           ;initializer for _port_regs
    68   00FCFD  80                 	db	128
    69   00FCFE  0F                 	db	15
    70   00FCFF  81                 	db	129
    71   00FD00  0F                 	db	15
    72   00FD01  82                 	db	130
    73   00FD02  0F                 	db	15
    74   00FD03  83                 	db	131
    75   00FD04  0F                 	db	15
    76   00FD05  84                 	db	132
    77   00FD06  0F                 	db	15
    78                           
    79                           ;initializer for _tris_regs
    80   00FD07  92                 	db	146
    81   00FD08  0F                 	db	15
    82   00FD09  93                 	db	147
    83   00FD0A  0F                 	db	15
    84   00FD0B  94                 	db	148
    85   00FD0C  0F                 	db	15
    86   00FD0D  95                 	db	149
    87   00FD0E  0F                 	db	15
    88   00FD0F  96                 	db	150
    89   00FD10  0F                 	db	15
    90                           
    91                           ;initializer for _test
    92   00FD11  98                 	db	152
    93   000000                     _LATA	set	3977
    94   000000                     _PORTE	set	3972
    95   000000                     _PORTD	set	3971
    96   000000                     _PORTC	set	3970
    97   000000                     _PORTB	set	3969
    98   000000                     _PORTA	set	3968
    99   000000                     _TRISA	set	3986
   100   000000                     _TRISE	set	3990
   101   000000                     _TRISD	set	3989
   102   000000                     _TRISC	set	3988
   103   000000                     _TRISB	set	3987
   104   000000                     _LATE	set	3981
   105   000000                     _LATD	set	3980
   106   000000                     _LATC	set	3979
   107   000000                     _LATB	set	3978
   108                           
   109                           ; #config settings
   110                           
   111                           	psect	cinit
   112   00FD12                     __pcinit:
   113                           	callstack 0
   114   00FD12                     start_initialization:
   115                           	callstack 0
   116   00FD12                     __initialization:
   117                           	callstack 0
   118                           
   119                           ; Initialize objects allocated to COMRAM (31 bytes)
   120                           ; load TBLPTR registers with __pidataCOMRAM
   121   00FD12  0EF3               	movlw	low __pidataCOMRAM
   122   00FD14  6EF6               	movwf	tblptrl,c
   123   00FD16  0EFC               	movlw	high __pidataCOMRAM
   124   00FD18  6EF7               	movwf	tblptrh,c
   125   00FD1A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   126   00FD1C  6EF8               	movwf	tblptru,c
   127   00FD1E  EE00  F001         	lfsr	0,__pdataCOMRAM
   128   00FD22  EE10 F01F          	lfsr	1,31
   129   00FD26                     copy_data0:
   130   00FD26  0009               	tblrd		*+
   131   00FD28  CFF5 FFEE          	movff	tablat,postinc0
   132   00FD2C  50E5               	movf	postdec1,w,c
   133   00FD2E  50E1               	movf	fsr1l,w,c
   134   00FD30  E1FA               	bnz	copy_data0
   135   00FD32                     end_of_initialization:
   136                           	callstack 0
   137   00FD32                     __end_of__initialization:
   138                           	callstack 0
   139   00FD32  0E00               	movlw	low (__Lmediumconst shr (0+16))
   140   00FD34  6EF8               	movwf	tblptru,c
   141   00FD36  0100               	movlb	0
   142   00FD38  EF9E  F07E         	goto	_main	;jump to C main() function
   143                           
   144                           	psect	dataCOMRAM
   145   000001                     __pdataCOMRAM:
   146                           	callstack 0
   147   000001                     _lat_regs:
   148                           	callstack 0
   149   000001                     	ds	10
   150   00000B                     _port_regs:
   151                           	callstack 0
   152   00000B                     	ds	10
   153   000015                     _tris_regs:
   154                           	callstack 0
   155   000015                     	ds	10
   156   00001F                     _test:
   157                           	callstack 0
   158   00001F                     	ds	1
   159                           
   160                           	psect	cstackCOMRAM
   161   000020                     __pcstackCOMRAM:
   162                           	callstack 0
   163   000020                     gpio_pin_direction_init@pin_config:
   164                           	callstack 0
   165   000020                     gpio_pin_wrt_logic@pin_config:
   166                           	callstack 0
   167                           
   168                           ; 2 bytes @ 0x0
   169   000020                     	ds	2
   170   000022                     ??_gpio_pin_direction_init:
   171   000022                     gpio_pin_wrt_logic@logic:
   172                           	callstack 0
   173                           
   174                           ; 1 bytes @ 0x2
   175   000022                     	ds	1
   176   000023                     ??_gpio_pin_wrt_logic:
   177                           
   178                           ; 1 bytes @ 0x3
   179   000023                     	ds	5
   180   000028                     gpio_pin_direction_init@retVal:
   181                           	callstack 0
   182                           
   183                           ; 1 bytes @ 0x8
   184   000028                     	ds	1
   185   000029                     gpio_pin_wrt_logic@retVal:
   186                           	callstack 0
   187                           
   188                           ; 1 bytes @ 0x9
   189   000029                     	ds	1
   190   00002A                     ??_main:
   191                           
   192                           ; 1 bytes @ 0xA
   193   00002A                     	ds	1
   194                           
   195 ;;
   196 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   197 ;;
   198 ;; *************** function _main *****************
   199 ;; Defined at:
   200 ;;		line 18 in file "application.c"
   201 ;; Parameters:    Size  Location     Type
   202 ;;		None
   203 ;; Auto vars:     Size  Location     Type
   204 ;;		None
   205 ;; Return value:  Size  Location     Type
   206 ;;                  2   12[None  ] int 
   207 ;; Registers used:
   208 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   209 ;; Tracked objects:
   210 ;;		On entry : 0/0
   211 ;;		On exit  : 0/0
   212 ;;		Unchanged: 0/0
   213 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   214 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   215 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   216 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   217 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   218 ;;Total ram usage:        1 bytes
   219 ;; Hardware stack levels required when called: 1
   220 ;; This function calls:
   221 ;;		_gpio_pin_direction_init
   222 ;;		_gpio_pin_wrt_logic
   223 ;; This function is called by:
   224 ;;		Startup code after reset
   225 ;; This function uses a non-reentrant model
   226 ;;
   227                           
   228                           	psect	text0
   229   00FD3C                     __ptext0:
   230                           	callstack 0
   231   00FD3C                     _main:
   232                           	callstack 30
   233   00FD3C                     
   234                           ;application.c: 20:     gpio_pin_direction_init(&test);
   235   00FD3C  0E1F               	movlw	low _test
   236   00FD3E  6E20               	movwf	gpio_pin_direction_init@pin_config^0,c
   237   00FD40  0E00               	movlw	high _test
   238   00FD42  6E21               	movwf	(gpio_pin_direction_init@pin_config+1)^0,c
   239   00FD44  EC5E  F07F         	call	_gpio_pin_direction_init	;wreg free
   240   00FD48                     l13:
   241                           
   242                           ;application.c: 22:         gpio_pin_wrt_logic(&test,HIGH);
   243   00FD48  0E1F               	movlw	low _test
   244   00FD4A  6E20               	movwf	gpio_pin_wrt_logic@pin_config^0,c
   245   00FD4C  0E00               	movlw	high _test
   246   00FD4E  6E21               	movwf	(gpio_pin_wrt_logic@pin_config+1)^0,c
   247   00FD50  0E01               	movlw	1
   248   00FD52  6E22               	movwf	gpio_pin_wrt_logic@logic^0,c
   249   00FD54  ECC6  F07E         	call	_gpio_pin_wrt_logic	;wreg free
   250   00FD58                     
   251                           ;application.c: 23:         _delay(2000);
   252   00FD58  0E03               	movlw	3
   253   00FD5A  6E2A               	movwf	??_main^0,c
   254   00FD5C  0E98               	movlw	152
   255   00FD5E                     u437:
   256   00FD5E  2EE8               	decfsz	wreg,f,c
   257   00FD60  D7FE               	bra	u437
   258   00FD62  2E2A               	decfsz	??_main^0,f,c
   259   00FD64  D7FC               	bra	u437
   260   00FD66                     
   261                           ;application.c: 24:         gpio_pin_wrt_logic(&test,LOW);
   262   00FD66  0E1F               	movlw	low _test
   263   00FD68  6E20               	movwf	gpio_pin_wrt_logic@pin_config^0,c
   264   00FD6A  0E00               	movlw	high _test
   265   00FD6C  6E21               	movwf	(gpio_pin_wrt_logic@pin_config+1)^0,c
   266   00FD6E  0E00               	movlw	0
   267   00FD70  6E22               	movwf	gpio_pin_wrt_logic@logic^0,c
   268   00FD72  ECC6  F07E         	call	_gpio_pin_wrt_logic	;wreg free
   269                           
   270                           ;application.c: 25:         _delay(2000);
   271   00FD76  0E03               	movlw	3
   272   00FD78  6E2A               	movwf	??_main^0,c
   273   00FD7A  0E98               	movlw	152
   274   00FD7C                     u447:
   275   00FD7C  2EE8               	decfsz	wreg,f,c
   276   00FD7E  D7FE               	bra	u447
   277   00FD80  2E2A               	decfsz	??_main^0,f,c
   278   00FD82  D7FC               	bra	u447
   279   00FD84  EFA4  F07E         	goto	l13
   280   00FD88  EF00  F000         	goto	start
   281   00FD8C                     __end_of_main:
   282                           	callstack 0
   283                           
   284 ;; *************** function _gpio_pin_wrt_logic *****************
   285 ;; Defined at:
   286 ;;		line 58 in file "MCAL_Layer/GPIO/hal_gpio.c"
   287 ;; Parameters:    Size  Location     Type
   288 ;;  pin_config      2    0[COMRAM] PTR const struct .
   289 ;;		 -> test(1), 
   290 ;;  logic           1    2[COMRAM] enum E2968
   291 ;; Auto vars:     Size  Location     Type
   292 ;;  retVal          1    9[COMRAM] unsigned char 
   293 ;; Return value:  Size  Location     Type
   294 ;;                  1    wreg      unsigned char 
   295 ;; Registers used:
   296 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   297 ;; Tracked objects:
   298 ;;		On entry : 0/0
   299 ;;		On exit  : 0/0
   300 ;;		Unchanged: 0/0
   301 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   302 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   303 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   304 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   305 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   306 ;;Total ram usage:       10 bytes
   307 ;; Hardware stack levels used: 1
   308 ;; This function calls:
   309 ;;		Nothing
   310 ;; This function is called by:
   311 ;;		_main
   312 ;;		_gpio_pin_init
   313 ;; This function uses a non-reentrant model
   314 ;;
   315                           
   316                           	psect	text1
   317   00FD8C                     __ptext1:
   318                           	callstack 0
   319   00FD8C                     _gpio_pin_wrt_logic:
   320                           	callstack 30
   321   00FD8C                     
   322                           ;MCAL_Layer/GPIO/hal_gpio.c: 60:     if((((void*)0) == pin_config) || (pin_config->pin >
      +                           8 - 1)){
   323   00FD8C  5020               	movf	gpio_pin_wrt_logic@pin_config^0,w,c
   324   00FD8E  1021               	iorwf	(gpio_pin_wrt_logic@pin_config+1)^0,w,c
   325   00FD90  B4D8               	btfsc	status,2,c
   326   00FD92  EFCD  F07E         	goto	u371
   327   00FD96  EFCF  F07E         	goto	u370
   328   00FD9A                     u371:
   329   00FD9A  EFE0  F07E         	goto	l1025
   330   00FD9E                     u370:
   331   00FD9E  C020  FFD9         	movff	gpio_pin_wrt_logic@pin_config,fsr2l
   332   00FDA2  C021  FFDA         	movff	gpio_pin_wrt_logic@pin_config+1,fsr2h
   333   00FDA6  30DF               	rrcf	223,w,c
   334   00FDA8  32E8               	rrcf	wreg,f,c
   335   00FDAA  32E8               	rrcf	wreg,f,c
   336   00FDAC  0B07               	andlw	7
   337   00FDAE  6E23               	movwf	??_gpio_pin_wrt_logic^0,c
   338   00FDB0  0E07               	movlw	7
   339   00FDB2  6423               	cpfsgt	??_gpio_pin_wrt_logic^0,c
   340   00FDB4  EFDE  F07E         	goto	u381
   341   00FDB8  EFE0  F07E         	goto	u380
   342   00FDBC                     u381:
   343   00FDBC  EF45  F07F         	goto	l1033
   344   00FDC0                     u380:
   345   00FDC0                     l1025:
   346                           
   347                           ;MCAL_Layer/GPIO/hal_gpio.c: 61:         retVal = (Std_ReturnType)0x00;;
   348   00FDC0  0E00               	movlw	0
   349   00FDC2  6E29               	movwf	gpio_pin_wrt_logic@retVal^0,c
   350                           
   351                           ;MCAL_Layer/GPIO/hal_gpio.c: 62:     }
   352   00FDC4  EF5C  F07F         	goto	l70
   353   00FDC8                     l1027:
   354                           
   355                           ;MCAL_Layer/GPIO/hal_gpio.c: 66:                 (*lat_regs[pin_config->port] &= ~((uint
      +                          8)0x01<<pin_config->pin));
   356   00FDC8  C020  FFD9         	movff	gpio_pin_wrt_logic@pin_config,fsr2l
   357   00FDCC  C021  FFDA         	movff	gpio_pin_wrt_logic@pin_config+1,fsr2h
   358   00FDD0  30DF               	rrcf	223,w,c
   359   00FDD2  32E8               	rrcf	wreg,f,c
   360   00FDD4  32E8               	rrcf	wreg,f,c
   361   00FDD6  0B07               	andlw	7
   362   00FDD8  6E23               	movwf	??_gpio_pin_wrt_logic^0,c
   363   00FDDA  0E01               	movlw	1
   364   00FDDC  6E24               	movwf	(??_gpio_pin_wrt_logic+1)^0,c
   365   00FDDE  2A23               	incf	??_gpio_pin_wrt_logic^0,f,c
   366   00FDE0  EFF4  F07E         	goto	u394
   367   00FDE4                     u395:
   368   00FDE4  90D8               	bcf	status,0,c
   369   00FDE6  3624               	rlcf	(??_gpio_pin_wrt_logic+1)^0,f,c
   370   00FDE8                     u394:
   371   00FDE8  2E23               	decfsz	??_gpio_pin_wrt_logic^0,f,c
   372   00FDEA  EFF2  F07E         	goto	u395
   373   00FDEE  5024               	movf	(??_gpio_pin_wrt_logic+1)^0,w,c
   374   00FDF0  0AFF               	xorlw	255
   375   00FDF2  6E25               	movwf	(??_gpio_pin_wrt_logic+2)^0,c
   376   00FDF4  C020  FFD9         	movff	gpio_pin_wrt_logic@pin_config,fsr2l
   377   00FDF8  C021  FFDA         	movff	gpio_pin_wrt_logic@pin_config+1,fsr2h
   378   00FDFC  50DF               	movf	223,w,c
   379   00FDFE  0B07               	andlw	7
   380   00FE00  6E26               	movwf	(??_gpio_pin_wrt_logic+3)^0,c
   381   00FE02  5026               	movf	(??_gpio_pin_wrt_logic+3)^0,w,c
   382   00FE04  0D02               	mullw	2
   383   00FE06  0E01               	movlw	low _lat_regs
   384   00FE08  24F3               	addwf	243,w,c
   385   00FE0A  6ED9               	movwf	fsr2l,c
   386   00FE0C  0E00               	movlw	high _lat_regs
   387   00FE0E  20F4               	addwfc	prodh,w,c
   388   00FE10  6EDA               	movwf	fsr2h,c
   389   00FE12  CFDE F027          	movff	postinc2,??_gpio_pin_wrt_logic+4
   390   00FE16  CFDD F028          	movff	postdec2,??_gpio_pin_wrt_logic+5
   391   00FE1A  C027  FFD9         	movff	??_gpio_pin_wrt_logic+4,fsr2l
   392   00FE1E  C028  FFDA         	movff	??_gpio_pin_wrt_logic+5,fsr2h
   393   00FE22  5025               	movf	(??_gpio_pin_wrt_logic+2)^0,w,c
   394   00FE24  16DF               	andwf	indf2,f,c
   395                           
   396                           ;MCAL_Layer/GPIO/hal_gpio.c: 67:                 break;
   397   00FE26  EF5A  F07F         	goto	l1035
   398   00FE2A                     l1029:
   399                           
   400                           ;MCAL_Layer/GPIO/hal_gpio.c: 69:                 (*lat_regs[pin_config->port] |= ((uint8
      +                          )0x01<<pin_config->pin));
   401   00FE2A  C020  FFD9         	movff	gpio_pin_wrt_logic@pin_config,fsr2l
   402   00FE2E  C021  FFDA         	movff	gpio_pin_wrt_logic@pin_config+1,fsr2h
   403   00FE32  30DF               	rrcf	223,w,c
   404   00FE34  32E8               	rrcf	wreg,f,c
   405   00FE36  32E8               	rrcf	wreg,f,c
   406   00FE38  0B07               	andlw	7
   407   00FE3A  6E23               	movwf	??_gpio_pin_wrt_logic^0,c
   408   00FE3C  0E01               	movlw	1
   409   00FE3E  6E24               	movwf	(??_gpio_pin_wrt_logic+1)^0,c
   410   00FE40  2A23               	incf	??_gpio_pin_wrt_logic^0,f,c
   411   00FE42  EF25  F07F         	goto	u404
   412   00FE46                     u405:
   413   00FE46  90D8               	bcf	status,0,c
   414   00FE48  3624               	rlcf	(??_gpio_pin_wrt_logic+1)^0,f,c
   415   00FE4A                     u404:
   416   00FE4A  2E23               	decfsz	??_gpio_pin_wrt_logic^0,f,c
   417   00FE4C  EF23  F07F         	goto	u405
   418   00FE50  C020  FFD9         	movff	gpio_pin_wrt_logic@pin_config,fsr2l
   419   00FE54  C021  FFDA         	movff	gpio_pin_wrt_logic@pin_config+1,fsr2h
   420   00FE58  50DF               	movf	223,w,c
   421   00FE5A  0B07               	andlw	7
   422   00FE5C  6E25               	movwf	(??_gpio_pin_wrt_logic+2)^0,c
   423   00FE5E  5025               	movf	(??_gpio_pin_wrt_logic+2)^0,w,c
   424   00FE60  0D02               	mullw	2
   425   00FE62  0E01               	movlw	low _lat_regs
   426   00FE64  24F3               	addwf	243,w,c
   427   00FE66  6ED9               	movwf	fsr2l,c
   428   00FE68  0E00               	movlw	high _lat_regs
   429   00FE6A  20F4               	addwfc	prodh,w,c
   430   00FE6C  6EDA               	movwf	fsr2h,c
   431   00FE6E  CFDE F026          	movff	postinc2,??_gpio_pin_wrt_logic+3
   432   00FE72  CFDD F027          	movff	postdec2,??_gpio_pin_wrt_logic+4
   433   00FE76  C026  FFD9         	movff	??_gpio_pin_wrt_logic+3,fsr2l
   434   00FE7A  C027  FFDA         	movff	??_gpio_pin_wrt_logic+4,fsr2h
   435   00FE7E  5024               	movf	(??_gpio_pin_wrt_logic+1)^0,w,c
   436   00FE80  12DF               	iorwf	indf2,f,c
   437                           
   438                           ;MCAL_Layer/GPIO/hal_gpio.c: 70:                 break;
   439   00FE82  EF5A  F07F         	goto	l1035
   440   00FE86                     l1031:
   441                           
   442                           ;MCAL_Layer/GPIO/hal_gpio.c: 73:         }
   443   00FE86  EF5A  F07F         	goto	l1035
   444   00FE8A                     l1033:
   445   00FE8A  5022               	movf	gpio_pin_wrt_logic@logic^0,w,c
   446   00FE8C  6E23               	movwf	??_gpio_pin_wrt_logic^0,c
   447   00FE8E  6A24               	clrf	(??_gpio_pin_wrt_logic+1)^0,c
   448                           
   449                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   450                           ; Switch size 1, requested type "simple"
   451                           ; Number of cases is 1, Range of values is 0 to 0
   452                           ; switch strategies available:
   453                           ; Name         Instructions Cycles
   454                           ; simple_byte            4     3 (average)
   455                           ;	Chosen strategy is simple_byte
   456   00FE90  5024               	movf	(??_gpio_pin_wrt_logic+1)^0,w,c
   457   00FE92  0A00               	xorlw	0	; case 0
   458   00FE94  B4D8               	btfsc	status,2,c
   459   00FE96  EF4F  F07F         	goto	l1069
   460   00FE9A  EF43  F07F         	goto	l1031
   461   00FE9E                     l1069:
   462                           
   463                           ; Switch size 1, requested type "simple"
   464                           ; Number of cases is 2, Range of values is 0 to 1
   465                           ; switch strategies available:
   466                           ; Name         Instructions Cycles
   467                           ; simple_byte            7     4 (average)
   468                           ;	Chosen strategy is simple_byte
   469   00FE9E  5023               	movf	??_gpio_pin_wrt_logic^0,w,c
   470   00FEA0  0A00               	xorlw	0	; case 0
   471   00FEA2  B4D8               	btfsc	status,2,c
   472   00FEA4  EFE4  F07E         	goto	l1027
   473   00FEA8  0A01               	xorlw	1	; case 1
   474   00FEAA  B4D8               	btfsc	status,2,c
   475   00FEAC  EF15  F07F         	goto	l1029
   476   00FEB0  EF43  F07F         	goto	l1031
   477   00FEB4                     l1035:
   478                           
   479                           ;MCAL_Layer/GPIO/hal_gpio.c: 74:         retVal = (Std_ReturnType)0x01;;
   480   00FEB4  0E01               	movlw	1
   481   00FEB6  6E29               	movwf	gpio_pin_wrt_logic@retVal^0,c
   482   00FEB8                     l70:
   483                           
   484                           ;MCAL_Layer/GPIO/hal_gpio.c: 76:     return retVal;
   485   00FEB8  5029               	movf	gpio_pin_wrt_logic@retVal^0,w,c
   486   00FEBA  0012               	return		;funcret
   487   00FEBC                     __end_of_gpio_pin_wrt_logic:
   488                           	callstack 0
   489                           
   490 ;; *************** function _gpio_pin_direction_init *****************
   491 ;; Defined at:
   492 ;;		line 25 in file "MCAL_Layer/GPIO/hal_gpio.c"
   493 ;; Parameters:    Size  Location     Type
   494 ;;  pin_config      2    0[COMRAM] PTR const struct .
   495 ;;		 -> test(1), 
   496 ;; Auto vars:     Size  Location     Type
   497 ;;  retVal          1    8[COMRAM] unsigned char 
   498 ;; Return value:  Size  Location     Type
   499 ;;                  1    wreg      unsigned char 
   500 ;; Registers used:
   501 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   502 ;; Tracked objects:
   503 ;;		On entry : 0/0
   504 ;;		On exit  : 0/0
   505 ;;		Unchanged: 0/0
   506 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   507 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   508 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   509 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   510 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   511 ;;Total ram usage:        9 bytes
   512 ;; Hardware stack levels used: 1
   513 ;; This function calls:
   514 ;;		Nothing
   515 ;; This function is called by:
   516 ;;		_main
   517 ;;		_gpio_pin_init
   518 ;; This function uses a non-reentrant model
   519 ;;
   520                           
   521                           	psect	text2
   522   00FEBC                     __ptext2:
   523                           	callstack 0
   524   00FEBC                     _gpio_pin_direction_init:
   525                           	callstack 30
   526   00FEBC                     
   527                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     Std_ReturnType retVal = (Std_ReturnType)0x01;;
   528   00FEBC  0E01               	movlw	1
   529   00FEBE  6E28               	movwf	gpio_pin_direction_init@retVal^0,c
   530   00FEC0                     
   531                           ;MCAL_Layer/GPIO/hal_gpio.c: 27:     if((((void*)0) == pin_config) || (pin_config->pin >
      +                           8 - 1)){
   532   00FEC0  5020               	movf	gpio_pin_direction_init@pin_config^0,w,c
   533   00FEC2  1021               	iorwf	(gpio_pin_direction_init@pin_config+1)^0,w,c
   534   00FEC4  B4D8               	btfsc	status,2,c
   535   00FEC6  EF67  F07F         	goto	u311
   536   00FECA  EF69  F07F         	goto	u310
   537   00FECE                     u311:
   538   00FECE  EF7A  F07F         	goto	l999
   539   00FED2                     u310:
   540   00FED2  C020  FFD9         	movff	gpio_pin_direction_init@pin_config,fsr2l
   541   00FED6  C021  FFDA         	movff	gpio_pin_direction_init@pin_config+1,fsr2h
   542   00FEDA  30DF               	rrcf	223,w,c
   543   00FEDC  32E8               	rrcf	wreg,f,c
   544   00FEDE  32E8               	rrcf	wreg,f,c
   545   00FEE0  0B07               	andlw	7
   546   00FEE2  6E22               	movwf	??_gpio_pin_direction_init^0,c
   547   00FEE4  0E07               	movlw	7
   548   00FEE6  6422               	cpfsgt	??_gpio_pin_direction_init^0,c
   549   00FEE8  EF78  F07F         	goto	u321
   550   00FEEC  EF7A  F07F         	goto	u320
   551   00FEF0                     u321:
   552   00FEF0  EFDD  F07F         	goto	l1009
   553   00FEF4                     u320:
   554   00FEF4                     l999:
   555                           
   556                           ;MCAL_Layer/GPIO/hal_gpio.c: 28:         retVal = (Std_ReturnType)0x00;;
   557   00FEF4  0E00               	movlw	0
   558   00FEF6  6E28               	movwf	gpio_pin_direction_init@retVal^0,c
   559                           
   560                           ;MCAL_Layer/GPIO/hal_gpio.c: 29:     }
   561   00FEF8  EFFE  F07F         	goto	l1011
   562   00FEFC                     l1001:
   563                           
   564                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:             (*tris_regs[pin_config->port] &= ~((uint8)0
      +                          x01<<pin_config->pin));
   565   00FEFC  C020  FFD9         	movff	gpio_pin_direction_init@pin_config,fsr2l
   566   00FF00  C021  FFDA         	movff	gpio_pin_direction_init@pin_config+1,fsr2h
   567   00FF04  30DF               	rrcf	223,w,c
   568   00FF06  32E8               	rrcf	wreg,f,c
   569   00FF08  32E8               	rrcf	wreg,f,c
   570   00FF0A  0B07               	andlw	7
   571   00FF0C  6E22               	movwf	??_gpio_pin_direction_init^0,c
   572   00FF0E  0E01               	movlw	1
   573   00FF10  6E23               	movwf	(??_gpio_pin_direction_init+1)^0,c
   574   00FF12  2A22               	incf	??_gpio_pin_direction_init^0,f,c
   575   00FF14  EF8E  F07F         	goto	u334
   576   00FF18                     u335:
   577   00FF18  90D8               	bcf	status,0,c
   578   00FF1A  3623               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
   579   00FF1C                     u334:
   580   00FF1C  2E22               	decfsz	??_gpio_pin_direction_init^0,f,c
   581   00FF1E  EF8C  F07F         	goto	u335
   582   00FF22  5023               	movf	(??_gpio_pin_direction_init+1)^0,w,c
   583   00FF24  0AFF               	xorlw	255
   584   00FF26  6E24               	movwf	(??_gpio_pin_direction_init+2)^0,c
   585   00FF28  C020  FFD9         	movff	gpio_pin_direction_init@pin_config,fsr2l
   586   00FF2C  C021  FFDA         	movff	gpio_pin_direction_init@pin_config+1,fsr2h
   587   00FF30  50DF               	movf	223,w,c
   588   00FF32  0B07               	andlw	7
   589   00FF34  6E25               	movwf	(??_gpio_pin_direction_init+3)^0,c
   590   00FF36  5025               	movf	(??_gpio_pin_direction_init+3)^0,w,c
   591   00FF38  0D02               	mullw	2
   592   00FF3A  0E15               	movlw	low _tris_regs
   593   00FF3C  24F3               	addwf	243,w,c
   594   00FF3E  6ED9               	movwf	fsr2l,c
   595   00FF40  0E00               	movlw	high _tris_regs
   596   00FF42  20F4               	addwfc	prodh,w,c
   597   00FF44  6EDA               	movwf	fsr2h,c
   598   00FF46  CFDE F026          	movff	postinc2,??_gpio_pin_direction_init+4
   599   00FF4A  CFDD F027          	movff	postdec2,??_gpio_pin_direction_init+5
   600   00FF4E  C026  FFD9         	movff	??_gpio_pin_direction_init+4,fsr2l
   601   00FF52  C027  FFDA         	movff	??_gpio_pin_direction_init+5,fsr2h
   602   00FF56  5024               	movf	(??_gpio_pin_direction_init+2)^0,w,c
   603   00FF58  16DF               	andwf	indf2,f,c
   604                           
   605                           ;MCAL_Layer/GPIO/hal_gpio.c: 35:             break;
   606   00FF5A  EFFE  F07F         	goto	l1011
   607   00FF5E                     l1003:
   608                           
   609                           ;MCAL_Layer/GPIO/hal_gpio.c: 37:             (*tris_regs[pin_config->port] |= ((uint8)0x
      +                          01<<pin_config->pin));
   610   00FF5E  C020  FFD9         	movff	gpio_pin_direction_init@pin_config,fsr2l
   611   00FF62  C021  FFDA         	movff	gpio_pin_direction_init@pin_config+1,fsr2h
   612   00FF66  30DF               	rrcf	223,w,c
   613   00FF68  32E8               	rrcf	wreg,f,c
   614   00FF6A  32E8               	rrcf	wreg,f,c
   615   00FF6C  0B07               	andlw	7
   616   00FF6E  6E22               	movwf	??_gpio_pin_direction_init^0,c
   617   00FF70  0E01               	movlw	1
   618   00FF72  6E23               	movwf	(??_gpio_pin_direction_init+1)^0,c
   619   00FF74  2A22               	incf	??_gpio_pin_direction_init^0,f,c
   620   00FF76  EFBF  F07F         	goto	u344
   621   00FF7A                     u345:
   622   00FF7A  90D8               	bcf	status,0,c
   623   00FF7C  3623               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
   624   00FF7E                     u344:
   625   00FF7E  2E22               	decfsz	??_gpio_pin_direction_init^0,f,c
   626   00FF80  EFBD  F07F         	goto	u345
   627   00FF84  C020  FFD9         	movff	gpio_pin_direction_init@pin_config,fsr2l
   628   00FF88  C021  FFDA         	movff	gpio_pin_direction_init@pin_config+1,fsr2h
   629   00FF8C  50DF               	movf	223,w,c
   630   00FF8E  0B07               	andlw	7
   631   00FF90  6E24               	movwf	(??_gpio_pin_direction_init+2)^0,c
   632   00FF92  5024               	movf	(??_gpio_pin_direction_init+2)^0,w,c
   633   00FF94  0D02               	mullw	2
   634   00FF96  0E15               	movlw	low _tris_regs
   635   00FF98  24F3               	addwf	243,w,c
   636   00FF9A  6ED9               	movwf	fsr2l,c
   637   00FF9C  0E00               	movlw	high _tris_regs
   638   00FF9E  20F4               	addwfc	prodh,w,c
   639   00FFA0  6EDA               	movwf	fsr2h,c
   640   00FFA2  CFDE F025          	movff	postinc2,??_gpio_pin_direction_init+3
   641   00FFA6  CFDD F026          	movff	postdec2,??_gpio_pin_direction_init+4
   642   00FFAA  C025  FFD9         	movff	??_gpio_pin_direction_init+3,fsr2l
   643   00FFAE  C026  FFDA         	movff	??_gpio_pin_direction_init+4,fsr2h
   644   00FFB2  5023               	movf	(??_gpio_pin_direction_init+1)^0,w,c
   645   00FFB4  12DF               	iorwf	indf2,f,c
   646                           
   647                           ;MCAL_Layer/GPIO/hal_gpio.c: 38:             break;
   648   00FFB6  EFFE  F07F         	goto	l1011
   649   00FFBA                     l1009:
   650   00FFBA  C020  FFD9         	movff	gpio_pin_direction_init@pin_config,fsr2l
   651   00FFBE  C021  FFDA         	movff	gpio_pin_direction_init@pin_config+1,fsr2h
   652   00FFC2  BCDF               	btfsc	indf2,6,c
   653   00FFC4  EFE6  F07F         	goto	u351
   654   00FFC8  EFE9  F07F         	goto	u350
   655   00FFCC                     u351:
   656   00FFCC  0E01               	movlw	1
   657   00FFCE  EFEA  F07F         	goto	u360
   658   00FFD2                     u350:
   659   00FFD2  0E00               	movlw	0
   660   00FFD4                     u360:
   661   00FFD4  6E22               	movwf	??_gpio_pin_direction_init^0,c
   662   00FFD6  6A23               	clrf	(??_gpio_pin_direction_init+1)^0,c
   663                           
   664                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   665                           ; Switch size 1, requested type "simple"
   666                           ; Number of cases is 1, Range of values is 0 to 0
   667                           ; switch strategies available:
   668                           ; Name         Instructions Cycles
   669                           ; simple_byte            4     3 (average)
   670                           ;	Chosen strategy is simple_byte
   671   00FFD8  5023               	movf	(??_gpio_pin_direction_init+1)^0,w,c
   672   00FFDA  0A00               	xorlw	0	; case 0
   673   00FFDC  B4D8               	btfsc	status,2,c
   674   00FFDE  EFF3  F07F         	goto	l1071
   675   00FFE2  EF7A  F07F         	goto	l999
   676   00FFE6                     l1071:
   677                           
   678                           ; Switch size 1, requested type "simple"
   679                           ; Number of cases is 2, Range of values is 0 to 1
   680                           ; switch strategies available:
   681                           ; Name         Instructions Cycles
   682                           ; simple_byte            7     4 (average)
   683                           ;	Chosen strategy is simple_byte
   684   00FFE6  5022               	movf	??_gpio_pin_direction_init^0,w,c
   685   00FFE8  0A00               	xorlw	0	; case 0
   686   00FFEA  B4D8               	btfsc	status,2,c
   687   00FFEC  EF7E  F07F         	goto	l1001
   688   00FFF0  0A01               	xorlw	1	; case 1
   689   00FFF2  B4D8               	btfsc	status,2,c
   690   00FFF4  EFAF  F07F         	goto	l1003
   691   00FFF8  EF7A  F07F         	goto	l999
   692   00FFFC                     l1011:
   693                           
   694                           ;MCAL_Layer/GPIO/hal_gpio.c: 44:     return retVal;
   695   00FFFC  5028               	movf	gpio_pin_direction_init@retVal^0,w,c
   696   00FFFE  0012               	return		;funcret
   697   010000                     __end_of_gpio_pin_direction_init:
   698                           	callstack 0
   699   000000                     
   700                           	psect	rparam
   701   000000                     
   702                           	psect	config
   703                           
   704                           ; Padding undefined space
   705   300000                     	org	3145728
   706   300000  FF                 	db	255
   707                           
   708                           ;Config register CONFIG1H @ 0x300001
   709                           ;	Oscillator Selection bits
   710                           ;	OSC = HS, HS oscillator
   711                           ;	Fail-Safe Clock Monitor Enable bit
   712                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   713                           ;	Internal/External Oscillator Switchover bit
   714                           ;	IESO = OFF, Oscillator Switchover mode disabled
   715   300001                     	org	3145729
   716   300001  02                 	db	2
   717                           
   718                           ;Config register CONFIG2L @ 0x300002
   719                           ;	Power-up Timer Enable bit
   720                           ;	PWRT = OFF, PWRT disabled
   721                           ;	Brown-out Reset Enable bits
   722                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   723                           ;	Brown Out Reset Voltage bits
   724                           ;	BORV = 1, 
   725   300002                     	org	3145730
   726   300002  09                 	db	9
   727                           
   728                           ;Config register CONFIG2H @ 0x300003
   729                           ;	Watchdog Timer Enable bit
   730                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   731                           ;	Watchdog Timer Postscale Select bits
   732                           ;	WDTPS = 32768, 1:32768
   733   300003                     	org	3145731
   734   300003  1E                 	db	30
   735                           
   736                           ; Padding undefined space
   737   300004                     	org	3145732
   738   300004  FF                 	db	255
   739                           
   740                           ;Config register CONFIG3H @ 0x300005
   741                           ;	CCP2 MUX bit
   742                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   743                           ;	PORTB A/D Enable bit
   744                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   745                           ;	Low-Power Timer1 Oscillator Enable bit
   746                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   747                           ;	MCLR Pin Enable bit
   748                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   749   300005                     	org	3145733
   750   300005  81                 	db	129
   751                           
   752                           ;Config register CONFIG4L @ 0x300006
   753                           ;	Stack Full/Underflow Reset Enable bit
   754                           ;	STVREN = ON, Stack full/underflow will cause Reset
   755                           ;	Single-Supply ICSP Enable bit
   756                           ;	LVP = OFF, Single-Supply ICSP disabled
   757                           ;	Extended Instruction Set Enable bit
   758                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   759                           ;	Background Debugger Enable bit
   760                           ;	DEBUG = 0x1, unprogrammed default
   761   300006                     	org	3145734
   762   300006  81                 	db	129
   763                           
   764                           ; Padding undefined space
   765   300007                     	org	3145735
   766   300007  FF                 	db	255
   767                           
   768                           ;Config register CONFIG5L @ 0x300008
   769                           ;	Code Protection bit
   770                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   771                           ;	Code Protection bit
   772                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   773                           ;	Code Protection bit
   774                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   775                           ;	Code Protection bit
   776                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   777   300008                     	org	3145736
   778   300008  0F                 	db	15
   779                           
   780                           ;Config register CONFIG5H @ 0x300009
   781                           ;	Boot Block Code Protection bit
   782                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   783                           ;	Data EEPROM Code Protection bit
   784                           ;	CPD = OFF, Data EEPROM not code-protected
   785   300009                     	org	3145737
   786   300009  C0                 	db	192
   787                           
   788                           ;Config register CONFIG6L @ 0x30000A
   789                           ;	Write Protection bit
   790                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   791                           ;	Write Protection bit
   792                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   793                           ;	Write Protection bit
   794                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   795                           ;	Write Protection bit
   796                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   797   30000A                     	org	3145738
   798   30000A  0F                 	db	15
   799                           
   800                           ;Config register CONFIG6H @ 0x30000B
   801                           ;	Configuration Register Write Protection bit
   802                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   803                           ;	Boot Block Write Protection bit
   804                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   805                           ;	Data EEPROM Write Protection bit
   806                           ;	WRTD = OFF, Data EEPROM not write-protected
   807   30000B                     	org	3145739
   808   30000B  E0                 	db	224
   809                           
   810                           ;Config register CONFIG7L @ 0x30000C
   811                           ;	Table Read Protection bit
   812                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   813                           ;	Table Read Protection bit
   814                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   815                           ;	Table Read Protection bit
   816                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   817                           ;	Table Read Protection bit
   818                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   819   30000C                     	org	3145740
   820   30000C  0F                 	db	15
   821                           
   822                           ;Config register CONFIG7H @ 0x30000D
   823                           ;	Boot Block Table Read Protection bit
   824                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   825   30000D                     	org	3145741
   826   30000D  40                 	db	64
   827                           tosu	equ	0xFFF
   828                           tosh	equ	0xFFE
   829                           tosl	equ	0xFFD
   830                           stkptr	equ	0xFFC
   831                           pclatu	equ	0xFFB
   832                           pclath	equ	0xFFA
   833                           pcl	equ	0xFF9
   834                           tblptru	equ	0xFF8
   835                           tblptrh	equ	0xFF7
   836                           tblptrl	equ	0xFF6
   837                           tablat	equ	0xFF5
   838                           prodh	equ	0xFF4
   839                           prodl	equ	0xFF3
   840                           indf0	equ	0xFEF
   841                           postinc0	equ	0xFEE
   842                           postdec0	equ	0xFED
   843                           preinc0	equ	0xFEC
   844                           plusw0	equ	0xFEB
   845                           fsr0h	equ	0xFEA
   846                           fsr0l	equ	0xFE9
   847                           wreg	equ	0xFE8
   848                           indf1	equ	0xFE7
   849                           postinc1	equ	0xFE6
   850                           postdec1	equ	0xFE5
   851                           preinc1	equ	0xFE4
   852                           plusw1	equ	0xFE3
   853                           fsr1h	equ	0xFE2
   854                           fsr1l	equ	0xFE1
   855                           bsr	equ	0xFE0
   856                           indf2	equ	0xFDF
   857                           postinc2	equ	0xFDE
   858                           postdec2	equ	0xFDD
   859                           preinc2	equ	0xFDC
   860                           plusw2	equ	0xFDB
   861                           fsr2h	equ	0xFDA
   862                           fsr2l	equ	0xFD9
   863                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     11      42
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_wrt_logic@pin_config	PTR const struct . size(2) Largest target is 1
		 -> test(COMRAM[1]), 

    gpio_pin_direction_init@pin_config	PTR const struct . size(2) Largest target is 1
		 -> test(COMRAM[1]), 

    lat_regs	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    port_regs	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    tris_regs	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_wrt_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0     967
                                             10 COMRAM     1     1      0
            _gpio_pin_direction_init
                 _gpio_pin_wrt_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_wrt_logic                                  10     7      3     636
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_init                              9     7      2     331
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_init
   _gpio_pin_wrt_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      B      2A       1       33.1%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2A      39        0.0%
DATA                 0      0      2A       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Jul 25 04:00:08 2023

          gpio_pin_wrt_logic@logic 0022                                 l13 FD48  
                               l70 FEB8                                 l64 FFFE  
                               l76 FEBA           gpio_pin_wrt_logic@retVal 0029  
                              l993 FEBC                                l995 FEC0  
                              l997 FED2                                l999 FEF4  
                              u310 FED2                                u311 FECE  
                              u320 FEF4                                u321 FEF0  
                              u404 FE4A                                u405 FE46  
                              u350 FFD2                                u334 FF1C  
                              u351 FFCC                                u335 FF18  
                              u360 FFD4                                u344 FF7E  
                              u345 FF7A                                u370 FD9E  
                              u371 FD9A                                u380 FDC0  
                              u381 FDBC                                u437 FD5E  
                              u447 FD7C                                u394 FDE8  
                              u395 FDE4                                prod 0FF3  
                              wreg 0FE8                               l1001 FEFC  
                             l1003 FF5E                               l1011 FFFC  
                             l1021 FD8C                               l1031 FE86  
                             l1023 FD9E                               l1009 FFBA  
                             l1033 FE8A                               l1025 FDC0  
                             l1035 FEB4                               l1027 FDC8  
                             l1019 FD8C                               l1043 FD3C  
                             l1029 FE2A                               l1045 FD58  
                             l1071 FFE6                               l1047 FD66  
                             l1069 FE9E                               _LATA 0F89  
                             _LATB 0F8A                               _LATC 0F8B  
                             _LATD 0F8C                               _LATE 0F8D  
                             _main FD3C                               _test 001F  
                             fsr2h 0FDA                               indf2 0FDF  
                             fsr1l 0FE1                               fsr2l 0FD9  
         ?_gpio_pin_direction_init 0020                               prodl 0FF3  
                             start 0000                       ___param_bank 0000  
                            ?_main 0020                              _PORTA 0F80  
                            _PORTB 0F81                              _PORTC 0F82  
                            _PORTD 0F83                              _PORTE 0F84  
                            _TRISA 0F92                              _TRISB 0F93  
                            _TRISC 0F94                              _TRISD 0F95  
                            _TRISE 0F96                              tablat 0FF5  
                            status 0FD8                    __initialization FD12  
                     __end_of_main FD8C                             ??_main 002A  
                    __activetblptr 0002                             isa$std 0001  
                     __pdataCOMRAM 0001                             tblptrh 0FF7  
                           tblptrl 0FF6                             tblptru 0FF8  
                       __accesstop 0080            __end_of__initialization FD32  
                    ___rparam_used 0001                     __pcstackCOMRAM 0020  
                          __Hparam 0000                            __Lparam 0000  
                          __pcinit FD12                            __ramtop 1000  
                          __ptext0 FD3C                            __ptext1 FD8C  
                          __ptext2 FEBC               end_of_initialization FD32  
                    __Lmediumconst 0000                            postdec1 0FE5  
                          postdec2 0FDD                            postinc0 0FEE  
                          postinc2 0FDE         __end_of_gpio_pin_wrt_logic FEBC  
gpio_pin_direction_init@pin_config 0020            _gpio_pin_direction_init FEBC  
                    __pidataCOMRAM FCF3                start_initialization FD12  
        ??_gpio_pin_direction_init 0022                          _port_regs 000B  
                        _tris_regs 0015    __end_of_gpio_pin_direction_init 0000  
               _gpio_pin_wrt_logic FD8C                          copy_data0 FD26  
              ?_gpio_pin_wrt_logic 0020                           __Hrparam 0000  
                         __Lrparam 0000               ??_gpio_pin_wrt_logic 0023  
                         _lat_regs 0001                           isa$xinst 0000  
    gpio_pin_direction_init@retVal 0028       gpio_pin_wrt_logic@pin_config 0020  
