
STM32F405_DJI_rpi_shield.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076e4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800786c  0800786c  0001786c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078d8  080078d8  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  080078d8  080078d8  000178d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078e0  080078e0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078e0  080078e0  000178e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078e4  080078e4  000178e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080078e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  20000088  08007970  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  200006c0  08007970  000206c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015dfa  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000314d  00000000  00000000  00035eb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001438  00000000  00000000  00039000  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012c0  00000000  00000000  0003a438  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00005744  00000000  00000000  0003b6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011595  00000000  00000000  00040e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce9c6  00000000  00000000  000523d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120d97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005864  00000000  00000000  00120e14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007854 	.word	0x08007854

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	08007854 	.word	0x08007854

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b972 	b.w	8000d00 <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	4604      	mov	r4, r0
 8000a3c:	4688      	mov	r8, r1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d14b      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a42:	428a      	cmp	r2, r1
 8000a44:	4615      	mov	r5, r2
 8000a46:	d967      	bls.n	8000b18 <__udivmoddi4+0xe4>
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	b14a      	cbz	r2, 8000a62 <__udivmoddi4+0x2e>
 8000a4e:	f1c2 0720 	rsb	r7, r2, #32
 8000a52:	fa01 f302 	lsl.w	r3, r1, r2
 8000a56:	fa20 f707 	lsr.w	r7, r0, r7
 8000a5a:	4095      	lsls	r5, r2
 8000a5c:	ea47 0803 	orr.w	r8, r7, r3
 8000a60:	4094      	lsls	r4, r2
 8000a62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a66:	0c23      	lsrs	r3, r4, #16
 8000a68:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a6c:	fa1f fc85 	uxth.w	ip, r5
 8000a70:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a74:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a78:	fb07 f10c 	mul.w	r1, r7, ip
 8000a7c:	4299      	cmp	r1, r3
 8000a7e:	d909      	bls.n	8000a94 <__udivmoddi4+0x60>
 8000a80:	18eb      	adds	r3, r5, r3
 8000a82:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a86:	f080 811b 	bcs.w	8000cc0 <__udivmoddi4+0x28c>
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	f240 8118 	bls.w	8000cc0 <__udivmoddi4+0x28c>
 8000a90:	3f02      	subs	r7, #2
 8000a92:	442b      	add	r3, r5
 8000a94:	1a5b      	subs	r3, r3, r1
 8000a96:	b2a4      	uxth	r4, r4
 8000a98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000aa0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aa4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aa8:	45a4      	cmp	ip, r4
 8000aaa:	d909      	bls.n	8000ac0 <__udivmoddi4+0x8c>
 8000aac:	192c      	adds	r4, r5, r4
 8000aae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ab2:	f080 8107 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000ab6:	45a4      	cmp	ip, r4
 8000ab8:	f240 8104 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000abc:	3802      	subs	r0, #2
 8000abe:	442c      	add	r4, r5
 8000ac0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ac4:	eba4 040c 	sub.w	r4, r4, ip
 8000ac8:	2700      	movs	r7, #0
 8000aca:	b11e      	cbz	r6, 8000ad4 <__udivmoddi4+0xa0>
 8000acc:	40d4      	lsrs	r4, r2
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad4:	4639      	mov	r1, r7
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d909      	bls.n	8000af2 <__udivmoddi4+0xbe>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80eb 	beq.w	8000cba <__udivmoddi4+0x286>
 8000ae4:	2700      	movs	r7, #0
 8000ae6:	e9c6 0100 	strd	r0, r1, [r6]
 8000aea:	4638      	mov	r0, r7
 8000aec:	4639      	mov	r1, r7
 8000aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af2:	fab3 f783 	clz	r7, r3
 8000af6:	2f00      	cmp	r7, #0
 8000af8:	d147      	bne.n	8000b8a <__udivmoddi4+0x156>
 8000afa:	428b      	cmp	r3, r1
 8000afc:	d302      	bcc.n	8000b04 <__udivmoddi4+0xd0>
 8000afe:	4282      	cmp	r2, r0
 8000b00:	f200 80fa 	bhi.w	8000cf8 <__udivmoddi4+0x2c4>
 8000b04:	1a84      	subs	r4, r0, r2
 8000b06:	eb61 0303 	sbc.w	r3, r1, r3
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	4698      	mov	r8, r3
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d0e0      	beq.n	8000ad4 <__udivmoddi4+0xa0>
 8000b12:	e9c6 4800 	strd	r4, r8, [r6]
 8000b16:	e7dd      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000b18:	b902      	cbnz	r2, 8000b1c <__udivmoddi4+0xe8>
 8000b1a:	deff      	udf	#255	; 0xff
 8000b1c:	fab2 f282 	clz	r2, r2
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	f040 808f 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b26:	1b49      	subs	r1, r1, r5
 8000b28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b2c:	fa1f f885 	uxth.w	r8, r5
 8000b30:	2701      	movs	r7, #1
 8000b32:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b36:	0c23      	lsrs	r3, r4, #16
 8000b38:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b40:	fb08 f10c 	mul.w	r1, r8, ip
 8000b44:	4299      	cmp	r1, r3
 8000b46:	d907      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b48:	18eb      	adds	r3, r5, r3
 8000b4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4299      	cmp	r1, r3
 8000b52:	f200 80cd 	bhi.w	8000cf0 <__udivmoddi4+0x2bc>
 8000b56:	4684      	mov	ip, r0
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	b2a3      	uxth	r3, r4
 8000b5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b60:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b64:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b68:	fb08 f800 	mul.w	r8, r8, r0
 8000b6c:	45a0      	cmp	r8, r4
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x14c>
 8000b70:	192c      	adds	r4, r5, r4
 8000b72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x14a>
 8000b78:	45a0      	cmp	r8, r4
 8000b7a:	f200 80b6 	bhi.w	8000cea <__udivmoddi4+0x2b6>
 8000b7e:	4618      	mov	r0, r3
 8000b80:	eba4 0408 	sub.w	r4, r4, r8
 8000b84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b88:	e79f      	b.n	8000aca <__udivmoddi4+0x96>
 8000b8a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b8e:	40bb      	lsls	r3, r7
 8000b90:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b94:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b98:	fa01 f407 	lsl.w	r4, r1, r7
 8000b9c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ba0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ba4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ba8:	4325      	orrs	r5, r4
 8000baa:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bae:	0c2c      	lsrs	r4, r5, #16
 8000bb0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bb4:	fa1f fa8e 	uxth.w	sl, lr
 8000bb8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bbc:	fb09 f40a 	mul.w	r4, r9, sl
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	fa02 f207 	lsl.w	r2, r2, r7
 8000bc6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1e 0303 	adds.w	r3, lr, r3
 8000bd0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000bd4:	f080 8087 	bcs.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f240 8084 	bls.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bde:	f1a9 0902 	sub.w	r9, r9, #2
 8000be2:	4473      	add	r3, lr
 8000be4:	1b1b      	subs	r3, r3, r4
 8000be6:	b2ad      	uxth	r5, r5
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000bf4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000bf8:	45a2      	cmp	sl, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1e 0404 	adds.w	r4, lr, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	d26b      	bcs.n	8000cde <__udivmoddi4+0x2aa>
 8000c06:	45a2      	cmp	sl, r4
 8000c08:	d969      	bls.n	8000cde <__udivmoddi4+0x2aa>
 8000c0a:	3802      	subs	r0, #2
 8000c0c:	4474      	add	r4, lr
 8000c0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c12:	fba0 8902 	umull	r8, r9, r0, r2
 8000c16:	eba4 040a 	sub.w	r4, r4, sl
 8000c1a:	454c      	cmp	r4, r9
 8000c1c:	46c2      	mov	sl, r8
 8000c1e:	464b      	mov	r3, r9
 8000c20:	d354      	bcc.n	8000ccc <__udivmoddi4+0x298>
 8000c22:	d051      	beq.n	8000cc8 <__udivmoddi4+0x294>
 8000c24:	2e00      	cmp	r6, #0
 8000c26:	d069      	beq.n	8000cfc <__udivmoddi4+0x2c8>
 8000c28:	ebb1 050a 	subs.w	r5, r1, sl
 8000c2c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c30:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c34:	40fd      	lsrs	r5, r7
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	ea4c 0505 	orr.w	r5, ip, r5
 8000c3c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c40:	2700      	movs	r7, #0
 8000c42:	e747      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000c44:	f1c2 0320 	rsb	r3, r2, #32
 8000c48:	fa20 f703 	lsr.w	r7, r0, r3
 8000c4c:	4095      	lsls	r5, r2
 8000c4e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c52:	fa21 f303 	lsr.w	r3, r1, r3
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	4338      	orrs	r0, r7
 8000c5c:	0c01      	lsrs	r1, r0, #16
 8000c5e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c62:	fa1f f885 	uxth.w	r8, r5
 8000c66:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c6e:	fb07 f308 	mul.w	r3, r7, r8
 8000c72:	428b      	cmp	r3, r1
 8000c74:	fa04 f402 	lsl.w	r4, r4, r2
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x256>
 8000c7a:	1869      	adds	r1, r5, r1
 8000c7c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c80:	d22f      	bcs.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d92d      	bls.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c86:	3f02      	subs	r7, #2
 8000c88:	4429      	add	r1, r5
 8000c8a:	1acb      	subs	r3, r1, r3
 8000c8c:	b281      	uxth	r1, r0
 8000c8e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c92:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c96:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9a:	fb00 f308 	mul.w	r3, r0, r8
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x27e>
 8000ca2:	1869      	adds	r1, r5, r1
 8000ca4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca8:	d217      	bcs.n	8000cda <__udivmoddi4+0x2a6>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d915      	bls.n	8000cda <__udivmoddi4+0x2a6>
 8000cae:	3802      	subs	r0, #2
 8000cb0:	4429      	add	r1, r5
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cb8:	e73b      	b.n	8000b32 <__udivmoddi4+0xfe>
 8000cba:	4637      	mov	r7, r6
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	e709      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000cc0:	4607      	mov	r7, r0
 8000cc2:	e6e7      	b.n	8000a94 <__udivmoddi4+0x60>
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	e6fb      	b.n	8000ac0 <__udivmoddi4+0x8c>
 8000cc8:	4541      	cmp	r1, r8
 8000cca:	d2ab      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000ccc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cd0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cd4:	3801      	subs	r0, #1
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	e7a4      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cda:	4660      	mov	r0, ip
 8000cdc:	e7e9      	b.n	8000cb2 <__udivmoddi4+0x27e>
 8000cde:	4618      	mov	r0, r3
 8000ce0:	e795      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce2:	4667      	mov	r7, ip
 8000ce4:	e7d1      	b.n	8000c8a <__udivmoddi4+0x256>
 8000ce6:	4681      	mov	r9, r0
 8000ce8:	e77c      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cea:	3802      	subs	r0, #2
 8000cec:	442c      	add	r4, r5
 8000cee:	e747      	b.n	8000b80 <__udivmoddi4+0x14c>
 8000cf0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cf4:	442b      	add	r3, r5
 8000cf6:	e72f      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf8:	4638      	mov	r0, r7
 8000cfa:	e708      	b.n	8000b0e <__udivmoddi4+0xda>
 8000cfc:	4637      	mov	r7, r6
 8000cfe:	e6e9      	b.n	8000ad4 <__udivmoddi4+0xa0>

08000d00 <__aeabi_idiv0>:
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	ed93 7a00 	vldr	s14, [r3]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	edd3 7a00 	vldr	s15, [r3]
 8000d18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	3304      	adds	r3, #4
 8000d20:	edd3 6a00 	vldr	s13, [r3]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3304      	adds	r3, #4
 8000d28:	edd3 7a00 	vldr	s15, [r3]
 8000d2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3308      	adds	r3, #8
 8000d38:	edd3 6a00 	vldr	s13, [r3]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3308      	adds	r3, #8
 8000d40:	edd3 7a00 	vldr	s15, [r3]
 8000d44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	330c      	adds	r3, #12
 8000d50:	edd3 6a00 	vldr	s13, [r3]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	330c      	adds	r3, #12
 8000d58:	edd3 7a00 	vldr	s15, [r3]
 8000d5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d64:	eeb0 0a67 	vmov.f32	s0, s15
 8000d68:	f000 f91e 	bl	8000fa8 <invSqrt>
 8000d6c:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	edd3 7a00 	vldr	s15, [r3]
 8000d76:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d7e:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3304      	adds	r3, #4
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d92:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3308      	adds	r3, #8
 8000d9a:	edd3 7a00 	vldr	s15, [r3]
 8000d9e:	ed97 7a07 	vldr	s14, [r7, #28]
 8000da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da6:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	330c      	adds	r3, #12
 8000dae:	edd3 7a00 	vldr	s15, [r3]
 8000db2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dba:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8000dbe:	ed97 7a05 	vldr	s14, [r7, #20]
 8000dc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	edd7 6a06 	vldr	s13, [r7, #24]
 8000dce:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dda:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8000dde:	ed97 7a06 	vldr	s14, [r7, #24]
 8000de2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000de6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dea:	edd7 6a05 	vldr	s13, [r7, #20]
 8000dee:	edd7 7a05 	vldr	s15, [r7, #20]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	edd7 6a04 	vldr	s13, [r7, #16]
 8000dfe:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e0a:	edd7 6a03 	vldr	s13, [r7, #12]
 8000e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e1a:	eef0 0a67 	vmov.f32	s1, s15
 8000e1e:	eeb0 0a46 	vmov.f32	s0, s12
 8000e22:	f005 fd9b 	bl	800695c <atan2f>
 8000e26:	eef0 7a40 	vmov.f32	s15, s0
 8000e2a:	4b59      	ldr	r3, [pc, #356]	; (8000f90 <Quaternion_Update+0x28c>)
 8000e2c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8000e30:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e34:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e3c:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e40:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e50:	eeb0 0a67 	vmov.f32	s0, s15
 8000e54:	f005 fd2a 	bl	80068ac <asinf>
 8000e58:	eef0 7a40 	vmov.f32	s15, s0
 8000e5c:	eef1 7a67 	vneg.f32	s15, s15
 8000e60:	4b4c      	ldr	r3, [pc, #304]	; (8000f94 <Quaternion_Update+0x290>)
 8000e62:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8000e66:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e72:	edd7 6a04 	vldr	s13, [r7, #16]
 8000e76:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e82:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8000e86:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e92:	edd7 6a05 	vldr	s13, [r7, #20]
 8000e96:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ea2:	edd7 6a04 	vldr	s13, [r7, #16]
 8000ea6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000eaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000eb2:	edd7 6a03 	vldr	s13, [r7, #12]
 8000eb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000eba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ebe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec2:	eef0 0a67 	vmov.f32	s1, s15
 8000ec6:	eeb0 0a46 	vmov.f32	s0, s12
 8000eca:	f005 fd47 	bl	800695c <atan2f>
 8000ece:	eef0 7a40 	vmov.f32	s15, s0
 8000ed2:	4b31      	ldr	r3, [pc, #196]	; (8000f98 <Quaternion_Update+0x294>)
 8000ed4:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8000ed8:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <Quaternion_Update+0x28c>)
 8000eda:	edd3 7a00 	vldr	s15, [r3]
 8000ede:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8000f9c <Quaternion_Update+0x298>
 8000ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ee6:	4b2a      	ldr	r3, [pc, #168]	; (8000f90 <Quaternion_Update+0x28c>)
 8000ee8:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8000eec:	4b29      	ldr	r3, [pc, #164]	; (8000f94 <Quaternion_Update+0x290>)
 8000eee:	edd3 7a00 	vldr	s15, [r3]
 8000ef2:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8000f9c <Quaternion_Update+0x298>
 8000ef6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000efa:	4b26      	ldr	r3, [pc, #152]	; (8000f94 <Quaternion_Update+0x290>)
 8000efc:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8000f00:	4b25      	ldr	r3, [pc, #148]	; (8000f98 <Quaternion_Update+0x294>)
 8000f02:	edd3 7a00 	vldr	s15, [r3]
 8000f06:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8000f9c <Quaternion_Update+0x298>
 8000f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f0e:	4b22      	ldr	r3, [pc, #136]	; (8000f98 <Quaternion_Update+0x294>)
 8000f10:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8000f14:	4b20      	ldr	r3, [pc, #128]	; (8000f98 <Quaternion_Update+0x294>)
 8000f16:	edd3 7a00 	vldr	s15, [r3]
 8000f1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f22:	db0a      	blt.n	8000f3a <Quaternion_Update+0x236>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8000f24:	4b1c      	ldr	r3, [pc, #112]	; (8000f98 <Quaternion_Update+0x294>)
 8000f26:	edd3 7a00 	vldr	s15, [r3]
 8000f2a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8000fa0 <Quaternion_Update+0x29c>
 8000f2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f32:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <Quaternion_Update+0x294>)
 8000f34:	edc3 7a00 	vstr	s15, [r3]
 8000f38:	e007      	b.n	8000f4a <Quaternion_Update+0x246>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8000f3a:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <Quaternion_Update+0x294>)
 8000f3c:	edd3 7a00 	vldr	s15, [r3]
 8000f40:	eef1 7a67 	vneg.f32	s15, s15
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <Quaternion_Update+0x294>)
 8000f46:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8000f4a:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f4c:	edd3 7a00 	vldr	s15, [r3]
 8000f50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f58:	db0a      	blt.n	8000f70 <Quaternion_Update+0x26c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f5c:	edd3 7a00 	vldr	s15, [r3]
 8000f60:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000fa4 <Quaternion_Update+0x2a0>
 8000f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f6a:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8000f6e:	e00b      	b.n	8000f88 <Quaternion_Update+0x284>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000fa4 <Quaternion_Update+0x2a0>
 8000f7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f7e:	eef1 7a67 	vneg.f32	s15, s15
 8000f82:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <Quaternion_Update+0x28c>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
}
 8000f88:	bf00      	nop
 8000f8a:	3720      	adds	r7, #32
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000d4 	.word	0x200000d4
 8000f94:	200000cc 	.word	0x200000cc
 8000f98:	200000d0 	.word	0x200000d0
 8000f9c:	42652ee1 	.word	0x42652ee1
 8000fa0:	43b40000 	.word	0x43b40000
 8000fa4:	43340000 	.word	0x43340000

08000fa8 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b087      	sub	sp, #28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000fba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fbe:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	105a      	asrs	r2, r3, #1
 8000fd2:	4b12      	ldr	r3, [pc, #72]	; (800101c <invSqrt+0x74>)
 8000fd4:	1a9b      	subs	r3, r3, r2
 8000fd6:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000fe0:	ed97 7a04 	vldr	s14, [r7, #16]
 8000fe4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fe8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fec:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8000ff8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ffc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001004:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	ee07 3a90 	vmov	s15, r3
}
 800100e:	eeb0 0a67 	vmov.f32	s0, s15
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	5f3759df 	.word	0x5f3759df

08001020 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	2b01      	cmp	r3, #1
 8001032:	d101      	bne.n	8001038 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001034:	2301      	movs	r3, #1
 8001036:	e000      	b.n	800103a <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001046:	b480      	push	{r7}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	2b02      	cmp	r3, #2
 8001058:	d101      	bne.n	800105e <LL_SPI_IsActiveFlag_TXE+0x18>
 800105a:	2301      	movs	r3, #1
 800105c:	e000      	b.n	8001060 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800107c:	2b80      	cmp	r3, #128	; 0x80
 800107e:	d101      	bne.n	8001084 <LL_SPI_IsActiveFlag_BSY+0x18>
 8001080:	2301      	movs	r3, #1
 8001082:	e000      	b.n	8001086 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001092:	b480      	push	{r7}
 8001094:	b083      	sub	sp, #12
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	b2db      	uxtb	r3, r3
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	330c      	adds	r3, #12
 80010bc:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	78fa      	ldrb	r2, [r7, #3]
 80010c2:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <bno080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float bno080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	ed2d 8b02 	vpush	{d8}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	460a      	mov	r2, r1
 80010de:	80fb      	strh	r3, [r7, #6]
 80010e0:	4613      	mov	r3, r2
 80010e2:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 80010e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80010f0:	797b      	ldrb	r3, [r7, #5]
 80010f2:	425b      	negs	r3, r3
 80010f4:	ee07 3a90 	vmov	s15, r3
 80010f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010fc:	eef0 0a67 	vmov.f32	s1, s15
 8001100:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001104:	f005 fc2c 	bl	8006960 <powf>
 8001108:	eef0 7a40 	vmov.f32	s15, s0
 800110c:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001110:	eeb0 0a67 	vmov.f32	s0, s15
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	ecbd 8b02 	vpop	{d8}
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void parseCommandReport(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001126:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <parseCommandReport+0x30>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2bf1      	cmp	r3, #241	; 0xf1
 800112c:	d109      	bne.n	8001142 <parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 800112e:	4b08      	ldr	r3, [pc, #32]	; (8001150 <parseCommandReport+0x30>)
 8001130:	789b      	ldrb	r3, [r3, #2]
 8001132:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	2b07      	cmp	r3, #7
 8001138:	d103      	bne.n	8001142 <parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 800113a:	4b05      	ldr	r3, [pc, #20]	; (8001150 <parseCommandReport+0x30>)
 800113c:	795a      	ldrb	r2, [r3, #5]
 800113e:	4b05      	ldr	r3, [pc, #20]	; (8001154 <parseCommandReport+0x34>)
 8001140:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000128 	.word	0x20000128
 8001154:	200001ab 	.word	0x200001ab

08001158 <parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void parseInputReport(void)
{
 8001158:	b480      	push	{r7}
 800115a:	b087      	sub	sp, #28
 800115c:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 800115e:	4b81      	ldr	r3, [pc, #516]	; (8001364 <parseInputReport+0x20c>)
 8001160:	785b      	ldrb	r3, [r3, #1]
 8001162:	021b      	lsls	r3, r3, #8
 8001164:	b21a      	sxth	r2, r3
 8001166:	4b7f      	ldr	r3, [pc, #508]	; (8001364 <parseInputReport+0x20c>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8001170:	8a3b      	ldrh	r3, [r7, #16]
 8001172:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001176:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001178:	8a3b      	ldrh	r3, [r7, #16]
 800117a:	3b04      	subs	r3, #4
 800117c:	b29b      	uxth	r3, r3
 800117e:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 8001180:	4b79      	ldr	r3, [pc, #484]	; (8001368 <parseInputReport+0x210>)
 8001182:	791b      	ldrb	r3, [r3, #4]
 8001184:	061b      	lsls	r3, r3, #24
 8001186:	4a78      	ldr	r2, [pc, #480]	; (8001368 <parseInputReport+0x210>)
 8001188:	78d2      	ldrb	r2, [r2, #3]
 800118a:	0412      	lsls	r2, r2, #16
 800118c:	4313      	orrs	r3, r2
 800118e:	4a76      	ldr	r2, [pc, #472]	; (8001368 <parseInputReport+0x210>)
 8001190:	7892      	ldrb	r2, [r2, #2]
 8001192:	0212      	lsls	r2, r2, #8
 8001194:	4313      	orrs	r3, r2
 8001196:	4a74      	ldr	r2, [pc, #464]	; (8001368 <parseInputReport+0x210>)
 8001198:	7852      	ldrb	r2, [r2, #1]
 800119a:	4313      	orrs	r3, r2
 800119c:	4a73      	ldr	r2, [pc, #460]	; (800136c <parseInputReport+0x214>)
 800119e:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80011a0:	4b71      	ldr	r3, [pc, #452]	; (8001368 <parseInputReport+0x210>)
 80011a2:	79db      	ldrb	r3, [r3, #7]
 80011a4:	f003 0303 	and.w	r3, r3, #3
 80011a8:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80011aa:	4b6f      	ldr	r3, [pc, #444]	; (8001368 <parseInputReport+0x210>)
 80011ac:	7a9b      	ldrb	r3, [r3, #10]
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	b21a      	sxth	r2, r3
 80011b2:	4b6d      	ldr	r3, [pc, #436]	; (8001368 <parseInputReport+0x210>)
 80011b4:	7a5b      	ldrb	r3, [r3, #9]
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	4313      	orrs	r3, r2
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 80011be:	4b6a      	ldr	r3, [pc, #424]	; (8001368 <parseInputReport+0x210>)
 80011c0:	7b1b      	ldrb	r3, [r3, #12]
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	b21a      	sxth	r2, r3
 80011c6:	4b68      	ldr	r3, [pc, #416]	; (8001368 <parseInputReport+0x210>)
 80011c8:	7adb      	ldrb	r3, [r3, #11]
 80011ca:	b21b      	sxth	r3, r3
 80011cc:	4313      	orrs	r3, r2
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 80011d2:	4b65      	ldr	r3, [pc, #404]	; (8001368 <parseInputReport+0x210>)
 80011d4:	7b9b      	ldrb	r3, [r3, #14]
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	b21a      	sxth	r2, r3
 80011da:	4b63      	ldr	r3, [pc, #396]	; (8001368 <parseInputReport+0x210>)
 80011dc:	7b5b      	ldrb	r3, [r3, #13]
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 80011ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80011f2:	2b0e      	cmp	r3, #14
 80011f4:	dd09      	ble.n	800120a <parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 80011f6:	4b5c      	ldr	r3, [pc, #368]	; (8001368 <parseInputReport+0x210>)
 80011f8:	7c1b      	ldrb	r3, [r3, #16]
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	4b5a      	ldr	r3, [pc, #360]	; (8001368 <parseInputReport+0x210>)
 8001200:	7bdb      	ldrb	r3, [r3, #15]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 800120a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800120e:	2b10      	cmp	r3, #16
 8001210:	dd09      	ble.n	8001226 <parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8001212:	4b55      	ldr	r3, [pc, #340]	; (8001368 <parseInputReport+0x210>)
 8001214:	7c9b      	ldrb	r3, [r3, #18]
 8001216:	021b      	lsls	r3, r3, #8
 8001218:	b21a      	sxth	r2, r3
 800121a:	4b53      	ldr	r3, [pc, #332]	; (8001368 <parseInputReport+0x210>)
 800121c:	7c5b      	ldrb	r3, [r3, #17]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21b      	sxth	r3, r3
 8001224:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8001226:	4b50      	ldr	r3, [pc, #320]	; (8001368 <parseInputReport+0x210>)
 8001228:	795b      	ldrb	r3, [r3, #5]
 800122a:	2b05      	cmp	r3, #5
 800122c:	d053      	beq.n	80012d6 <parseInputReport+0x17e>
 800122e:	2b05      	cmp	r3, #5
 8001230:	dc0b      	bgt.n	800124a <parseInputReport+0xf2>
 8001232:	2b02      	cmp	r3, #2
 8001234:	d033      	beq.n	800129e <parseInputReport+0x146>
 8001236:	2b02      	cmp	r3, #2
 8001238:	dc02      	bgt.n	8001240 <parseInputReport+0xe8>
 800123a:	2b01      	cmp	r3, #1
 800123c:	d013      	beq.n	8001266 <parseInputReport+0x10e>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 800123e:	e08a      	b.n	8001356 <parseInputReport+0x1fe>
	switch(shtpData[5])
 8001240:	2b03      	cmp	r3, #3
 8001242:	d03a      	beq.n	80012ba <parseInputReport+0x162>
 8001244:	2b04      	cmp	r3, #4
 8001246:	d01c      	beq.n	8001282 <parseInputReport+0x12a>
}
 8001248:	e085      	b.n	8001356 <parseInputReport+0x1fe>
	switch(shtpData[5])
 800124a:	2b13      	cmp	r3, #19
 800124c:	d05b      	beq.n	8001306 <parseInputReport+0x1ae>
 800124e:	2b13      	cmp	r3, #19
 8001250:	dc04      	bgt.n	800125c <parseInputReport+0x104>
 8001252:	2b08      	cmp	r3, #8
 8001254:	d03f      	beq.n	80012d6 <parseInputReport+0x17e>
 8001256:	2b11      	cmp	r3, #17
 8001258:	d051      	beq.n	80012fe <parseInputReport+0x1a6>
}
 800125a:	e07c      	b.n	8001356 <parseInputReport+0x1fe>
	switch(shtpData[5])
 800125c:	2b1e      	cmp	r3, #30
 800125e:	d057      	beq.n	8001310 <parseInputReport+0x1b8>
 8001260:	2bf1      	cmp	r3, #241	; 0xf1
 8001262:	d06d      	beq.n	8001340 <parseInputReport+0x1e8>
}
 8001264:	e077      	b.n	8001356 <parseInputReport+0x1fe>
			accelAccuracy = status;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	b29a      	uxth	r2, r3
 800126a:	4b41      	ldr	r3, [pc, #260]	; (8001370 <parseInputReport+0x218>)
 800126c:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800126e:	4a41      	ldr	r2, [pc, #260]	; (8001374 <parseInputReport+0x21c>)
 8001270:	89bb      	ldrh	r3, [r7, #12]
 8001272:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8001274:	4a40      	ldr	r2, [pc, #256]	; (8001378 <parseInputReport+0x220>)
 8001276:	897b      	ldrh	r3, [r7, #10]
 8001278:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 800127a:	4a40      	ldr	r2, [pc, #256]	; (800137c <parseInputReport+0x224>)
 800127c:	893b      	ldrh	r3, [r7, #8]
 800127e:	8013      	strh	r3, [r2, #0]
			break;
 8001280:	e069      	b.n	8001356 <parseInputReport+0x1fe>
			accelLinAccuracy = status;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	b29a      	uxth	r2, r3
 8001286:	4b3e      	ldr	r3, [pc, #248]	; (8001380 <parseInputReport+0x228>)
 8001288:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 800128a:	4a3e      	ldr	r2, [pc, #248]	; (8001384 <parseInputReport+0x22c>)
 800128c:	89bb      	ldrh	r3, [r7, #12]
 800128e:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001290:	4a3d      	ldr	r2, [pc, #244]	; (8001388 <parseInputReport+0x230>)
 8001292:	897b      	ldrh	r3, [r7, #10]
 8001294:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8001296:	4a3d      	ldr	r2, [pc, #244]	; (800138c <parseInputReport+0x234>)
 8001298:	893b      	ldrh	r3, [r7, #8]
 800129a:	8013      	strh	r3, [r2, #0]
			break;
 800129c:	e05b      	b.n	8001356 <parseInputReport+0x1fe>
			gyroAccuracy = status;
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	4b3b      	ldr	r3, [pc, #236]	; (8001390 <parseInputReport+0x238>)
 80012a4:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 80012a6:	4a3b      	ldr	r2, [pc, #236]	; (8001394 <parseInputReport+0x23c>)
 80012a8:	89bb      	ldrh	r3, [r7, #12]
 80012aa:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 80012ac:	4a3a      	ldr	r2, [pc, #232]	; (8001398 <parseInputReport+0x240>)
 80012ae:	897b      	ldrh	r3, [r7, #10]
 80012b0:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 80012b2:	4a3a      	ldr	r2, [pc, #232]	; (800139c <parseInputReport+0x244>)
 80012b4:	893b      	ldrh	r3, [r7, #8]
 80012b6:	8013      	strh	r3, [r2, #0]
			break;
 80012b8:	e04d      	b.n	8001356 <parseInputReport+0x1fe>
			magAccuracy = status;
 80012ba:	7bfb      	ldrb	r3, [r7, #15]
 80012bc:	b29a      	uxth	r2, r3
 80012be:	4b38      	ldr	r3, [pc, #224]	; (80013a0 <parseInputReport+0x248>)
 80012c0:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 80012c2:	4a38      	ldr	r2, [pc, #224]	; (80013a4 <parseInputReport+0x24c>)
 80012c4:	89bb      	ldrh	r3, [r7, #12]
 80012c6:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 80012c8:	4a37      	ldr	r2, [pc, #220]	; (80013a8 <parseInputReport+0x250>)
 80012ca:	897b      	ldrh	r3, [r7, #10]
 80012cc:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 80012ce:	4a37      	ldr	r2, [pc, #220]	; (80013ac <parseInputReport+0x254>)
 80012d0:	893b      	ldrh	r3, [r7, #8]
 80012d2:	8013      	strh	r3, [r2, #0]
			break;
 80012d4:	e03f      	b.n	8001356 <parseInputReport+0x1fe>
			quatAccuracy = status;
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4b35      	ldr	r3, [pc, #212]	; (80013b0 <parseInputReport+0x258>)
 80012dc:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 80012de:	4a35      	ldr	r2, [pc, #212]	; (80013b4 <parseInputReport+0x25c>)
 80012e0:	89bb      	ldrh	r3, [r7, #12]
 80012e2:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 80012e4:	4a34      	ldr	r2, [pc, #208]	; (80013b8 <parseInputReport+0x260>)
 80012e6:	897b      	ldrh	r3, [r7, #10]
 80012e8:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 80012ea:	4a34      	ldr	r2, [pc, #208]	; (80013bc <parseInputReport+0x264>)
 80012ec:	893b      	ldrh	r3, [r7, #8]
 80012ee:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 80012f0:	4a33      	ldr	r2, [pc, #204]	; (80013c0 <parseInputReport+0x268>)
 80012f2:	8afb      	ldrh	r3, [r7, #22]
 80012f4:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80012f6:	4a33      	ldr	r2, [pc, #204]	; (80013c4 <parseInputReport+0x26c>)
 80012f8:	8abb      	ldrh	r3, [r7, #20]
 80012fa:	8013      	strh	r3, [r2, #0]
			break;
 80012fc:	e02b      	b.n	8001356 <parseInputReport+0x1fe>
			stepCount = data3; //Bytes 8/9
 80012fe:	4a32      	ldr	r2, [pc, #200]	; (80013c8 <parseInputReport+0x270>)
 8001300:	893b      	ldrh	r3, [r7, #8]
 8001302:	8013      	strh	r3, [r2, #0]
			break;
 8001304:	e027      	b.n	8001356 <parseInputReport+0x1fe>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <parseInputReport+0x210>)
 8001308:	7a5a      	ldrb	r2, [r3, #9]
 800130a:	4b30      	ldr	r3, [pc, #192]	; (80013cc <parseInputReport+0x274>)
 800130c:	701a      	strb	r2, [r3, #0]
			break;
 800130e:	e022      	b.n	8001356 <parseInputReport+0x1fe>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <parseInputReport+0x210>)
 8001312:	7a9a      	ldrb	r2, [r3, #10]
 8001314:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <parseInputReport+0x278>)
 8001316:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001318:	2300      	movs	r3, #0
 800131a:	74fb      	strb	r3, [r7, #19]
 800131c:	e00c      	b.n	8001338 <parseInputReport+0x1e0>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 800131e:	7cfb      	ldrb	r3, [r7, #19]
 8001320:	f103 020b 	add.w	r2, r3, #11
 8001324:	4b2b      	ldr	r3, [pc, #172]	; (80013d4 <parseInputReport+0x27c>)
 8001326:	6819      	ldr	r1, [r3, #0]
 8001328:	7cfb      	ldrb	r3, [r7, #19]
 800132a:	440b      	add	r3, r1
 800132c:	490e      	ldr	r1, [pc, #56]	; (8001368 <parseInputReport+0x210>)
 800132e:	5c8a      	ldrb	r2, [r1, r2]
 8001330:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001332:	7cfb      	ldrb	r3, [r7, #19]
 8001334:	3301      	adds	r3, #1
 8001336:	74fb      	strb	r3, [r7, #19]
 8001338:	7cfb      	ldrb	r3, [r7, #19]
 800133a:	2b08      	cmp	r3, #8
 800133c:	d9ef      	bls.n	800131e <parseInputReport+0x1c6>
			break;
 800133e:	e00a      	b.n	8001356 <parseInputReport+0x1fe>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <parseInputReport+0x210>)
 8001342:	79db      	ldrb	r3, [r3, #7]
 8001344:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	2b07      	cmp	r3, #7
 800134a:	d103      	bne.n	8001354 <parseInputReport+0x1fc>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <parseInputReport+0x210>)
 800134e:	7a9a      	ldrb	r2, [r3, #10]
 8001350:	4b21      	ldr	r3, [pc, #132]	; (80013d8 <parseInputReport+0x280>)
 8001352:	701a      	strb	r2, [r3, #0]
			break;
 8001354:	bf00      	nop
}
 8001356:	bf00      	nop
 8001358:	371c      	adds	r7, #28
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	200000d8 	.word	0x200000d8
 8001368:	20000128 	.word	0x20000128
 800136c:	200000e4 	.word	0x200000e4
 8001370:	200001b0 	.word	0x200001b0
 8001374:	200001a8 	.word	0x200001a8
 8001378:	200001b2 	.word	0x200001b2
 800137c:	2000011a 	.word	0x2000011a
 8001380:	20000116 	.word	0x20000116
 8001384:	200000e8 	.word	0x200000e8
 8001388:	200001ac 	.word	0x200001ac
 800138c:	20000120 	.word	0x20000120
 8001390:	20000122 	.word	0x20000122
 8001394:	20000124 	.word	0x20000124
 8001398:	20000112 	.word	0x20000112
 800139c:	20000110 	.word	0x20000110
 80013a0:	200000dc 	.word	0x200000dc
 80013a4:	20000114 	.word	0x20000114
 80013a8:	200001ae 	.word	0x200001ae
 80013ac:	20000118 	.word	0x20000118
 80013b0:	200000ae 	.word	0x200000ae
 80013b4:	200000a4 	.word	0x200000a4
 80013b8:	200000a6 	.word	0x200000a6
 80013bc:	200000a8 	.word	0x200000a8
 80013c0:	200000aa 	.word	0x200000aa
 80013c4:	200000ac 	.word	0x200000ac
 80013c8:	200001b4 	.word	0x200001b4
 80013cc:	20000126 	.word	0x20000126
 80013d0:	200001aa 	.word	0x200001aa
 80013d4:	2000011c 	.word	0x2000011c
 80013d8:	200001ab 	.word	0x200001ab

080013dc <bno080_getQuatI>:

//Return the rotation vector quaternion I
float bno080_getQuatI(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatI, rotationVector_Q1);
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <bno080_getQuatI+0x24>)
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	4b07      	ldr	r3, [pc, #28]	; (8001404 <bno080_getQuatI+0x28>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	4619      	mov	r1, r3
 80013f0:	4610      	mov	r0, r2
 80013f2:	f7ff fe6d 	bl	80010d0 <bno080_qToFloat>
 80013f6:	eef0 7a40 	vmov.f32	s15, s0
}
 80013fa:	eeb0 0a67 	vmov.f32	s0, s15
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200000a4 	.word	0x200000a4
 8001404:	20000000 	.word	0x20000000

08001408 <bno080_getQuatJ>:

//Return the rotation vector quaternion J
float bno080_getQuatJ(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatJ, rotationVector_Q1);
 800140c:	4b07      	ldr	r3, [pc, #28]	; (800142c <bno080_getQuatJ+0x24>)
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	b21a      	sxth	r2, r3
 8001412:	4b07      	ldr	r3, [pc, #28]	; (8001430 <bno080_getQuatJ+0x28>)
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	4619      	mov	r1, r3
 800141c:	4610      	mov	r0, r2
 800141e:	f7ff fe57 	bl	80010d0 <bno080_qToFloat>
 8001422:	eef0 7a40 	vmov.f32	s15, s0
}
 8001426:	eeb0 0a67 	vmov.f32	s0, s15
 800142a:	bd80      	pop	{r7, pc}
 800142c:	200000a6 	.word	0x200000a6
 8001430:	20000000 	.word	0x20000000

08001434 <bno080_getQuatK>:

//Return the rotation vector quaternion K
float bno080_getQuatK(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatK, rotationVector_Q1);
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <bno080_getQuatK+0x24>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b21a      	sxth	r2, r3
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <bno080_getQuatK+0x28>)
 8001440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4619      	mov	r1, r3
 8001448:	4610      	mov	r0, r2
 800144a:	f7ff fe41 	bl	80010d0 <bno080_qToFloat>
 800144e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001452:	eeb0 0a67 	vmov.f32	s0, s15
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200000a8 	.word	0x200000a8
 800145c:	20000000 	.word	0x20000000

08001460 <bno080_getQuatReal>:

//Return the rotation vector quaternion Real
float bno080_getQuatReal(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatReal, rotationVector_Q1);
 8001464:	4b07      	ldr	r3, [pc, #28]	; (8001484 <bno080_getQuatReal+0x24>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b21a      	sxth	r2, r3
 800146a:	4b07      	ldr	r3, [pc, #28]	; (8001488 <bno080_getQuatReal+0x28>)
 800146c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	4619      	mov	r1, r3
 8001474:	4610      	mov	r0, r2
 8001476:	f7ff fe2b 	bl	80010d0 <bno080_qToFloat>
 800147a:	eef0 7a40 	vmov.f32	s15, s0
}
 800147e:	eeb0 0a67 	vmov.f32	s0, s15
 8001482:	bd80      	pop	{r7, pc}
 8001484:	200000aa 	.word	0x200000aa
 8001488:	20000000 	.word	0x20000000

0800148c <bno080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float bno080_getQuatRadianAccuracy(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	return bno080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <bno080_getQuatRadianAccuracy+0x24>)
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	b21a      	sxth	r2, r3
 8001496:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <bno080_getQuatRadianAccuracy+0x28>)
 8001498:	f9b3 3000 	ldrsh.w	r3, [r3]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	4619      	mov	r1, r3
 80014a0:	4610      	mov	r0, r2
 80014a2:	f7ff fe15 	bl	80010d0 <bno080_qToFloat>
 80014a6:	eef0 7a40 	vmov.f32	s15, s0
}
 80014aa:	eeb0 0a67 	vmov.f32	s0, s15
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200000ac 	.word	0x200000ac
 80014b4:	20000000 	.word	0x20000000

080014b8 <receivePacket_IT>:

	return 1;
}

uint8_t receivePacket_IT(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
	uint8_t incoming;

	BNO_SELECT;
 80014be:	2200      	movs	r2, #0
 80014c0:	2110      	movs	r1, #16
 80014c2:	483a      	ldr	r0, [pc, #232]	; (80015ac <receivePacket_IT+0xf4>)
 80014c4:	f002 fb06 	bl	8003ad4 <HAL_GPIO_WritePin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = LL_SPI_SendByte(0);
 80014c8:	2000      	movs	r0, #0
 80014ca:	f000 f875 	bl	80015b8 <LL_SPI_SendByte>
 80014ce:	4603      	mov	r3, r0
 80014d0:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = LL_SPI_SendByte(0);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f000 f870 	bl	80015b8 <LL_SPI_SendByte>
 80014d8:	4603      	mov	r3, r0
 80014da:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = LL_SPI_SendByte(0);
 80014dc:	2000      	movs	r0, #0
 80014de:	f000 f86b 	bl	80015b8 <LL_SPI_SendByte>
 80014e2:	4603      	mov	r3, r0
 80014e4:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = LL_SPI_SendByte(0); //Not sure if we need to store this or not
 80014e6:	2000      	movs	r0, #0
 80014e8:	f000 f866 	bl	80015b8 <LL_SPI_SendByte>
 80014ec:	4603      	mov	r3, r0
 80014ee:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 80014f0:	4a2f      	ldr	r2, [pc, #188]	; (80015b0 <receivePacket_IT+0xf8>)
 80014f2:	7b7b      	ldrb	r3, [r7, #13]
 80014f4:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 80014f6:	4a2e      	ldr	r2, [pc, #184]	; (80015b0 <receivePacket_IT+0xf8>)
 80014f8:	7b3b      	ldrb	r3, [r7, #12]
 80014fa:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 80014fc:	4a2c      	ldr	r2, [pc, #176]	; (80015b0 <receivePacket_IT+0xf8>)
 80014fe:	7afb      	ldrb	r3, [r7, #11]
 8001500:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001502:	4a2b      	ldr	r2, [pc, #172]	; (80015b0 <receivePacket_IT+0xf8>)
 8001504:	7abb      	ldrb	r3, [r7, #10]
 8001506:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001508:	7b3b      	ldrb	r3, [r7, #12]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b21a      	sxth	r2, r3
 800150e:	7b7b      	ldrb	r3, [r7, #13]
 8001510:	b21b      	sxth	r3, r3
 8001512:	4313      	orrs	r3, r2
 8001514:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001516:	893b      	ldrh	r3, [r7, #8]
 8001518:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800151c:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800151e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <receivePacket_IT+0x72>
	{
		//Packet is empty
		return 0; //All done
 8001526:	2300      	movs	r3, #0
 8001528:	e03c      	b.n	80015a4 <receivePacket_IT+0xec>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 800152a:	893b      	ldrh	r3, [r7, #8]
 800152c:	3b04      	subs	r3, #4
 800152e:	b29b      	uxth	r3, r3
 8001530:	813b      	strh	r3, [r7, #8]
	//dataLength = 210;
	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001532:	2300      	movs	r3, #0
 8001534:	81fb      	strh	r3, [r7, #14]
 8001536:	e00e      	b.n	8001556 <receivePacket_IT+0x9e>
	{
		incoming = LL_SPI_SendByte(0xFF);
 8001538:	20ff      	movs	r0, #255	; 0xff
 800153a:	f000 f83d 	bl	80015b8 <LL_SPI_SendByte>
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001542:	89fb      	ldrh	r3, [r7, #14]
 8001544:	2b7f      	cmp	r3, #127	; 0x7f
 8001546:	d803      	bhi.n	8001550 <receivePacket_IT+0x98>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001548:	89fb      	ldrh	r3, [r7, #14]
 800154a:	491a      	ldr	r1, [pc, #104]	; (80015b4 <receivePacket_IT+0xfc>)
 800154c:	79fa      	ldrb	r2, [r7, #7]
 800154e:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001550:	89fb      	ldrh	r3, [r7, #14]
 8001552:	3301      	adds	r3, #1
 8001554:	81fb      	strh	r3, [r7, #14]
 8001556:	89fa      	ldrh	r2, [r7, #14]
 8001558:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbeb      	blt.n	8001538 <receivePacket_IT+0x80>
	}

	BNO_DESELECT;
 8001560:	2201      	movs	r2, #1
 8001562:	2110      	movs	r1, #16
 8001564:	4811      	ldr	r0, [pc, #68]	; (80015ac <receivePacket_IT+0xf4>)
 8001566:	f002 fab5 	bl	8003ad4 <HAL_GPIO_WritePin>

	//Check to see if this packet is a sensor reporting its data to us
	if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <receivePacket_IT+0xf8>)
 800156c:	789b      	ldrb	r3, [r3, #2]
 800156e:	2b03      	cmp	r3, #3
 8001570:	d107      	bne.n	8001582 <receivePacket_IT+0xca>
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <receivePacket_IT+0xfc>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2bfb      	cmp	r3, #251	; 0xfb
 8001578:	d103      	bne.n	8001582 <receivePacket_IT+0xca>
	{
		parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 800157a:	f7ff fded 	bl	8001158 <parseInputReport>
		return 1;
 800157e:	2301      	movs	r3, #1
 8001580:	e010      	b.n	80015a4 <receivePacket_IT+0xec>
	}
	else if (shtpHeader[2] == CHANNEL_CONTROL)
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <receivePacket_IT+0xf8>)
 8001584:	789b      	ldrb	r3, [r3, #2]
 8001586:	2b02      	cmp	r3, #2
 8001588:	d103      	bne.n	8001592 <receivePacket_IT+0xda>
	{
		parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 800158a:	f7ff fdc9 	bl	8001120 <parseCommandReport>
		return 1;
 800158e:	2301      	movs	r3, #1
 8001590:	e008      	b.n	80015a4 <receivePacket_IT+0xec>
	}
	else if(shtpHeader[2] == CHANNEL_GYRO)
 8001592:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <receivePacket_IT+0xf8>)
 8001594:	789b      	ldrb	r3, [r3, #2]
 8001596:	2b05      	cmp	r3, #5
 8001598:	d103      	bne.n	80015a2 <receivePacket_IT+0xea>
	{
		parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 800159a:	f7ff fddd 	bl	8001158 <parseInputReport>
		return 1;
 800159e:	2301      	movs	r3, #1
 80015a0:	e000      	b.n	80015a4 <receivePacket_IT+0xec>
	}


	return 0;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40020400 	.word	0x40020400
 80015b0:	200000d8 	.word	0x200000d8
 80015b4:	20000128 	.word	0x20000128

080015b8 <LL_SPI_SendByte>:

/*
 * SPI Send/Receive Byte
 * */
uint8_t LL_SPI_SendByte(uint8_t data)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO_SPI_CHANNEL)==RESET);
 80015c2:	bf00      	nop
 80015c4:	4810      	ldr	r0, [pc, #64]	; (8001608 <LL_SPI_SendByte+0x50>)
 80015c6:	f7ff fd3e 	bl	8001046 <LL_SPI_IsActiveFlag_TXE>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f9      	beq.n	80015c4 <LL_SPI_SendByte+0xc>
	LL_SPI_TransmitData8(BNO_SPI_CHANNEL, data);
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4619      	mov	r1, r3
 80015d4:	480c      	ldr	r0, [pc, #48]	; (8001608 <LL_SPI_SendByte+0x50>)
 80015d6:	f7ff fd69 	bl	80010ac <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_BSY(BNO_SPI_CHANNEL) == SET);
 80015da:	bf00      	nop
 80015dc:	480a      	ldr	r0, [pc, #40]	; (8001608 <LL_SPI_SendByte+0x50>)
 80015de:	f7ff fd45 	bl	800106c <LL_SPI_IsActiveFlag_BSY>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d0f9      	beq.n	80015dc <LL_SPI_SendByte+0x24>

	while(LL_SPI_IsActiveFlag_RXNE(BNO_SPI_CHANNEL)==RESET);
 80015e8:	bf00      	nop
 80015ea:	4807      	ldr	r0, [pc, #28]	; (8001608 <LL_SPI_SendByte+0x50>)
 80015ec:	f7ff fd18 	bl	8001020 <LL_SPI_IsActiveFlag_RXNE>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f9      	beq.n	80015ea <LL_SPI_SendByte+0x32>
	return LL_SPI_ReceiveData8(BNO_SPI_CHANNEL);
 80015f6:	4804      	ldr	r0, [pc, #16]	; (8001608 <LL_SPI_SendByte+0x50>)
 80015f8:	f7ff fd4b 	bl	8001092 <LL_SPI_ReceiveData8>
 80015fc:	4603      	mov	r3, r0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40003c00 	.word	0x40003c00

0800160c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BNO_INT_PIN_F){
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800161c:	d127      	bne.n	800166e <HAL_GPIO_EXTI_Callback+0x62>
		receivePacket_IT();
 800161e:	f7ff ff4b 	bl	80014b8 <receivePacket_IT>
		q[0] = bno080_getQuatI();
 8001622:	f7ff fedb 	bl	80013dc <bno080_getQuatI>
 8001626:	eef0 7a40 	vmov.f32	s15, s0
 800162a:	4b13      	ldr	r3, [pc, #76]	; (8001678 <HAL_GPIO_EXTI_Callback+0x6c>)
 800162c:	edc3 7a00 	vstr	s15, [r3]
		q[1] = bno080_getQuatJ();
 8001630:	f7ff feea 	bl	8001408 <bno080_getQuatJ>
 8001634:	eef0 7a40 	vmov.f32	s15, s0
 8001638:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <HAL_GPIO_EXTI_Callback+0x6c>)
 800163a:	edc3 7a01 	vstr	s15, [r3, #4]
		q[2] = bno080_getQuatK();
 800163e:	f7ff fef9 	bl	8001434 <bno080_getQuatK>
 8001642:	eef0 7a40 	vmov.f32	s15, s0
 8001646:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001648:	edc3 7a02 	vstr	s15, [r3, #8]
		q[3] = bno080_getQuatReal();
 800164c:	f7ff ff08 	bl	8001460 <bno080_getQuatReal>
 8001650:	eef0 7a40 	vmov.f32	s15, s0
 8001654:	4b08      	ldr	r3, [pc, #32]	; (8001678 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001656:	edc3 7a03 	vstr	s15, [r3, #12]
		quatRadianAccuracy = bno080_getQuatRadianAccuracy();
 800165a:	f7ff ff17 	bl	800148c <bno080_getQuatRadianAccuracy>
 800165e:	eef0 7a40 	vmov.f32	s15, s0
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <HAL_GPIO_EXTI_Callback+0x70>)
 8001664:	edc3 7a00 	vstr	s15, [r3]
		Quaternion_Update(&q[0]);
 8001668:	4803      	ldr	r0, [pc, #12]	; (8001678 <HAL_GPIO_EXTI_Callback+0x6c>)
 800166a:	f7ff fb4b 	bl	8000d04 <Quaternion_Update>
	}
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000004 	.word	0x20000004
 800167c:	200000e0 	.word	0x200000e0

08001680 <ubx_handleGNSS>:
uint8_t *rxBufferGNSSp;  // DODANO
tGNSSrx GNSSrx;



void ubx_handleGNSS(CGNSS* handle){
 8001680:	b580      	push	{r7, lr}
 8001682:	b0c4      	sub	sp, #272	; 0x110
 8001684:	af00      	add	r7, sp, #0
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	6018      	str	r0, [r3, #0]
	uint8_t msgbuf[MAX_GNSS];
	int32_t msgcnt;
	msgcnt = readUBXpkt (handle, msgbuf);
 800168a:	f107 020c 	add.w	r2, r7, #12
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	4611      	mov	r1, r2
 8001692:	6818      	ldr	r0, [r3, #0]
 8001694:	f000 f83e 	bl	8001714 <readUBXpkt>
 8001698:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	if(msgcnt>0)
 800169c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	dd08      	ble.n	80016b6 <ubx_handleGNSS+0x36>
	{
		EventsCommGNSS(handle, msgbuf,msgcnt);
 80016a4:	f107 010c 	add.w	r1, r7, #12
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	f000 f80f 	bl	80016d2 <EventsCommGNSS>
	}
	else if(msgcnt==-1)
	{
		initGNSSrx (handle);
	}
}
 80016b4:	e008      	b.n	80016c8 <ubx_handleGNSS+0x48>
	else if(msgcnt==-1)
 80016b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80016ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016be:	d103      	bne.n	80016c8 <ubx_handleGNSS+0x48>
		initGNSSrx (handle);
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	6818      	ldr	r0, [r3, #0]
 80016c4:	f000 f814 	bl	80016f0 <initGNSSrx>
}
 80016c8:	bf00      	nop
 80016ca:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <EventsCommGNSS>:

void EventsCommGNSS(CGNSS* handle, uint8_t *msgbuf, int32_t cnt)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b084      	sub	sp, #16
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	60f8      	str	r0, [r7, #12]
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
	parseUBX(handle, msgbuf,cnt);
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 f864 	bl	80017b0 <parseUBX>
}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <initGNSSrx>:

void initGNSSrx(CGNSS* handle)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GNSSrx.state = SM_UBX_BEFORE;
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <initGNSSrx+0x20>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
  GNSSrx.ctr = 0;
 80016fe:	4b04      	ldr	r3, [pc, #16]	; (8001710 <initGNSSrx+0x20>)
 8001700:	2200      	movs	r2, #0
 8001702:	605a      	str	r2, [r3, #4]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	200002b8 	.word	0x200002b8

08001714 <readUBXpkt>:

int readUBXpkt(CGNSS* handle, uint8_t *retbuf)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	int i = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]

	if(GNSSrx.ctr<MAX_GNSS)
 8001722:	4b21      	ldr	r3, [pc, #132]	; (80017a8 <readUBXpkt+0x94>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2bff      	cmp	r3, #255	; 0xff
 8001728:	dc2f      	bgt.n	800178a <readUBXpkt+0x76>
	{
	if(addUBXpktByte(handle->rx_byte,&(GNSSrx))>0)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001730:	491d      	ldr	r1, [pc, #116]	; (80017a8 <readUBXpkt+0x94>)
 8001732:	4618      	mov	r0, r3
 8001734:	f000 f95e 	bl	80019f4 <addUBXpktByte>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	dd25      	ble.n	800178a <readUBXpkt+0x76>
	{
	  GNSSrx.state=SM_UBX_BEFORE;
 800173e:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <readUBXpkt+0x94>)
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
	  for(i=0;i<GNSSrx.ctr;i++) retbuf[i]=GNSSrx.buf[i];
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	e00b      	b.n	8001762 <readUBXpkt+0x4e>
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	4413      	add	r3, r2
 8001750:	4915      	ldr	r1, [pc, #84]	; (80017a8 <readUBXpkt+0x94>)
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	440a      	add	r2, r1
 8001756:	3208      	adds	r2, #8
 8001758:	7812      	ldrb	r2, [r2, #0]
 800175a:	701a      	strb	r2, [r3, #0]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	3301      	adds	r3, #1
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <readUBXpkt+0x94>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	dbee      	blt.n	800174a <readUBXpkt+0x36>
	  GNSSrx.ctr=0;
 800176c:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <readUBXpkt+0x94>)
 800176e:	2200      	movs	r2, #0
 8001770:	605a      	str	r2, [r3, #4]
	  if(checkUBX(retbuf,i)==0)
 8001772:	68f9      	ldr	r1, [r7, #12]
 8001774:	6838      	ldr	r0, [r7, #0]
 8001776:	f000 fa05 	bl	8001b84 <checkUBX>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <readUBXpkt+0x72>
	  {
		return (i-2);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3b02      	subs	r3, #2
 8001784:	e00c      	b.n	80017a0 <readUBXpkt+0x8c>
	  }
	  else
	  {
		return 0;
 8001786:	2300      	movs	r3, #0
 8001788:	e00a      	b.n	80017a0 <readUBXpkt+0x8c>
	  }
	}
	}
	if(GNSSrx.ctr>=MAX_GNSS)
 800178a:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <readUBXpkt+0x94>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2bff      	cmp	r3, #255	; 0xff
 8001790:	dd05      	ble.n	800179e <readUBXpkt+0x8a>
	{
	GNSSrx.ctr=0;
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <readUBXpkt+0x94>)
 8001794:	2200      	movs	r2, #0
 8001796:	605a      	str	r2, [r3, #4]
	GNSSrx.state=SM_UBX_BEFORE;
 8001798:	4b03      	ldr	r3, [pc, #12]	; (80017a8 <readUBXpkt+0x94>)
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
	}
	return 0;
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200002b8 	.word	0x200002b8
 80017ac:	00000000 	.word	0x00000000

080017b0 <parseUBX>:


uint8_t parseUBX(CGNSS* handle, uint8_t *buf, int cnt)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b087      	sub	sp, #28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
	uint8_t ok = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	75fb      	strb	r3, [r7, #23]

	if(buf[0]==UBX_NAV)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	f040 80f5 	bne.w	80019b4 <parseUBX+0x204>
	{
		if(buf[1]==UBX_NAV_PVT && cnt>=92)
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	3301      	adds	r3, #1
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b07      	cmp	r3, #7
 80017d2:	f040 809b 	bne.w	800190c <parseUBX+0x15c>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b5b      	cmp	r3, #91	; 0x5b
 80017da:	f340 8097 	ble.w	800190c <parseUBX+0x15c>
		{
		  handle->iTOW = bytesToLong(&(buf[4]));
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	3304      	adds	r3, #4
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 fa29 	bl	8001c3a <bytesToLong>
 80017e8:	ee07 0a90 	vmov	s15, r0
 80017ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		  handle->UTCyear = bytesToShort(&(buf[8]));
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	3308      	adds	r3, #8
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 fa41 	bl	8001c82 <bytesToShort>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	629a      	str	r2, [r3, #40]	; 0x28
		  handle->UTCmonth = (int)buf[10];
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	330a      	adds	r3, #10
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	62da      	str	r2, [r3, #44]	; 0x2c
		  handle->UTCday = (int)buf[11];
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	330b      	adds	r3, #11
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	631a      	str	r2, [r3, #48]	; 0x30
		  handle->UTChour = (int)buf[12];
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	330c      	adds	r3, #12
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	461a      	mov	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	635a      	str	r2, [r3, #52]	; 0x34
		  handle->UTCminute = (int)buf[13];
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	330d      	adds	r3, #13
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	461a      	mov	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	639a      	str	r2, [r3, #56]	; 0x38
		  handle->UTCsecond = (int)buf[14];
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	330e      	adds	r3, #14
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	63da      	str	r2, [r3, #60]	; 0x3c
		  handle->fixType = (int)buf[24];
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	3318      	adds	r3, #24
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	461a      	mov	r2, r3
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	619a      	str	r2, [r3, #24]
		  handle->hAcc = bytesToLong(&(buf[44]));
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	332c      	adds	r3, #44	; 0x2c
 8001854:	4618      	mov	r0, r3
 8001856:	f000 f9f0 	bl	8001c3a <bytesToLong>
 800185a:	ee07 0a90 	vmov	s15, r0
 800185e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	edc3 7a07 	vstr	s15, [r3, #28]
		  handle->vAcc = bytesToLong(&(buf[48]));
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	3330      	adds	r3, #48	; 0x30
 800186c:	4618      	mov	r0, r3
 800186e:	f000 f9e4 	bl	8001c3a <bytesToLong>
 8001872:	ee07 0a90 	vmov	s15, r0
 8001876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	edc3 7a08 	vstr	s15, [r3, #32]
		  handle->pos.lon = bytesToLong(&(buf[28]))*1.0e-7;
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	331c      	adds	r3, #28
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f9d8 	bl	8001c3a <bytesToLong>
 800188a:	4603      	mov	r3, r0
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fded 	bl	800046c <__aeabi_i2d>
 8001892:	a356      	add	r3, pc, #344	; (adr r3, 80019ec <parseUBX+0x23c>)
 8001894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001898:	f7fe fe52 	bl	8000540 <__aeabi_dmul>
 800189c:	4603      	mov	r3, r0
 800189e:	460c      	mov	r4, r1
 80018a0:	4618      	mov	r0, r3
 80018a2:	4621      	mov	r1, r4
 80018a4:	f7ff f85e 	bl	8000964 <__aeabi_d2f>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	605a      	str	r2, [r3, #4]
		  handle->pos.lat = bytesToLong(&(buf[32]))*1.0e-7;
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	3320      	adds	r3, #32
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 f9c1 	bl	8001c3a <bytesToLong>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fdd6 	bl	800046c <__aeabi_i2d>
 80018c0:	a34a      	add	r3, pc, #296	; (adr r3, 80019ec <parseUBX+0x23c>)
 80018c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c6:	f7fe fe3b 	bl	8000540 <__aeabi_dmul>
 80018ca:	4603      	mov	r3, r0
 80018cc:	460c      	mov	r4, r1
 80018ce:	4618      	mov	r0, r3
 80018d0:	4621      	mov	r1, r4
 80018d2:	f7ff f847 	bl	8000964 <__aeabi_d2f>
 80018d6:	4602      	mov	r2, r0
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	601a      	str	r2, [r3, #0]
		  handle->pos.alt = bytesToLong(&(buf[36]))*1.0e-7;
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	3324      	adds	r3, #36	; 0x24
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f9aa 	bl	8001c3a <bytesToLong>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7fe fdbf 	bl	800046c <__aeabi_i2d>
 80018ee:	a33f      	add	r3, pc, #252	; (adr r3, 80019ec <parseUBX+0x23c>)
 80018f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f4:	f7fe fe24 	bl	8000540 <__aeabi_dmul>
 80018f8:	4603      	mov	r3, r0
 80018fa:	460c      	mov	r4, r1
 80018fc:	4618      	mov	r0, r3
 80018fe:	4621      	mov	r1, r4
 8001900:	f7ff f830 	bl	8000964 <__aeabi_d2f>
 8001904:	4602      	mov	r2, r0
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	e068      	b.n	80019de <parseUBX+0x22e>
		}
		else if(buf[1]==UBX_NAV_RELPOSNED && cnt>=40)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	3301      	adds	r3, #1
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b3c      	cmp	r3, #60	; 0x3c
 8001914:	d163      	bne.n	80019de <parseUBX+0x22e>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b27      	cmp	r3, #39	; 0x27
 800191a:	dd60      	ble.n	80019de <parseUBX+0x22e>
		{
			handle->relPos.N = bytesToLong(&(buf[12]))+0.01f*(float)buf[24];
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	330c      	adds	r3, #12
 8001920:	4618      	mov	r0, r3
 8001922:	f000 f98a 	bl	8001c3a <bytesToLong>
 8001926:	ee07 0a90 	vmov	s15, r0
 800192a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	3318      	adds	r3, #24
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800193c:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80019e8 <parseUBX+0x238>
 8001940:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	edc3 7a03 	vstr	s15, [r3, #12]
			handle->relPos.E = bytesToLong(&(buf[16]))+0.01f*(float)buf[25];
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	3310      	adds	r3, #16
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f971 	bl	8001c3a <bytesToLong>
 8001958:	ee07 0a90 	vmov	s15, r0
 800195c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	3319      	adds	r3, #25
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	ee07 3a90 	vmov	s15, r3
 800196a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800196e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80019e8 <parseUBX+0x238>
 8001972:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	edc3 7a04 	vstr	s15, [r3, #16]
			handle->relPos.D = bytesToLong(&(buf[20]))+0.01f*(float)buf[26];
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	3314      	adds	r3, #20
 8001984:	4618      	mov	r0, r3
 8001986:	f000 f958 	bl	8001c3a <bytesToLong>
 800198a:	ee07 0a90 	vmov	s15, r0
 800198e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	331a      	adds	r3, #26
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	ee07 3a90 	vmov	s15, r3
 800199c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019a0:	eddf 6a11 	vldr	s13, [pc, #68]	; 80019e8 <parseUBX+0x238>
 80019a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	edc3 7a05 	vstr	s15, [r3, #20]
 80019b2:	e014      	b.n	80019de <parseUBX+0x22e>
		}
	}
	else if(buf[0]==UBX_MON)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b0a      	cmp	r3, #10
 80019ba:	d110      	bne.n	80019de <parseUBX+0x22e>
	{
		if(buf[1]==UBX_MON_MSGPP && cnt>=120){
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	3301      	adds	r3, #1
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b06      	cmp	r3, #6
 80019c4:	d10b      	bne.n	80019de <parseUBX+0x22e>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b77      	cmp	r3, #119	; 0x77
 80019ca:	dd08      	ble.n	80019de <parseUBX+0x22e>
			handle->msgs = bytesToShort(&(buf[46]));
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	332e      	adds	r3, #46	; 0x2e
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 f956 	bl	8001c82 <bytesToShort>
 80019d6:	4603      	mov	r3, r0
 80019d8:	461a      	mov	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
	return ok;
 80019de:	7dfb      	ldrb	r3, [r7, #23]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	371c      	adds	r7, #28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd90      	pop	{r4, r7, pc}
 80019e8:	3c23d70a 	.word	0x3c23d70a
 80019ec:	9abcaf48 	.word	0x9abcaf48
 80019f0:	3e7ad7f2 	.word	0x3e7ad7f2

080019f4 <addUBXpktByte>:

int addUBXpktByte(uint8_t ch, tGNSSrx *pr)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	6039      	str	r1, [r7, #0]
 80019fe:	71fb      	strb	r3, [r7, #7]
	switch(pr->state)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b09      	cmp	r3, #9
 8001a06:	f200 809c 	bhi.w	8001b42 <addUBXpktByte+0x14e>
 8001a0a:	a201      	add	r2, pc, #4	; (adr r2, 8001a10 <addUBXpktByte+0x1c>)
 8001a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a10:	08001a39 	.word	0x08001a39
 8001a14:	08001a49 	.word	0x08001a49
 8001a18:	08001a5f 	.word	0x08001a5f
 8001a1c:	08001a79 	.word	0x08001a79
 8001a20:	08001a93 	.word	0x08001a93
 8001a24:	08001aad 	.word	0x08001aad
 8001a28:	08001ac7 	.word	0x08001ac7
 8001a2c:	08001b07 	.word	0x08001b07
 8001a30:	08001b21 	.word	0x08001b21
 8001a34:	08001b3b 	.word	0x08001b3b
		{
		case SM_UBX_BEFORE:
			if(ch==UBX_SYN_CHAR1) pr->state=SM_UBX_SYN2;     //SYNCHAR1
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2bb5      	cmp	r3, #181	; 0xb5
 8001a3c:	f040 8085 	bne.w	8001b4a <addUBXpktByte+0x156>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	2201      	movs	r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
			break;
 8001a46:	e080      	b.n	8001b4a <addUBXpktByte+0x156>
		case SM_UBX_SYN2:
			if(ch==UBX_SYN_CHAR2) pr->state=SM_UBX_CLASS;     //SYNCHAR2
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	2b62      	cmp	r3, #98	; 0x62
 8001a4c:	d103      	bne.n	8001a56 <addUBXpktByte+0x62>
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	2202      	movs	r2, #2
 8001a52:	601a      	str	r2, [r3, #0]
			else pr->state=SM_UBX_BEFORE;
			break;
 8001a54:	e07c      	b.n	8001b50 <addUBXpktByte+0x15c>
			else pr->state=SM_UBX_BEFORE;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
			break;
 8001a5c:	e078      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_CLASS:
			pr->buf[pr->ctr++]=ch;          //CLASS
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	1c59      	adds	r1, r3, #1
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	6051      	str	r1, [r2, #4]
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	79fa      	ldrb	r2, [r7, #7]
 8001a6e:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_ID;
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	2203      	movs	r2, #3
 8001a74:	601a      	str	r2, [r3, #0]
			break;
 8001a76:	e06b      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_ID:
			pr->buf[pr->ctr++]=ch;          //ID
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	1c59      	adds	r1, r3, #1
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	6051      	str	r1, [r2, #4]
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	4413      	add	r3, r2
 8001a86:	79fa      	ldrb	r2, [r7, #7]
 8001a88:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_PAYLEN1;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	2204      	movs	r2, #4
 8001a8e:	601a      	str	r2, [r3, #0]
			break;
 8001a90:	e05e      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_PAYLEN1:
			pr->buf[pr->ctr++]=ch;          //PAYLOAD LENGTH1
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	1c59      	adds	r1, r3, #1
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	6051      	str	r1, [r2, #4]
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	79fa      	ldrb	r2, [r7, #7]
 8001aa2:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_PAYLEN2;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	2205      	movs	r2, #5
 8001aa8:	601a      	str	r2, [r3, #0]
			break;
 8001aaa:	e051      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_PAYLEN2:
			pr->buf[pr->ctr++]=ch;          //PAYLOAD LENGTH2
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	1c59      	adds	r1, r3, #1
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	6051      	str	r1, [r2, #4]
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	4413      	add	r3, r2
 8001aba:	79fa      	ldrb	r2, [r7, #7]
 8001abc:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_PAYLOAD;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	2206      	movs	r2, #6
 8001ac2:	601a      	str	r2, [r3, #0]
			break;
 8001ac4:	e044      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_PAYLOAD:
			pr->buf[pr->ctr++]=ch;          //PAYLOAD
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	1c59      	adds	r1, r3, #1
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	6051      	str	r1, [r2, #4]
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	79fa      	ldrb	r2, [r7, #7]
 8001ad6:	721a      	strb	r2, [r3, #8]
			if(pr->ctr >= (bytesToShort((uint8_t *)&(pr->buf[2])) + 4)) pr->state=SM_UBX_CHK1;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685c      	ldr	r4, [r3, #4]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	330a      	adds	r3, #10
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 f8ce 	bl	8001c82 <bytesToShort>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	3304      	adds	r3, #4
 8001aea:	429c      	cmp	r4, r3
 8001aec:	db03      	blt.n	8001af6 <addUBXpktByte+0x102>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	2207      	movs	r2, #7
 8001af2:	601a      	str	r2, [r3, #0]
			else if(pr->ctr >= (UART_BUF_SIZE-10)) pr->state=SM_UBX_ERR;
			break;
 8001af4:	e02b      	b.n	8001b4e <addUBXpktByte+0x15a>
			else if(pr->ctr >= (UART_BUF_SIZE-10)) pr->state=SM_UBX_ERR;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2bf5      	cmp	r3, #245	; 0xf5
 8001afc:	dd27      	ble.n	8001b4e <addUBXpktByte+0x15a>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	2209      	movs	r2, #9
 8001b02:	601a      	str	r2, [r3, #0]
			break;
 8001b04:	e023      	b.n	8001b4e <addUBXpktByte+0x15a>
		case SM_UBX_CHK1:
			pr->buf[pr->ctr++]=ch;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	1c59      	adds	r1, r3, #1
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	6051      	str	r1, [r2, #4]
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	4413      	add	r3, r2
 8001b14:	79fa      	ldrb	r2, [r7, #7]
 8001b16:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_CHK2;			//CHECKSUM1
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	601a      	str	r2, [r3, #0]
			break;
 8001b1e:	e017      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_CHK2:
			pr->buf[pr->ctr++]=ch;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	1c59      	adds	r1, r3, #1
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	6051      	str	r1, [r2, #4]
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	79fa      	ldrb	r2, [r7, #7]
 8001b30:	721a      	strb	r2, [r3, #8]
			pr->state=SM_UBX_END;			//CHECKSUM1
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	220a      	movs	r2, #10
 8001b36:	601a      	str	r2, [r3, #0]
			break;
 8001b38:	e00a      	b.n	8001b50 <addUBXpktByte+0x15c>
		case SM_UBX_ERR:
			pr->state=SM_UBX_BEFORE;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
			break;
 8001b40:	e006      	b.n	8001b50 <addUBXpktByte+0x15c>
		default:
			pr->state=SM_UBX_ERR;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	2209      	movs	r2, #9
 8001b46:	601a      	str	r2, [r3, #0]
			break;
 8001b48:	e002      	b.n	8001b50 <addUBXpktByte+0x15c>
			break;
 8001b4a:	bf00      	nop
 8001b4c:	e000      	b.n	8001b50 <addUBXpktByte+0x15c>
			break;
 8001b4e:	bf00      	nop
		}
		if(pr->state==SM_UBX_ERR || pr->state==SM_UBX_BEFORE)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b09      	cmp	r3, #9
 8001b56:	d003      	beq.n	8001b60 <addUBXpktByte+0x16c>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d102      	bne.n	8001b66 <addUBXpktByte+0x172>
		{
			return(-1);
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	e00a      	b.n	8001b7c <addUBXpktByte+0x188>
		}
		else if(pr->state==SM_UBX_END)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2b0a      	cmp	r3, #10
 8001b6c:	d105      	bne.n	8001b7a <addUBXpktByte+0x186>
		{
			pr->state=SM_UBX_BEFORE;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
			return(pr->ctr);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	e000      	b.n	8001b7c <addUBXpktByte+0x188>
		}
		else return(0);
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd90      	pop	{r4, r7, pc}

08001b84 <checkUBX>:

int checkUBX(uint8_t *buf, int cnt)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
	uint8_t cha=0, chb=0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	73fb      	strb	r3, [r7, #15]
 8001b92:	2300      	movs	r3, #0
 8001b94:	73bb      	strb	r3, [r7, #14]

	crcUBX(buf,cnt-2,&cha,&chb);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	1e99      	subs	r1, r3, #2
 8001b9a:	f107 030e 	add.w	r3, r7, #14
 8001b9e:	f107 020f 	add.w	r2, r7, #15
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f818 	bl	8001bd8 <crcUBX>
	if((cha == buf[cnt-2]) && (chb == buf[cnt-1])) return(0);
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	3b02      	subs	r3, #2
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	4413      	add	r3, r2
 8001bb0:	781a      	ldrb	r2, [r3, #0]
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d109      	bne.n	8001bcc <checkUBX+0x48>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	781a      	ldrb	r2, [r3, #0]
 8001bc2:	7bbb      	ldrb	r3, [r7, #14]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d101      	bne.n	8001bcc <checkUBX+0x48>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e001      	b.n	8001bd0 <checkUBX+0x4c>
	return(-1);
 8001bcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <crcUBX>:

void crcUBX(uint8_t *buf, int cnt, uint8_t *pcha, uint8_t *pchb)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
	int i=0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
	*pcha=0;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
	*pchb=0;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
	for(i=0 ; i<cnt ; i++)
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	e014      	b.n	8001c26 <crcUBX+0x4e>
	{
		(*pcha) = (uint8_t)((*pcha) + buf[i]);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	781a      	ldrb	r2, [r3, #0]
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	68f9      	ldr	r1, [r7, #12]
 8001c04:	440b      	add	r3, r1
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4413      	add	r3, r2
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	701a      	strb	r2, [r3, #0]
		(*pchb) = (uint8_t)((*pchb) + (*pcha));
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	781a      	ldrb	r2, [r3, #0]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4413      	add	r3, r2
 8001c1a:	b2da      	uxtb	r2, r3
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	701a      	strb	r2, [r3, #0]
	for(i=0 ; i<cnt ; i++)
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	3301      	adds	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	dbe6      	blt.n	8001bfc <crcUBX+0x24>
	}
}
 8001c2e:	bf00      	nop
 8001c30:	371c      	adds	r7, #28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <bytesToLong>:

int32_t bytesToLong(uint8_t *b)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b085      	sub	sp, #20
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
	int8_t i;
	mlong x;
	for(i=0 ; i<4 ; i++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	73fb      	strb	r3, [r7, #15]
 8001c46:	e011      	b.n	8001c6c <bytesToLong+0x32>
	{
		x.b[i] = b[i];
 8001c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	441a      	add	r2, r3
 8001c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c54:	7812      	ldrb	r2, [r2, #0]
 8001c56:	f107 0110 	add.w	r1, r7, #16
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(i=0 ; i<4 ; i++)
 8001c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	3301      	adds	r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	dde9      	ble.n	8001c48 <bytesToLong+0xe>
	}
	return(x.i);
 8001c74:	68bb      	ldr	r3, [r7, #8]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <bytesToShort>:

int16_t bytesToShort(uint8_t *b)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b085      	sub	sp, #20
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
	mshort x;
	x.b[1] = b[1];
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	737b      	strb	r3, [r7, #13]
	x.b[0] = b[0];
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	b25b      	sxtb	r3, r3
 8001c9a:	733b      	strb	r3, [r7, #12]
	return(x.i);
 8001c9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a1a      	ldr	r2, [pc, #104]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a13      	ldr	r2, [pc, #76]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <MX_DMA_Init+0x78>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce6:	603b      	str	r3, [r7, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	2010      	movs	r0, #16
 8001cf0:	f001 f977 	bl	8002fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001cf4:	2010      	movs	r0, #16
 8001cf6:	f001 f990 	bl	800301a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	2038      	movs	r0, #56	; 0x38
 8001d00:	f001 f96f 	bl	8002fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d04:	2038      	movs	r0, #56	; 0x38
 8001d06:	f001 f988 	bl	800301a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	203b      	movs	r0, #59	; 0x3b
 8001d10:	f001 f967 	bl	8002fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001d14:	203b      	movs	r0, #59	; 0x3b
 8001d16:	f001 f980 	bl	800301a <HAL_NVIC_EnableIRQ>

}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800

08001d28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08a      	sub	sp, #40	; 0x28
 8001d2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2e:	f107 0314 	add.w	r3, r7, #20
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
 8001d42:	4b6f      	ldr	r3, [pc, #444]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a6e      	ldr	r2, [pc, #440]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b6c      	ldr	r3, [pc, #432]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	4b68      	ldr	r3, [pc, #416]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	4a67      	ldr	r2, [pc, #412]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d64:	f043 0304 	orr.w	r3, r3, #4
 8001d68:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6a:	4b65      	ldr	r3, [pc, #404]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	f003 0304 	and.w	r3, r3, #4
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	4b61      	ldr	r3, [pc, #388]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a60      	ldr	r2, [pc, #384]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b5e      	ldr	r3, [pc, #376]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	4b5a      	ldr	r3, [pc, #360]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	4a59      	ldr	r2, [pc, #356]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001d9c:	f043 0302 	orr.w	r3, r3, #2
 8001da0:	6313      	str	r3, [r2, #48]	; 0x30
 8001da2:	4b57      	ldr	r3, [pc, #348]	; (8001f00 <MX_GPIO_Init+0x1d8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001dae:	2200      	movs	r2, #0
 8001db0:	f44f 4148 	mov.w	r1, #51200	; 0xc800
 8001db4:	4853      	ldr	r0, [pc, #332]	; (8001f04 <MX_GPIO_Init+0x1dc>)
 8001db6:	f001 fe8d 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RPI_INT_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f44f 7150 	mov.w	r1, #832	; 0x340
 8001dc0:	4851      	ldr	r0, [pc, #324]	; (8001f08 <MX_GPIO_Init+0x1e0>)
 8001dc2:	f001 fe87 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	2180      	movs	r1, #128	; 0x80
 8001dca:	484f      	ldr	r0, [pc, #316]	; (8001f08 <MX_GPIO_Init+0x1e0>)
 8001dcc:	f001 fe82 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dd6:	484d      	ldr	r0, [pc, #308]	; (8001f0c <MX_GPIO_Init+0x1e4>)
 8001dd8:	f001 fe7c 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001de2:	484a      	ldr	r0, [pc, #296]	; (8001f0c <MX_GPIO_Init+0x1e4>)
 8001de4:	f001 fe76 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO_CS_Pin|BNO_RST_Pin, GPIO_PIN_SET);
 8001de8:	2201      	movs	r2, #1
 8001dea:	2130      	movs	r1, #48	; 0x30
 8001dec:	4845      	ldr	r0, [pc, #276]	; (8001f04 <MX_GPIO_Init+0x1dc>)
 8001dee:	f001 fe71 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_14;
 8001df2:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8001df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	4619      	mov	r1, r3
 8001e0a:	483e      	ldr	r0, [pc, #248]	; (8001f04 <MX_GPIO_Init+0x1dc>)
 8001e0c:	f001 fcb0 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e10:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e16:	2301      	movs	r3, #1
 8001e18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e22:	f107 0314 	add.w	r3, r7, #20
 8001e26:	4619      	mov	r1, r3
 8001e28:	4836      	ldr	r0, [pc, #216]	; (8001f04 <MX_GPIO_Init+0x1dc>)
 8001e2a:	f001 fca1 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RPI_INT_Pin;
 8001e2e:	2340      	movs	r3, #64	; 0x40
 8001e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e32:	2301      	movs	r3, #1
 8001e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e36:	2302      	movs	r3, #2
 8001e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RPI_INT_GPIO_Port, &GPIO_InitStruct);
 8001e3e:	f107 0314 	add.w	r3, r7, #20
 8001e42:	4619      	mov	r1, r3
 8001e44:	4830      	ldr	r0, [pc, #192]	; (8001f08 <MX_GPIO_Init+0x1e0>)
 8001e46:	f001 fc93 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e4a:	2380      	movs	r3, #128	; 0x80
 8001e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e56:	2302      	movs	r3, #2
 8001e58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4829      	ldr	r0, [pc, #164]	; (8001f08 <MX_GPIO_Init+0x1e0>)
 8001e62:	f001 fc85 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4822      	ldr	r0, [pc, #136]	; (8001f08 <MX_GPIO_Init+0x1e0>)
 8001e80:	f001 fc76 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001e84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e92:	2303      	movs	r3, #3
 8001e94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001e96:	f107 0314 	add.w	r3, r7, #20
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	481b      	ldr	r0, [pc, #108]	; (8001f0c <MX_GPIO_Init+0x1e4>)
 8001e9e:	f001 fc67 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ea2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4814      	ldr	r0, [pc, #80]	; (8001f0c <MX_GPIO_Init+0x1e4>)
 8001ebc:	f001 fc58 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ec0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ec4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ec6:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <MX_GPIO_Init+0x1e8>)
 8001ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ece:	f107 0314 	add.w	r3, r7, #20
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	480c      	ldr	r0, [pc, #48]	; (8001f08 <MX_GPIO_Init+0x1e0>)
 8001ed6:	f001 fc4b 	bl	8003770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BNO_CS_Pin|BNO_RST_Pin;
 8001eda:	2330      	movs	r3, #48	; 0x30
 8001edc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4804      	ldr	r0, [pc, #16]	; (8001f04 <MX_GPIO_Init+0x1dc>)
 8001ef2:	f001 fc3d 	bl	8003770 <HAL_GPIO_Init>

}
 8001ef6:	bf00      	nop
 8001ef8:	3728      	adds	r7, #40	; 0x28
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40020400 	.word	0x40020400
 8001f08:	40020800 	.word	0x40020800
 8001f0c:	40020000 	.word	0x40020000
 8001f10:	10110000 	.word	0x10110000

08001f14 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001f18:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f1a:	4a13      	ldr	r2, [pc, #76]	; (8001f68 <MX_I2C1_Init+0x54>)
 8001f1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f20:	4a12      	ldr	r2, [pc, #72]	; (8001f6c <MX_I2C1_Init+0x58>)
 8001f22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f4a:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f50:	4804      	ldr	r0, [pc, #16]	; (8001f64 <MX_I2C1_Init+0x50>)
 8001f52:	f001 fdf1 	bl	8003b38 <HAL_I2C_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f5c:	f000 f9de 	bl	800231c <Error_Handler>
  }

}
 8001f60:	bf00      	nop
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	200003c4 	.word	0x200003c4
 8001f68:	40005400 	.word	0x40005400
 8001f6c:	000186a0 	.word	0x000186a0

08001f70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08a      	sub	sp, #40	; 0x28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <HAL_I2C_MspInit+0x84>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d12b      	bne.n	8001fea <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	4b18      	ldr	r3, [pc, #96]	; (8001ff8 <HAL_I2C_MspInit+0x88>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a17      	ldr	r2, [pc, #92]	; (8001ff8 <HAL_I2C_MspInit+0x88>)
 8001f9c:	f043 0302 	orr.w	r3, r3, #2
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <HAL_I2C_MspInit+0x88>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fae:	23c0      	movs	r3, #192	; 0xc0
 8001fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb2:	2312      	movs	r3, #18
 8001fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fbe:	2304      	movs	r3, #4
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480c      	ldr	r0, [pc, #48]	; (8001ffc <HAL_I2C_MspInit+0x8c>)
 8001fca:	f001 fbd1 	bl	8003770 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <HAL_I2C_MspInit+0x88>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	4a08      	ldr	r2, [pc, #32]	; (8001ff8 <HAL_I2C_MspInit+0x88>)
 8001fd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <HAL_I2C_MspInit+0x88>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001fea:	bf00      	nop
 8001fec:	3728      	adds	r7, #40	; 0x28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40005400 	.word	0x40005400
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020400 	.word	0x40020400

08002000 <HAL_SPI_TxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxCpltCallback (SPI_HandleTypeDef *hspi){
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart);
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002018:	f000 fe74 	bl	8002d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800201c:	f000 f86c 	bl	80020f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002020:	f7ff fe82 	bl	8001d28 <MX_GPIO_Init>
  MX_DMA_Init();
 8002024:	f7ff fe42 	bl	8001cac <MX_DMA_Init>
  MX_SPI3_Init();
 8002028:	f000 fa5e 	bl	80024e8 <MX_SPI3_Init>
  MX_I2C1_Init();
 800202c:	f7ff ff72 	bl	8001f14 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002030:	f000 f9f0 	bl	8002414 <MX_SPI2_Init>
  MX_SPI1_Init();
 8002034:	f000 f9bc 	bl	80023b0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002038:	f000 fd96 	bl	8002b68 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800203c:	f000 fc32 	bl	80028a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002040:	f000 fca0 	bl	8002984 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002044:	f000 f8c2 	bl	80021cc <MX_NVIC_Init>
  bno080_start_IT();
  ODKOMENTIRAJ */

  // RTK
  //sensorRTK = copy_struct(); // Tukaj se nahajajo vsi podatki
  HAL_UART_Receive_DMA(&huart2, &spi_data.gnss_sensor.rx_byte, 1);
 8002048:	2201      	movs	r2, #1
 800204a:	4923      	ldr	r1, [pc, #140]	; (80020d8 <main+0xc4>)
 800204c:	4823      	ldr	r0, [pc, #140]	; (80020dc <main+0xc8>)
 800204e:	f003 fd3d 	bl	8005acc <HAL_UART_Receive_DMA>
  //sens[0].i2cHandle = &hi2c1;
  //sens[0].Address = 0x40 << 1;  // default 0x30 << 1;
  //res = TrOne_WhoAmI(&sens[0]);

  // Capture PWM Duty Cycle
  if(HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1) != HAL_OK)
 8002052:	2100      	movs	r1, #0
 8002054:	4822      	ldr	r0, [pc, #136]	; (80020e0 <main+0xcc>)
 8002056:	f002 fea1 	bl	8004d9c <HAL_TIM_IC_Start_IT>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <main+0x50>
  {
	  Error_Handler();
 8002060:	f000 f95c 	bl	800231c <Error_Handler>
  }

  if(HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4) != HAL_OK)
 8002064:	210c      	movs	r1, #12
 8002066:	481f      	ldr	r0, [pc, #124]	; (80020e4 <main+0xd0>)
 8002068:	f002 fe98 	bl	8004d9c <HAL_TIM_IC_Start_IT>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <main+0x62>
  {
	  Error_Handler();
 8002072:	f000 f953 	bl	800231c <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 //TrOne_ReadDist(&sens[0]);

	 HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&spi_data, sizeof(spi_data));
 8002076:	225c      	movs	r2, #92	; 0x5c
 8002078:	491b      	ldr	r1, [pc, #108]	; (80020e8 <main+0xd4>)
 800207a:	481c      	ldr	r0, [pc, #112]	; (80020ec <main+0xd8>)
 800207c:	f002 fb34 	bl	80046e8 <HAL_SPI_Transmit_DMA>
	 HAL_GPIO_WritePin (RPI_INT_GPIO_Port, RPI_INT_Pin, 1);
 8002080:	2201      	movs	r2, #1
 8002082:	2140      	movs	r1, #64	; 0x40
 8002084:	481a      	ldr	r0, [pc, #104]	; (80020f0 <main+0xdc>)
 8002086:	f001 fd25 	bl	8003ad4 <HAL_GPIO_WritePin>
	 HAL_Delay(50);
 800208a:	2032      	movs	r0, #50	; 0x32
 800208c:	f000 feac 	bl	8002de8 <HAL_Delay>

	 HAL_GPIO_WritePin (RPI_INT_GPIO_Port, RPI_INT_Pin, 0);
 8002090:	2200      	movs	r2, #0
 8002092:	2140      	movs	r1, #64	; 0x40
 8002094:	4816      	ldr	r0, [pc, #88]	; (80020f0 <main+0xdc>)
 8002096:	f001 fd1d 	bl	8003ad4 <HAL_GPIO_WritePin>
	 HAL_Delay(50);
 800209a:	2032      	movs	r0, #50	; 0x32
 800209c:	f000 fea4 	bl	8002de8 <HAL_Delay>

	 pin_state = HAL_GPIO_ReadPin (RPI_INT_GPIO_Port, RPI_INT_Pin);
 80020a0:	2140      	movs	r1, #64	; 0x40
 80020a2:	4813      	ldr	r0, [pc, #76]	; (80020f0 <main+0xdc>)
 80020a4:	f001 fcfe 	bl	8003aa4 <HAL_GPIO_ReadPin>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <main+0xe0>)
 80020ae:	701a      	strb	r2, [r3, #0]

	 spi_data.bno_sens += 3;
 80020b0:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <main+0xd4>)
 80020b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	3303      	adds	r3, #3
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	b21a      	sxth	r2, r3
 80020be:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <main+0xd4>)
 80020c0:	811a      	strh	r2, [r3, #8]
	 if (spi_data.bno_sens > 50) {spi_data.bno_sens = -50;}
 80020c2:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <main+0xd4>)
 80020c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020c8:	2b32      	cmp	r3, #50	; 0x32
 80020ca:	ddd4      	ble.n	8002076 <main+0x62>
 80020cc:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <main+0xd4>)
 80020ce:	f64f 72ce 	movw	r2, #65486	; 0xffce
 80020d2:	811a      	strh	r2, [r3, #8]
	 HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&spi_data, sizeof(spi_data));
 80020d4:	e7cf      	b.n	8002076 <main+0x62>
 80020d6:	bf00      	nop
 80020d8:	2000046c 	.word	0x2000046c
 80020dc:	2000067c 	.word	0x2000067c
 80020e0:	200005dc 	.word	0x200005dc
 80020e4:	2000059c 	.word	0x2000059c
 80020e8:	20000418 	.word	0x20000418
 80020ec:	20000484 	.word	0x20000484
 80020f0:	40020800 	.word	0x40020800
 80020f4:	200000b0 	.word	0x200000b0

080020f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b094      	sub	sp, #80	; 0x50
 80020fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020fe:	f107 0320 	add.w	r3, r7, #32
 8002102:	2230      	movs	r2, #48	; 0x30
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f004 fbc8 	bl	800689c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
 800211a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800211c:	2300      	movs	r3, #0
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	4b28      	ldr	r3, [pc, #160]	; (80021c4 <SystemClock_Config+0xcc>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	4a27      	ldr	r2, [pc, #156]	; (80021c4 <SystemClock_Config+0xcc>)
 8002126:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212a:	6413      	str	r3, [r2, #64]	; 0x40
 800212c:	4b25      	ldr	r3, [pc, #148]	; (80021c4 <SystemClock_Config+0xcc>)
 800212e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002138:	2300      	movs	r3, #0
 800213a:	607b      	str	r3, [r7, #4]
 800213c:	4b22      	ldr	r3, [pc, #136]	; (80021c8 <SystemClock_Config+0xd0>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a21      	ldr	r2, [pc, #132]	; (80021c8 <SystemClock_Config+0xd0>)
 8002142:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b1f      	ldr	r3, [pc, #124]	; (80021c8 <SystemClock_Config+0xd0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002154:	2301      	movs	r3, #1
 8002156:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002158:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800215e:	2302      	movs	r3, #2
 8002160:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002162:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002166:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002168:	2306      	movs	r3, #6
 800216a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800216c:	23a8      	movs	r3, #168	; 0xa8
 800216e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002170:	2302      	movs	r3, #2
 8002172:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002174:	2304      	movs	r3, #4
 8002176:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002178:	f107 0320 	add.w	r3, r7, #32
 800217c:	4618      	mov	r0, r3
 800217e:	f001 fe13 	bl	8003da8 <HAL_RCC_OscConfig>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002188:	f000 f8c8 	bl	800231c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800218c:	230f      	movs	r3, #15
 800218e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002190:	2302      	movs	r3, #2
 8002192:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002198:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800219c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800219e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80021a4:	f107 030c 	add.w	r3, r7, #12
 80021a8:	2105      	movs	r1, #5
 80021aa:	4618      	mov	r0, r3
 80021ac:	f002 f86c 	bl	8004288 <HAL_RCC_ClockConfig>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80021b6:	f000 f8b1 	bl	800231c <Error_Handler>
  }
}
 80021ba:	bf00      	nop
 80021bc:	3750      	adds	r7, #80	; 0x50
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40007000 	.word	0x40007000

080021cc <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021d0:	2200      	movs	r2, #0
 80021d2:	2100      	movs	r1, #0
 80021d4:	2028      	movs	r0, #40	; 0x28
 80021d6:	f000 ff04 	bl	8002fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021da:	2028      	movs	r0, #40	; 0x28
 80021dc:	f000 ff1d 	bl	800301a <HAL_NVIC_EnableIRQ>
}
 80021e0:	bf00      	nop
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)		//GNSS
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a05      	ldr	r2, [pc, #20]	; (8002204 <HAL_UART_RxCpltCallback+0x20>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d102      	bne.n	80021fa <HAL_UART_RxCpltCallback+0x16>
	{
		ubx_handleGNSS(&spi_data.gnss_sensor);
 80021f4:	4804      	ldr	r0, [pc, #16]	; (8002208 <HAL_UART_RxCpltCallback+0x24>)
 80021f6:	f7ff fa43 	bl	8001680 <ubx_handleGNSS>
	}
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000067c 	.word	0x2000067c
 8002208:	20000424 	.word	0x20000424

0800220c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode
  * @param  htim: TIM IC handle
  * @retval None
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	7f1b      	ldrb	r3, [r3, #28]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d131      	bne.n	8002280 <HAL_TIM_IC_CaptureCallback+0x74>
  {
	  uwDutyCycleCur1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800221c:	2100      	movs	r1, #0
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f003 f880 	bl	8005324 <HAL_TIM_ReadCapturedValue>
 8002224:	4602      	mov	r2, r0
 8002226:	4b36      	ldr	r3, [pc, #216]	; (8002300 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002228:	601a      	str	r2, [r3, #0]
	  uwDutyCycle1 = uwDutyCycleCur1 - uwDutyCyclePre1;
 800222a:	4b35      	ldr	r3, [pc, #212]	; (8002300 <HAL_TIM_IC_CaptureCallback+0xf4>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4b35      	ldr	r3, [pc, #212]	; (8002304 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	4a34      	ldr	r2, [pc, #208]	; (8002308 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8002236:	6013      	str	r3, [r2, #0]
	  uwDutyCyclePre1 = uwDutyCycleCur1;
 8002238:	4b31      	ldr	r3, [pc, #196]	; (8002300 <HAL_TIM_IC_CaptureCallback+0xf4>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a31      	ldr	r2, [pc, #196]	; (8002304 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800223e:	6013      	str	r3, [r2, #0]

	  // 16800 - Number of counts for 1ms (OFF), 33600 Number of counts for 2ms (ON)
	  if(uwDutyCycle1 == 33600){
 8002240:	4b31      	ldr	r3, [pc, #196]	; (8002308 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f248 3240 	movw	r2, #33600	; 0x8340
 8002248:	4293      	cmp	r3, r2
 800224a:	d109      	bne.n	8002260 <HAL_TIM_IC_CaptureCallback+0x54>
		  spi_data.pwm_val |= 0x02;
 800224c:	4b2f      	ldr	r3, [pc, #188]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 800224e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002252:	f043 0302 	orr.w	r3, r3, #2
 8002256:	b2da      	uxtb	r2, r3
 8002258:	4b2c      	ldr	r3, [pc, #176]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 800225a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	  }else if(uwDutyCycle2 == 16800){
		  spi_data.pwm_val &= 0xFE;
	  }
  }

}
 800225e:	e04b      	b.n	80022f8 <HAL_TIM_IC_CaptureCallback+0xec>
	  }else if(uwDutyCycle1 == 16800){
 8002260:	4b29      	ldr	r3, [pc, #164]	; (8002308 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f244 12a0 	movw	r2, #16800	; 0x41a0
 8002268:	4293      	cmp	r3, r2
 800226a:	d145      	bne.n	80022f8 <HAL_TIM_IC_CaptureCallback+0xec>
		  spi_data.pwm_val &= 0xFD;
 800226c:	4b27      	ldr	r3, [pc, #156]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 800226e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002272:	f023 0302 	bic.w	r3, r3, #2
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b24      	ldr	r3, [pc, #144]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 800227a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800227e:	e03b      	b.n	80022f8 <HAL_TIM_IC_CaptureCallback+0xec>
  }else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4){
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	7f1b      	ldrb	r3, [r3, #28]
 8002284:	2b08      	cmp	r3, #8
 8002286:	d137      	bne.n	80022f8 <HAL_TIM_IC_CaptureCallback+0xec>
	  uwDutyCycleCur2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8002288:	210c      	movs	r1, #12
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f003 f84a 	bl	8005324 <HAL_TIM_ReadCapturedValue>
 8002290:	4603      	mov	r3, r0
 8002292:	b29a      	uxth	r2, r3
 8002294:	4b1e      	ldr	r3, [pc, #120]	; (8002310 <HAL_TIM_IC_CaptureCallback+0x104>)
 8002296:	801a      	strh	r2, [r3, #0]
	  uwDutyCycle2 = uwDutyCycleCur2 - uwDutyCyclePre2;
 8002298:	4b1d      	ldr	r3, [pc, #116]	; (8002310 <HAL_TIM_IC_CaptureCallback+0x104>)
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	b29a      	uxth	r2, r3
 800229e:	4b1d      	ldr	r3, [pc, #116]	; (8002314 <HAL_TIM_IC_CaptureCallback+0x108>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	4b1b      	ldr	r3, [pc, #108]	; (8002318 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80022aa:	801a      	strh	r2, [r3, #0]
	  uwDutyCyclePre2 = uwDutyCycleCur2;
 80022ac:	4b18      	ldr	r3, [pc, #96]	; (8002310 <HAL_TIM_IC_CaptureCallback+0x104>)
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	4b18      	ldr	r3, [pc, #96]	; (8002314 <HAL_TIM_IC_CaptureCallback+0x108>)
 80022b4:	801a      	strh	r2, [r3, #0]
	  if(uwDutyCycle2 == 33600){
 80022b6:	4b18      	ldr	r3, [pc, #96]	; (8002318 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	f248 3240 	movw	r2, #33600	; 0x8340
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d109      	bne.n	80022d8 <HAL_TIM_IC_CaptureCallback+0xcc>
		  spi_data.pwm_val |= 0x01;
 80022c4:	4b11      	ldr	r3, [pc, #68]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 80022c6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 80022d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80022d6:	e00f      	b.n	80022f8 <HAL_TIM_IC_CaptureCallback+0xec>
	  }else if(uwDutyCycle2 == 16800){
 80022d8:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	b29b      	uxth	r3, r3
 80022de:	f244 12a0 	movw	r2, #16800	; 0x41a0
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d108      	bne.n	80022f8 <HAL_TIM_IC_CaptureCallback+0xec>
		  spi_data.pwm_val &= 0xFE;
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 80022e8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80022ec:	f023 0301 	bic.w	r3, r3, #1
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4b06      	ldr	r3, [pc, #24]	; (800230c <HAL_TIM_IC_CaptureCallback+0x100>)
 80022f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	200000c4 	.word	0x200000c4
 8002304:	200000bc 	.word	0x200000bc
 8002308:	200000b4 	.word	0x200000b4
 800230c:	20000418 	.word	0x20000418
 8002310:	200000c8 	.word	0x200000c8
 8002314:	200000c0 	.word	0x200000c0
 8002318:	200000b8 	.word	0x200000b8

0800231c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <LL_SPI_SetStandard>:
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
 8002332:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f023 0210 	bic.w	r2, r3, #16
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	431a      	orrs	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	605a      	str	r2, [r3, #4]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800235a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800235c:	4907      	ldr	r1, [pc, #28]	; (800237c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4313      	orrs	r3, r2
 8002362:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4013      	ands	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800236e:	68fb      	ldr	r3, [r7, #12]
}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40023800 	.word	0x40023800

08002380 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800238a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800238c:	4907      	ldr	r1, [pc, #28]	; (80023ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4313      	orrs	r3, r2
 8002392:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <LL_APB1_GRP1_EnableClock+0x2c>)
 8002396:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4013      	ands	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800239e:	68fb      	ldr	r3, [r7, #12]
}
 80023a0:	bf00      	nop
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	40023800 	.word	0x40023800

080023b0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80023b4:	4b15      	ldr	r3, [pc, #84]	; (800240c <MX_SPI1_Init+0x5c>)
 80023b6:	4a16      	ldr	r2, [pc, #88]	; (8002410 <MX_SPI1_Init+0x60>)
 80023b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80023ba:	4b14      	ldr	r3, [pc, #80]	; (800240c <MX_SPI1_Init+0x5c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023c0:	4b12      	ldr	r3, [pc, #72]	; (800240c <MX_SPI1_Init+0x5c>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023c6:	4b11      	ldr	r3, [pc, #68]	; (800240c <MX_SPI1_Init+0x5c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023cc:	4b0f      	ldr	r3, [pc, #60]	; (800240c <MX_SPI1_Init+0x5c>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023d2:	4b0e      	ldr	r3, [pc, #56]	; (800240c <MX_SPI1_Init+0x5c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80023d8:	4b0c      	ldr	r3, [pc, #48]	; (800240c <MX_SPI1_Init+0x5c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023de:	4b0b      	ldr	r3, [pc, #44]	; (800240c <MX_SPI1_Init+0x5c>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023e4:	4b09      	ldr	r3, [pc, #36]	; (800240c <MX_SPI1_Init+0x5c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023ea:	4b08      	ldr	r3, [pc, #32]	; (800240c <MX_SPI1_Init+0x5c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <MX_SPI1_Init+0x5c>)
 80023f2:	220a      	movs	r2, #10
 80023f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023f6:	4805      	ldr	r0, [pc, #20]	; (800240c <MX_SPI1_Init+0x5c>)
 80023f8:	f002 f912 	bl	8004620 <HAL_SPI_Init>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 8002402:	f7ff ff8b 	bl	800231c <Error_Handler>
  }

}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000484 	.word	0x20000484
 8002410:	40013000 	.word	0x40013000

08002414 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b090      	sub	sp, #64	; 0x40
 8002418:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800241a:	f107 0318 	add.w	r3, r7, #24
 800241e:	2228      	movs	r2, #40	; 0x28
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f004 fa3a 	bl	800689c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002428:	463b      	mov	r3, r7
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]
 8002434:	611a      	str	r2, [r3, #16]
 8002436:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002438:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800243c:	f7ff ffa0 	bl	8002380 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002440:	2004      	movs	r0, #4
 8002442:	f7ff ff85 	bl	8002350 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002446:	2002      	movs	r0, #2
 8002448:	f7ff ff82 	bl	8002350 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PC2   ------> SPI2_MISO
  PC3   ------> SPI2_MOSI
  PB10   ------> SPI2_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800244c:	230c      	movs	r3, #12
 800244e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002450:	2302      	movs	r3, #2
 8002452:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002454:	2303      	movs	r3, #3
 8002456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002460:	2305      	movs	r3, #5
 8002462:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002464:	463b      	mov	r3, r7
 8002466:	4619      	mov	r1, r3
 8002468:	481c      	ldr	r0, [pc, #112]	; (80024dc <MX_SPI2_Init+0xc8>)
 800246a:	f004 f904 	bl	8006676 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800246e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002472:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002474:	2302      	movs	r3, #2
 8002476:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002478:	2303      	movs	r3, #3
 800247a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002480:	2300      	movs	r3, #0
 8002482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002484:	2305      	movs	r3, #5
 8002486:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002488:	463b      	mov	r3, r7
 800248a:	4619      	mov	r1, r3
 800248c:	4814      	ldr	r0, [pc, #80]	; (80024e0 <MX_SPI2_Init+0xcc>)
 800248e:	f004 f8f2 	bl	8006676 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002492:	2300      	movs	r3, #0
 8002494:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002496:	f44f 7382 	mov.w	r3, #260	; 0x104
 800249a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800249c:	2300      	movs	r3, #0
 800249e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80024a0:	2302      	movs	r3, #2
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80024a4:	2301      	movs	r3, #1
 80024a6:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80024a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80024ae:	2318      	movs	r3, #24
 80024b0:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80024b2:	2300      	movs	r3, #0
 80024b4:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80024b6:	2300      	movs	r3, #0
 80024b8:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 80024ba:	230a      	movs	r3, #10
 80024bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80024be:	f107 0318 	add.w	r3, r7, #24
 80024c2:	4619      	mov	r1, r3
 80024c4:	4807      	ldr	r0, [pc, #28]	; (80024e4 <MX_SPI2_Init+0xd0>)
 80024c6:	f004 f96c 	bl	80067a2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80024ca:	2100      	movs	r1, #0
 80024cc:	4805      	ldr	r0, [pc, #20]	; (80024e4 <MX_SPI2_Init+0xd0>)
 80024ce:	f7ff ff2c 	bl	800232a <LL_SPI_SetStandard>

}
 80024d2:	bf00      	nop
 80024d4:	3740      	adds	r7, #64	; 0x40
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40020800 	.word	0x40020800
 80024e0:	40020400 	.word	0x40020400
 80024e4:	40003800 	.word	0x40003800

080024e8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b090      	sub	sp, #64	; 0x40
 80024ec:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80024ee:	f107 0318 	add.w	r3, r7, #24
 80024f2:	2228      	movs	r2, #40	; 0x28
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f004 f9d0 	bl	800689c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	463b      	mov	r3, r7
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	605a      	str	r2, [r3, #4]
 8002504:	609a      	str	r2, [r3, #8]
 8002506:	60da      	str	r2, [r3, #12]
 8002508:	611a      	str	r2, [r3, #16]
 800250a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800250c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002510:	f7ff ff36 	bl	8002380 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002514:	2004      	movs	r0, #4
 8002516:	f7ff ff1b 	bl	8002350 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800251a:	2002      	movs	r0, #2
 800251c:	f7ff ff18 	bl	8002350 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  PB3   ------> SPI3_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8002520:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002524:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002526:	2302      	movs	r3, #2
 8002528:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800252a:	2303      	movs	r3, #3
 800252c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800252e:	2300      	movs	r3, #0
 8002530:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002532:	2300      	movs	r3, #0
 8002534:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002536:	2306      	movs	r3, #6
 8002538:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800253a:	463b      	mov	r3, r7
 800253c:	4619      	mov	r1, r3
 800253e:	481c      	ldr	r0, [pc, #112]	; (80025b0 <MX_SPI3_Init+0xc8>)
 8002540:	f004 f899 	bl	8006676 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002544:	2308      	movs	r3, #8
 8002546:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002548:	2302      	movs	r3, #2
 800254a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800254c:	2303      	movs	r3, #3
 800254e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002554:	2300      	movs	r3, #0
 8002556:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002558:	2306      	movs	r3, #6
 800255a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	463b      	mov	r3, r7
 800255e:	4619      	mov	r1, r3
 8002560:	4814      	ldr	r0, [pc, #80]	; (80025b4 <MX_SPI3_Init+0xcc>)
 8002562:	f004 f888 	bl	8006676 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002566:	2300      	movs	r3, #0
 8002568:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800256a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800256e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002570:	2300      	movs	r3, #0
 8002572:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002574:	2302      	movs	r3, #2
 8002576:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002578:	2301      	movs	r3, #1
 800257a:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800257c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002580:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002582:	2318      	movs	r3, #24
 8002584:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002586:	2300      	movs	r3, #0
 8002588:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800258a:	2300      	movs	r3, #0
 800258c:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 800258e:	230a      	movs	r3, #10
 8002590:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002592:	f107 0318 	add.w	r3, r7, #24
 8002596:	4619      	mov	r1, r3
 8002598:	4807      	ldr	r0, [pc, #28]	; (80025b8 <MX_SPI3_Init+0xd0>)
 800259a:	f004 f902 	bl	80067a2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 800259e:	2100      	movs	r1, #0
 80025a0:	4805      	ldr	r0, [pc, #20]	; (80025b8 <MX_SPI3_Init+0xd0>)
 80025a2:	f7ff fec2 	bl	800232a <LL_SPI_SetStandard>

}
 80025a6:	bf00      	nop
 80025a8:	3740      	adds	r7, #64	; 0x40
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40020800 	.word	0x40020800
 80025b4:	40020400 	.word	0x40020400
 80025b8:	40003c00 	.word	0x40003c00

080025bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	; 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a53      	ldr	r2, [pc, #332]	; (8002728 <HAL_SPI_MspInit+0x16c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	f040 80a0 	bne.w	8002720 <HAL_SPI_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	4b51      	ldr	r3, [pc, #324]	; (800272c <HAL_SPI_MspInit+0x170>)
 80025e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e8:	4a50      	ldr	r2, [pc, #320]	; (800272c <HAL_SPI_MspInit+0x170>)
 80025ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025ee:	6453      	str	r3, [r2, #68]	; 0x44
 80025f0:	4b4e      	ldr	r3, [pc, #312]	; (800272c <HAL_SPI_MspInit+0x170>)
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	4b4a      	ldr	r3, [pc, #296]	; (800272c <HAL_SPI_MspInit+0x170>)
 8002602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002604:	4a49      	ldr	r2, [pc, #292]	; (800272c <HAL_SPI_MspInit+0x170>)
 8002606:	f043 0301 	orr.w	r3, r3, #1
 800260a:	6313      	str	r3, [r2, #48]	; 0x30
 800260c:	4b47      	ldr	r3, [pc, #284]	; (800272c <HAL_SPI_MspInit+0x170>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002618:	2310      	movs	r3, #16
 800261a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261c:	2302      	movs	r3, #2
 800261e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002620:	2301      	movs	r3, #1
 8002622:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002624:	2303      	movs	r3, #3
 8002626:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002628:	2305      	movs	r3, #5
 800262a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	4619      	mov	r1, r3
 8002632:	483f      	ldr	r0, [pc, #252]	; (8002730 <HAL_SPI_MspInit+0x174>)
 8002634:	f001 f89c 	bl	8003770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002638:	23e0      	movs	r3, #224	; 0xe0
 800263a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002640:	2302      	movs	r3, #2
 8002642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002644:	2303      	movs	r3, #3
 8002646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002648:	2305      	movs	r3, #5
 800264a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	4619      	mov	r1, r3
 8002652:	4837      	ldr	r0, [pc, #220]	; (8002730 <HAL_SPI_MspInit+0x174>)
 8002654:	f001 f88c 	bl	8003770 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <HAL_SPI_MspInit+0x178>)
 800265a:	4a37      	ldr	r2, [pc, #220]	; (8002738 <HAL_SPI_MspInit+0x17c>)
 800265c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800265e:	4b35      	ldr	r3, [pc, #212]	; (8002734 <HAL_SPI_MspInit+0x178>)
 8002660:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002664:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002666:	4b33      	ldr	r3, [pc, #204]	; (8002734 <HAL_SPI_MspInit+0x178>)
 8002668:	2200      	movs	r2, #0
 800266a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800266c:	4b31      	ldr	r3, [pc, #196]	; (8002734 <HAL_SPI_MspInit+0x178>)
 800266e:	2200      	movs	r2, #0
 8002670:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002672:	4b30      	ldr	r3, [pc, #192]	; (8002734 <HAL_SPI_MspInit+0x178>)
 8002674:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002678:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800267a:	4b2e      	ldr	r3, [pc, #184]	; (8002734 <HAL_SPI_MspInit+0x178>)
 800267c:	2200      	movs	r2, #0
 800267e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002680:	4b2c      	ldr	r3, [pc, #176]	; (8002734 <HAL_SPI_MspInit+0x178>)
 8002682:	2200      	movs	r2, #0
 8002684:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002686:	4b2b      	ldr	r3, [pc, #172]	; (8002734 <HAL_SPI_MspInit+0x178>)
 8002688:	2200      	movs	r2, #0
 800268a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800268c:	4b29      	ldr	r3, [pc, #164]	; (8002734 <HAL_SPI_MspInit+0x178>)
 800268e:	2200      	movs	r2, #0
 8002690:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002692:	4b28      	ldr	r3, [pc, #160]	; (8002734 <HAL_SPI_MspInit+0x178>)
 8002694:	2200      	movs	r2, #0
 8002696:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002698:	4826      	ldr	r0, [pc, #152]	; (8002734 <HAL_SPI_MspInit+0x178>)
 800269a:	f000 fcd9 	bl	8003050 <HAL_DMA_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <HAL_SPI_MspInit+0xec>
    {
      Error_Handler();
 80026a4:	f7ff fe3a 	bl	800231c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a22      	ldr	r2, [pc, #136]	; (8002734 <HAL_SPI_MspInit+0x178>)
 80026ac:	64da      	str	r2, [r3, #76]	; 0x4c
 80026ae:	4a21      	ldr	r2, [pc, #132]	; (8002734 <HAL_SPI_MspInit+0x178>)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80026b4:	4b21      	ldr	r3, [pc, #132]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026b6:	4a22      	ldr	r2, [pc, #136]	; (8002740 <HAL_SPI_MspInit+0x184>)
 80026b8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80026ba:	4b20      	ldr	r3, [pc, #128]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026bc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80026c0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026c2:	4b1e      	ldr	r3, [pc, #120]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026c4:	2240      	movs	r2, #64	; 0x40
 80026c6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c8:	4b1c      	ldr	r3, [pc, #112]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026ce:	4b1b      	ldr	r3, [pc, #108]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026d4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026d6:	4b19      	ldr	r3, [pc, #100]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026d8:	2200      	movs	r2, #0
 80026da:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026dc:	4b17      	ldr	r3, [pc, #92]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026de:	2200      	movs	r2, #0
 80026e0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80026e2:	4b16      	ldr	r3, [pc, #88]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026e8:	4b14      	ldr	r3, [pc, #80]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026ee:	4b13      	ldr	r3, [pc, #76]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80026f4:	4811      	ldr	r0, [pc, #68]	; (800273c <HAL_SPI_MspInit+0x180>)
 80026f6:	f000 fcab 	bl	8003050 <HAL_DMA_Init>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8002700:	f7ff fe0c 	bl	800231c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a0d      	ldr	r2, [pc, #52]	; (800273c <HAL_SPI_MspInit+0x180>)
 8002708:	649a      	str	r2, [r3, #72]	; 0x48
 800270a:	4a0c      	ldr	r2, [pc, #48]	; (800273c <HAL_SPI_MspInit+0x180>)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002710:	2200      	movs	r2, #0
 8002712:	2100      	movs	r1, #0
 8002714:	2023      	movs	r0, #35	; 0x23
 8002716:	f000 fc64 	bl	8002fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800271a:	2023      	movs	r0, #35	; 0x23
 800271c:	f000 fc7d 	bl	800301a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002720:	bf00      	nop
 8002722:	3728      	adds	r7, #40	; 0x28
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40013000 	.word	0x40013000
 800272c:	40023800 	.word	0x40023800
 8002730:	40020000 	.word	0x40020000
 8002734:	200004dc 	.word	0x200004dc
 8002738:	40026410 	.word	0x40026410
 800273c:	2000053c 	.word	0x2000053c
 8002740:	40026458 	.word	0x40026458

08002744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	4b10      	ldr	r3, [pc, #64]	; (8002790 <HAL_MspInit+0x4c>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	4a0f      	ldr	r2, [pc, #60]	; (8002790 <HAL_MspInit+0x4c>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002758:	6453      	str	r3, [r2, #68]	; 0x44
 800275a:	4b0d      	ldr	r3, [pc, #52]	; (8002790 <HAL_MspInit+0x4c>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002762:	607b      	str	r3, [r7, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	603b      	str	r3, [r7, #0]
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_MspInit+0x4c>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	4a08      	ldr	r2, [pc, #32]	; (8002790 <HAL_MspInit+0x4c>)
 8002770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002774:	6413      	str	r3, [r2, #64]	; 0x40
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_MspInit+0x4c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800

08002794 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002798:	bf00      	nop
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027a2:	b480      	push	{r7}
 80027a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027a6:	e7fe      	b.n	80027a6 <HardFault_Handler+0x4>

080027a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027ac:	e7fe      	b.n	80027ac <MemManage_Handler+0x4>

080027ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027ae:	b480      	push	{r7}
 80027b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027b2:	e7fe      	b.n	80027b2 <BusFault_Handler+0x4>

080027b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b8:	e7fe      	b.n	80027b8 <UsageFault_Handler+0x4>

080027ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ba:	b480      	push	{r7}
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027d6:	b480      	push	{r7}
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027e8:	f000 fade 	bl	8002da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ec:	bf00      	nop
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80027f4:	4802      	ldr	r0, [pc, #8]	; (8002800 <DMA1_Stream5_IRQHandler+0x10>)
 80027f6:	f000 fd53 	bl	80032a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000061c 	.word	0x2000061c

08002804 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002808:	4802      	ldr	r0, [pc, #8]	; (8002814 <TIM2_IRQHandler+0x10>)
 800280a:	f002 fb2f 	bl	8004e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200005dc 	.word	0x200005dc

08002818 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800281c:	4802      	ldr	r0, [pc, #8]	; (8002828 <TIM3_IRQHandler+0x10>)
 800281e:	f002 fb25 	bl	8004e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002822:	bf00      	nop
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	2000059c 	.word	0x2000059c

0800282c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002830:	4802      	ldr	r0, [pc, #8]	; (800283c <SPI1_IRQHandler+0x10>)
 8002832:	f002 f807 	bl	8004844 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002836:	bf00      	nop
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000484 	.word	0x20000484

08002840 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002844:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002848:	f001 f95e 	bl	8003b08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}

08002850 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <DMA2_Stream0_IRQHandler+0x10>)
 8002856:	f000 fd23 	bl	80032a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	200004dc 	.word	0x200004dc

08002864 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002868:	4802      	ldr	r0, [pc, #8]	; (8002874 <DMA2_Stream3_IRQHandler+0x10>)
 800286a:	f000 fd19 	bl	80032a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	2000053c 	.word	0x2000053c

08002878 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800287c:	4b08      	ldr	r3, [pc, #32]	; (80028a0 <SystemInit+0x28>)
 800287e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002882:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <SystemInit+0x28>)
 8002884:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002888:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800288c:	4b04      	ldr	r3, [pc, #16]	; (80028a0 <SystemInit+0x28>)
 800288e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002892:	609a      	str	r2, [r3, #8]
#endif
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08a      	sub	sp, #40	; 0x28
 80028a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028aa:	f107 0318 	add.w	r3, r7, #24
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	605a      	str	r2, [r3, #4]
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b8:	f107 0310 	add.w	r3, r7, #16
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028c2:	463b      	mov	r3, r7
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 80028ce:	4b2c      	ldr	r3, [pc, #176]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 80028d6:	4b2a      	ldr	r3, [pc, #168]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028d8:	2204      	movs	r2, #4
 80028da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028dc:	4b28      	ldr	r3, [pc, #160]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80028e2:	4b27      	ldr	r3, [pc, #156]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028e4:	f04f 32ff 	mov.w	r2, #4294967295
 80028e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ea:	4b25      	ldr	r3, [pc, #148]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028f0:	4b23      	ldr	r3, [pc, #140]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028f6:	4822      	ldr	r0, [pc, #136]	; (8002980 <MX_TIM2_Init+0xdc>)
 80028f8:	f002 f9fa 	bl	8004cf0 <HAL_TIM_Base_Init>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002902:	f7ff fd0b 	bl	800231c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002906:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800290a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800290c:	f107 0318 	add.w	r3, r7, #24
 8002910:	4619      	mov	r1, r3
 8002912:	481b      	ldr	r0, [pc, #108]	; (8002980 <MX_TIM2_Init+0xdc>)
 8002914:	f002 fc4e 	bl	80051b4 <HAL_TIM_ConfigClockSource>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800291e:	f7ff fcfd 	bl	800231c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002922:	4817      	ldr	r0, [pc, #92]	; (8002980 <MX_TIM2_Init+0xdc>)
 8002924:	f002 fa0f 	bl	8004d46 <HAL_TIM_IC_Init>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800292e:	f7ff fcf5 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002936:	2300      	movs	r3, #0
 8002938:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800293a:	f107 0310 	add.w	r3, r7, #16
 800293e:	4619      	mov	r1, r3
 8002940:	480f      	ldr	r0, [pc, #60]	; (8002980 <MX_TIM2_Init+0xdc>)
 8002942:	f002 ffe5 	bl	8005910 <HAL_TIMEx_MasterConfigSynchronization>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800294c:	f7ff fce6 	bl	800231c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002950:	230a      	movs	r3, #10
 8002952:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002954:	2301      	movs	r3, #1
 8002956:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002958:	2300      	movs	r3, #0
 800295a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002960:	463b      	mov	r3, r7
 8002962:	2200      	movs	r2, #0
 8002964:	4619      	mov	r1, r3
 8002966:	4806      	ldr	r0, [pc, #24]	; (8002980 <MX_TIM2_Init+0xdc>)
 8002968:	f002 fb88 	bl	800507c <HAL_TIM_IC_ConfigChannel>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8002972:	f7ff fcd3 	bl	800231c <Error_Handler>
  }

}
 8002976:	bf00      	nop
 8002978:	3728      	adds	r7, #40	; 0x28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	200005dc 	.word	0x200005dc

08002984 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298a:	f107 0310 	add.w	r3, r7, #16
 800298e:	2200      	movs	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002994:	463b      	mov	r3, r7
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	605a      	str	r2, [r3, #4]
 800299c:	609a      	str	r2, [r3, #8]
 800299e:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 80029a0:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029a2:	4a21      	ldr	r2, [pc, #132]	; (8002a28 <MX_TIM3_Init+0xa4>)
 80029a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80029a6:	4b1f      	ldr	r3, [pc, #124]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029a8:	2204      	movs	r2, #4
 80029aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ac:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80029b2:	4b1c      	ldr	r3, [pc, #112]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ba:	4b1a      	ldr	r3, [pc, #104]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029bc:	2200      	movs	r2, #0
 80029be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029c0:	4b18      	ldr	r3, [pc, #96]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029c2:	2280      	movs	r2, #128	; 0x80
 80029c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80029c6:	4817      	ldr	r0, [pc, #92]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029c8:	f002 f9bd 	bl	8004d46 <HAL_TIM_IC_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80029d2:	f7ff fca3 	bl	800231c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029da:	2300      	movs	r3, #0
 80029dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029de:	f107 0310 	add.w	r3, r7, #16
 80029e2:	4619      	mov	r1, r3
 80029e4:	480f      	ldr	r0, [pc, #60]	; (8002a24 <MX_TIM3_Init+0xa0>)
 80029e6:	f002 ff93 	bl	8005910 <HAL_TIMEx_MasterConfigSynchronization>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80029f0:	f7ff fc94 	bl	800231c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80029f4:	230a      	movs	r3, #10
 80029f6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80029f8:	2301      	movs	r3, #1
 80029fa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002a04:	463b      	mov	r3, r7
 8002a06:	220c      	movs	r2, #12
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4806      	ldr	r0, [pc, #24]	; (8002a24 <MX_TIM3_Init+0xa0>)
 8002a0c:	f002 fb36 	bl	800507c <HAL_TIM_IC_ConfigChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002a16:	f7ff fc81 	bl	800231c <Error_Handler>
  }

}
 8002a1a:	bf00      	nop
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	2000059c 	.word	0x2000059c
 8002a28:	40000400 	.word	0x40000400

08002a2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	; 0x28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
 8002a42:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a4c:	d134      	bne.n	8002ab8 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <HAL_TIM_Base_MspInit+0x94>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	4a1a      	ldr	r2, [pc, #104]	; (8002ac0 <HAL_TIM_Base_MspInit+0x94>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5e:	4b18      	ldr	r3, [pc, #96]	; (8002ac0 <HAL_TIM_Base_MspInit+0x94>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	613b      	str	r3, [r7, #16]
 8002a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	4b14      	ldr	r3, [pc, #80]	; (8002ac0 <HAL_TIM_Base_MspInit+0x94>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	4a13      	ldr	r2, [pc, #76]	; (8002ac0 <HAL_TIM_Base_MspInit+0x94>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6313      	str	r3, [r2, #48]	; 0x30
 8002a7a:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <HAL_TIM_Base_MspInit+0x94>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002a86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9c:	f107 0314 	add.w	r3, r7, #20
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4808      	ldr	r0, [pc, #32]	; (8002ac4 <HAL_TIM_Base_MspInit+0x98>)
 8002aa4:	f000 fe64 	bl	8003770 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2101      	movs	r1, #1
 8002aac:	201c      	movs	r0, #28
 8002aae:	f000 fa98 	bl	8002fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ab2:	201c      	movs	r0, #28
 8002ab4:	f000 fab1 	bl	800301a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002ab8:	bf00      	nop
 8002aba:	3728      	adds	r7, #40	; 0x28
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40020000 	.word	0x40020000

08002ac8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b08a      	sub	sp, #40	; 0x28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	60da      	str	r2, [r3, #12]
 8002ade:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1d      	ldr	r2, [pc, #116]	; (8002b5c <HAL_TIM_IC_MspInit+0x94>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d133      	bne.n	8002b52 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	4b1c      	ldr	r3, [pc, #112]	; (8002b60 <HAL_TIM_IC_MspInit+0x98>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a1b      	ldr	r2, [pc, #108]	; (8002b60 <HAL_TIM_IC_MspInit+0x98>)
 8002af4:	f043 0302 	orr.w	r3, r3, #2
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <HAL_TIM_IC_MspInit+0x98>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	4b15      	ldr	r3, [pc, #84]	; (8002b60 <HAL_TIM_IC_MspInit+0x98>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a14      	ldr	r2, [pc, #80]	; (8002b60 <HAL_TIM_IC_MspInit+0x98>)
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b12      	ldr	r3, [pc, #72]	; (8002b60 <HAL_TIM_IC_MspInit+0x98>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b22:	2302      	movs	r3, #2
 8002b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b26:	2302      	movs	r3, #2
 8002b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b32:	2302      	movs	r3, #2
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b36:	f107 0314 	add.w	r3, r7, #20
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4809      	ldr	r0, [pc, #36]	; (8002b64 <HAL_TIM_IC_MspInit+0x9c>)
 8002b3e:	f000 fe17 	bl	8003770 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002b42:	2200      	movs	r2, #0
 8002b44:	2101      	movs	r1, #1
 8002b46:	201d      	movs	r0, #29
 8002b48:	f000 fa4b 	bl	8002fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b4c:	201d      	movs	r0, #29
 8002b4e:	f000 fa64 	bl	800301a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b52:	bf00      	nop
 8002b54:	3728      	adds	r7, #40	; 0x28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40000400 	.word	0x40000400
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40020400 	.word	0x40020400

08002b68 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002b6c:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b6e:	4a12      	ldr	r2, [pc, #72]	; (8002bb8 <MX_USART2_UART_Init+0x50>)
 8002b70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b72:	4b10      	ldr	r3, [pc, #64]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b86:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b8c:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b8e:	220c      	movs	r2, #12
 8002b90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b92:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b98:	4b06      	ldr	r3, [pc, #24]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b9e:	4805      	ldr	r0, [pc, #20]	; (8002bb4 <MX_USART2_UART_Init+0x4c>)
 8002ba0:	f002 ff46 	bl	8005a30 <HAL_UART_Init>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002baa:	f7ff fbb7 	bl	800231c <Error_Handler>
  }

}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	2000067c 	.word	0x2000067c
 8002bb8:	40004400 	.word	0x40004400

08002bbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08a      	sub	sp, #40	; 0x28
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc4:	f107 0314 	add.w	r3, r7, #20
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	605a      	str	r2, [r3, #4]
 8002bce:	609a      	str	r2, [r3, #8]
 8002bd0:	60da      	str	r2, [r3, #12]
 8002bd2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a30      	ldr	r2, [pc, #192]	; (8002c9c <HAL_UART_MspInit+0xe0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d15a      	bne.n	8002c94 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	613b      	str	r3, [r7, #16]
 8002be2:	4b2f      	ldr	r3, [pc, #188]	; (8002ca0 <HAL_UART_MspInit+0xe4>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	4a2e      	ldr	r2, [pc, #184]	; (8002ca0 <HAL_UART_MspInit+0xe4>)
 8002be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bec:	6413      	str	r3, [r2, #64]	; 0x40
 8002bee:	4b2c      	ldr	r3, [pc, #176]	; (8002ca0 <HAL_UART_MspInit+0xe4>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	4b28      	ldr	r3, [pc, #160]	; (8002ca0 <HAL_UART_MspInit+0xe4>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	4a27      	ldr	r2, [pc, #156]	; (8002ca0 <HAL_UART_MspInit+0xe4>)
 8002c04:	f043 0301 	orr.w	r3, r3, #1
 8002c08:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0a:	4b25      	ldr	r3, [pc, #148]	; (8002ca0 <HAL_UART_MspInit+0xe4>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c16:	230c      	movs	r3, #12
 8002c18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c22:	2303      	movs	r3, #3
 8002c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c26:	2307      	movs	r3, #7
 8002c28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2a:	f107 0314 	add.w	r3, r7, #20
 8002c2e:	4619      	mov	r1, r3
 8002c30:	481c      	ldr	r0, [pc, #112]	; (8002ca4 <HAL_UART_MspInit+0xe8>)
 8002c32:	f000 fd9d 	bl	8003770 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002c36:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c38:	4a1c      	ldr	r2, [pc, #112]	; (8002cac <HAL_UART_MspInit+0xf0>)
 8002c3a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002c3c:	4b1a      	ldr	r3, [pc, #104]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c42:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c44:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c4a:	4b17      	ldr	r3, [pc, #92]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c50:	4b15      	ldr	r3, [pc, #84]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c56:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c58:	4b13      	ldr	r3, [pc, #76]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c5e:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002c64:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c6a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c72:	4b0d      	ldr	r3, [pc, #52]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002c78:	480b      	ldr	r0, [pc, #44]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c7a:	f000 f9e9 	bl	8003050 <HAL_DMA_Init>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002c84:	f7ff fb4a 	bl	800231c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c8c:	635a      	str	r2, [r3, #52]	; 0x34
 8002c8e:	4a06      	ldr	r2, [pc, #24]	; (8002ca8 <HAL_UART_MspInit+0xec>)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002c94:	bf00      	nop
 8002c96:	3728      	adds	r7, #40	; 0x28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40004400 	.word	0x40004400
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	40020000 	.word	0x40020000
 8002ca8:	2000061c 	.word	0x2000061c
 8002cac:	40026088 	.word	0x40026088

08002cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ce8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002cb4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002cb6:	e003      	b.n	8002cc0 <LoopCopyDataInit>

08002cb8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002cba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002cbc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002cbe:	3104      	adds	r1, #4

08002cc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002cc0:	480b      	ldr	r0, [pc, #44]	; (8002cf0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002cc4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002cc6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002cc8:	d3f6      	bcc.n	8002cb8 <CopyDataInit>
  ldr  r2, =_sbss
 8002cca:	4a0b      	ldr	r2, [pc, #44]	; (8002cf8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ccc:	e002      	b.n	8002cd4 <LoopFillZerobss>

08002cce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002cce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002cd0:	f842 3b04 	str.w	r3, [r2], #4

08002cd4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002cd4:	4b09      	ldr	r3, [pc, #36]	; (8002cfc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002cd6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002cd8:	d3f9      	bcc.n	8002cce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002cda:	f7ff fdcd 	bl	8002878 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cde:	f003 fdb9 	bl	8006854 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ce2:	f7ff f997 	bl	8002014 <main>
  bx  lr    
 8002ce6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ce8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002cec:	080078e8 	.word	0x080078e8
  ldr  r0, =_sdata
 8002cf0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002cf4:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8002cf8:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8002cfc:	200006c0 	.word	0x200006c0

08002d00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d00:	e7fe      	b.n	8002d00 <ADC_IRQHandler>
	...

08002d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d08:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <HAL_Init+0x40>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a0d      	ldr	r2, [pc, #52]	; (8002d44 <HAL_Init+0x40>)
 8002d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d14:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <HAL_Init+0x40>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a0a      	ldr	r2, [pc, #40]	; (8002d44 <HAL_Init+0x40>)
 8002d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <HAL_Init+0x40>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a07      	ldr	r2, [pc, #28]	; (8002d44 <HAL_Init+0x40>)
 8002d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d2c:	2003      	movs	r0, #3
 8002d2e:	f000 f94d 	bl	8002fcc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d32:	2000      	movs	r0, #0
 8002d34:	f000 f808 	bl	8002d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d38:	f7ff fd04 	bl	8002744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40023c00 	.word	0x40023c00

08002d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d50:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <HAL_InitTick+0x54>)
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	4b12      	ldr	r3, [pc, #72]	; (8002da0 <HAL_InitTick+0x58>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	4619      	mov	r1, r3
 8002d5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 f965 	bl	8003036 <HAL_SYSTICK_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e00e      	b.n	8002d94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b0f      	cmp	r3, #15
 8002d7a:	d80a      	bhi.n	8002d92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	f04f 30ff 	mov.w	r0, #4294967295
 8002d84:	f000 f92d 	bl	8002fe2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d88:	4a06      	ldr	r2, [pc, #24]	; (8002da4 <HAL_InitTick+0x5c>)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	e000      	b.n	8002d94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000014 	.word	0x20000014
 8002da0:	2000001c 	.word	0x2000001c
 8002da4:	20000018 	.word	0x20000018

08002da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dac:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_IncTick+0x20>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <HAL_IncTick+0x24>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4413      	add	r3, r2
 8002db8:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <HAL_IncTick+0x24>)
 8002dba:	6013      	str	r3, [r2, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	2000001c 	.word	0x2000001c
 8002dcc:	200006bc 	.word	0x200006bc

08002dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002dd4:	4b03      	ldr	r3, [pc, #12]	; (8002de4 <HAL_GetTick+0x14>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	200006bc 	.word	0x200006bc

08002de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002df0:	f7ff ffee 	bl	8002dd0 <HAL_GetTick>
 8002df4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d005      	beq.n	8002e0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e02:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <HAL_Delay+0x40>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e0e:	bf00      	nop
 8002e10:	f7ff ffde 	bl	8002dd0 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d8f7      	bhi.n	8002e10 <HAL_Delay+0x28>
  {
  }
}
 8002e20:	bf00      	nop
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	2000001c 	.word	0x2000001c

08002e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e5e:	4a04      	ldr	r2, [pc, #16]	; (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	60d3      	str	r3, [r2, #12]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <__NVIC_GetPriorityGrouping+0x18>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0a1b      	lsrs	r3, r3, #8
 8002e7e:	f003 0307 	and.w	r3, r3, #7
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	db0b      	blt.n	8002eba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	f003 021f 	and.w	r2, r3, #31
 8002ea8:	4907      	ldr	r1, [pc, #28]	; (8002ec8 <__NVIC_EnableIRQ+0x38>)
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	095b      	lsrs	r3, r3, #5
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8002eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	e000e100 	.word	0xe000e100

08002ecc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	6039      	str	r1, [r7, #0]
 8002ed6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	db0a      	blt.n	8002ef6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	490c      	ldr	r1, [pc, #48]	; (8002f18 <__NVIC_SetPriority+0x4c>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	0112      	lsls	r2, r2, #4
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	440b      	add	r3, r1
 8002ef0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ef4:	e00a      	b.n	8002f0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	4908      	ldr	r1, [pc, #32]	; (8002f1c <__NVIC_SetPriority+0x50>)
 8002efc:	79fb      	ldrb	r3, [r7, #7]
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	3b04      	subs	r3, #4
 8002f04:	0112      	lsls	r2, r2, #4
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	440b      	add	r3, r1
 8002f0a:	761a      	strb	r2, [r3, #24]
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	e000e100 	.word	0xe000e100
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b089      	sub	sp, #36	; 0x24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f1c3 0307 	rsb	r3, r3, #7
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	bf28      	it	cs
 8002f3e:	2304      	movcs	r3, #4
 8002f40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	3304      	adds	r3, #4
 8002f46:	2b06      	cmp	r3, #6
 8002f48:	d902      	bls.n	8002f50 <NVIC_EncodePriority+0x30>
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	3b03      	subs	r3, #3
 8002f4e:	e000      	b.n	8002f52 <NVIC_EncodePriority+0x32>
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f54:	f04f 32ff 	mov.w	r2, #4294967295
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43da      	mvns	r2, r3
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	401a      	ands	r2, r3
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f68:	f04f 31ff 	mov.w	r1, #4294967295
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f72:	43d9      	mvns	r1, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f78:	4313      	orrs	r3, r2
         );
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3724      	adds	r7, #36	; 0x24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f98:	d301      	bcc.n	8002f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e00f      	b.n	8002fbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f9e:	4a0a      	ldr	r2, [pc, #40]	; (8002fc8 <SysTick_Config+0x40>)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fa6:	210f      	movs	r1, #15
 8002fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fac:	f7ff ff8e 	bl	8002ecc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <SysTick_Config+0x40>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fb6:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <SysTick_Config+0x40>)
 8002fb8:	2207      	movs	r2, #7
 8002fba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	e000e010 	.word	0xe000e010

08002fcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff ff29 	bl	8002e2c <__NVIC_SetPriorityGrouping>
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b086      	sub	sp, #24
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	4603      	mov	r3, r0
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
 8002fee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ff4:	f7ff ff3e 	bl	8002e74 <__NVIC_GetPriorityGrouping>
 8002ff8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68b9      	ldr	r1, [r7, #8]
 8002ffe:	6978      	ldr	r0, [r7, #20]
 8003000:	f7ff ff8e 	bl	8002f20 <NVIC_EncodePriority>
 8003004:	4602      	mov	r2, r0
 8003006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff ff5d 	bl	8002ecc <__NVIC_SetPriority>
}
 8003012:	bf00      	nop
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b082      	sub	sp, #8
 800301e:	af00      	add	r7, sp, #0
 8003020:	4603      	mov	r3, r0
 8003022:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff ff31 	bl	8002e90 <__NVIC_EnableIRQ>
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff ffa2 	bl	8002f88 <SysTick_Config>
 8003044:	4603      	mov	r3, r0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800305c:	f7ff feb8 	bl	8002dd0 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e099      	b.n	80031a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0201 	bic.w	r2, r2, #1
 800308a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800308c:	e00f      	b.n	80030ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800308e:	f7ff fe9f 	bl	8002dd0 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b05      	cmp	r3, #5
 800309a:	d908      	bls.n	80030ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2220      	movs	r2, #32
 80030a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2203      	movs	r2, #3
 80030a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e078      	b.n	80031a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1e8      	bne.n	800308e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030c4:	697a      	ldr	r2, [r7, #20]
 80030c6:	4b38      	ldr	r3, [pc, #224]	; (80031a8 <HAL_DMA_Init+0x158>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030fa:	697a      	ldr	r2, [r7, #20]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	2b04      	cmp	r3, #4
 8003106:	d107      	bne.n	8003118 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003110:	4313      	orrs	r3, r2
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	4313      	orrs	r3, r2
 8003116:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	f023 0307 	bic.w	r3, r3, #7
 800312e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	2b04      	cmp	r3, #4
 8003140:	d117      	bne.n	8003172 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	4313      	orrs	r3, r2
 800314a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00e      	beq.n	8003172 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 fa91 	bl	800367c <DMA_CheckFifoParam>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d008      	beq.n	8003172 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2240      	movs	r2, #64	; 0x40
 8003164:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800316e:	2301      	movs	r3, #1
 8003170:	e016      	b.n	80031a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 fa48 	bl	8003610 <DMA_CalcBaseAndBitshift>
 8003180:	4603      	mov	r3, r0
 8003182:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003188:	223f      	movs	r2, #63	; 0x3f
 800318a:	409a      	lsls	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	f010803f 	.word	0xf010803f

080031ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
 80031b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ba:	2300      	movs	r3, #0
 80031bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d101      	bne.n	80031d2 <HAL_DMA_Start_IT+0x26>
 80031ce:	2302      	movs	r3, #2
 80031d0:	e040      	b.n	8003254 <HAL_DMA_Start_IT+0xa8>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d12f      	bne.n	8003246 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2202      	movs	r2, #2
 80031ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	68b9      	ldr	r1, [r7, #8]
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f000 f9da 	bl	80035b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003204:	223f      	movs	r2, #63	; 0x3f
 8003206:	409a      	lsls	r2, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f042 0216 	orr.w	r2, r2, #22
 800321a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	2b00      	cmp	r3, #0
 8003222:	d007      	beq.n	8003234 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0208 	orr.w	r2, r2, #8
 8003232:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 0201 	orr.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	e005      	b.n	8003252 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800324e:	2302      	movs	r3, #2
 8003250:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003252:	7dfb      	ldrb	r3, [r7, #23]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d004      	beq.n	800327a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2280      	movs	r2, #128	; 0x80
 8003274:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e00c      	b.n	8003294 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2205      	movs	r2, #5
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0201 	bic.w	r2, r2, #1
 8003290:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032ac:	4b92      	ldr	r3, [pc, #584]	; (80034f8 <HAL_DMA_IRQHandler+0x258>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a92      	ldr	r2, [pc, #584]	; (80034fc <HAL_DMA_IRQHandler+0x25c>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	0a9b      	lsrs	r3, r3, #10
 80032b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ca:	2208      	movs	r2, #8
 80032cc:	409a      	lsls	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4013      	ands	r3, r2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01a      	beq.n	800330c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d013      	beq.n	800330c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0204 	bic.w	r2, r2, #4
 80032f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f8:	2208      	movs	r2, #8
 80032fa:	409a      	lsls	r2, r3
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003304:	f043 0201 	orr.w	r2, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003310:	2201      	movs	r2, #1
 8003312:	409a      	lsls	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d012      	beq.n	8003342 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800332e:	2201      	movs	r2, #1
 8003330:	409a      	lsls	r2, r3
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333a:	f043 0202 	orr.w	r2, r3, #2
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003346:	2204      	movs	r2, #4
 8003348:	409a      	lsls	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	4013      	ands	r3, r2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d012      	beq.n	8003378 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00b      	beq.n	8003378 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003364:	2204      	movs	r2, #4
 8003366:	409a      	lsls	r2, r3
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003370:	f043 0204 	orr.w	r2, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337c:	2210      	movs	r2, #16
 800337e:	409a      	lsls	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4013      	ands	r3, r2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d043      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0308 	and.w	r3, r3, #8
 8003392:	2b00      	cmp	r3, #0
 8003394:	d03c      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800339a:	2210      	movs	r2, #16
 800339c:	409a      	lsls	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d018      	beq.n	80033e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d108      	bne.n	80033d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d024      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	4798      	blx	r3
 80033ce:	e01f      	b.n	8003410 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d01b      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	4798      	blx	r3
 80033e0:	e016      	b.n	8003410 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d107      	bne.n	8003400 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0208 	bic.w	r2, r2, #8
 80033fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003414:	2220      	movs	r2, #32
 8003416:	409a      	lsls	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	4013      	ands	r3, r2
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 808e 	beq.w	800353e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 8086 	beq.w	800353e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003436:	2220      	movs	r2, #32
 8003438:	409a      	lsls	r2, r3
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b05      	cmp	r3, #5
 8003448:	d136      	bne.n	80034b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0216 	bic.w	r2, r2, #22
 8003458:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695a      	ldr	r2, [r3, #20]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003468:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346e:	2b00      	cmp	r3, #0
 8003470:	d103      	bne.n	800347a <HAL_DMA_IRQHandler+0x1da>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003476:	2b00      	cmp	r3, #0
 8003478:	d007      	beq.n	800348a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0208 	bic.w	r2, r2, #8
 8003488:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348e:	223f      	movs	r2, #63	; 0x3f
 8003490:	409a      	lsls	r2, r3
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d07d      	beq.n	80035aa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	4798      	blx	r3
        }
        return;
 80034b6:	e078      	b.n	80035aa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d01c      	beq.n	8003500 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d108      	bne.n	80034e6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d030      	beq.n	800353e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	4798      	blx	r3
 80034e4:	e02b      	b.n	800353e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d027      	beq.n	800353e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	4798      	blx	r3
 80034f6:	e022      	b.n	800353e <HAL_DMA_IRQHandler+0x29e>
 80034f8:	20000014 	.word	0x20000014
 80034fc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10f      	bne.n	800352e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0210 	bic.w	r2, r2, #16
 800351c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003542:	2b00      	cmp	r3, #0
 8003544:	d032      	beq.n	80035ac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d022      	beq.n	8003598 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2205      	movs	r2, #5
 8003556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0201 	bic.w	r2, r2, #1
 8003568:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	3301      	adds	r3, #1
 800356e:	60bb      	str	r3, [r7, #8]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	429a      	cmp	r2, r3
 8003574:	d307      	bcc.n	8003586 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1f2      	bne.n	800356a <HAL_DMA_IRQHandler+0x2ca>
 8003584:	e000      	b.n	8003588 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003586:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800359c:	2b00      	cmp	r3, #0
 800359e:	d005      	beq.n	80035ac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	4798      	blx	r3
 80035a8:	e000      	b.n	80035ac <HAL_DMA_IRQHandler+0x30c>
        return;
 80035aa:	bf00      	nop
    }
  }
}
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop

080035b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b40      	cmp	r3, #64	; 0x40
 80035e0:	d108      	bne.n	80035f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68ba      	ldr	r2, [r7, #8]
 80035f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80035f2:	e007      	b.n	8003604 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	60da      	str	r2, [r3, #12]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	3b10      	subs	r3, #16
 8003620:	4a14      	ldr	r2, [pc, #80]	; (8003674 <DMA_CalcBaseAndBitshift+0x64>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	091b      	lsrs	r3, r3, #4
 8003628:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800362a:	4a13      	ldr	r2, [pc, #76]	; (8003678 <DMA_CalcBaseAndBitshift+0x68>)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4413      	add	r3, r2
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b03      	cmp	r3, #3
 800363c:	d909      	bls.n	8003652 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003646:	f023 0303 	bic.w	r3, r3, #3
 800364a:	1d1a      	adds	r2, r3, #4
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	659a      	str	r2, [r3, #88]	; 0x58
 8003650:	e007      	b.n	8003662 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800365a:	f023 0303 	bic.w	r3, r3, #3
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003666:	4618      	mov	r0, r3
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	aaaaaaab 	.word	0xaaaaaaab
 8003678:	08007884 	.word	0x08007884

0800367c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d11f      	bne.n	80036d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b03      	cmp	r3, #3
 800369a:	d855      	bhi.n	8003748 <DMA_CheckFifoParam+0xcc>
 800369c:	a201      	add	r2, pc, #4	; (adr r2, 80036a4 <DMA_CheckFifoParam+0x28>)
 800369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a2:	bf00      	nop
 80036a4:	080036b5 	.word	0x080036b5
 80036a8:	080036c7 	.word	0x080036c7
 80036ac:	080036b5 	.word	0x080036b5
 80036b0:	08003749 	.word	0x08003749
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d045      	beq.n	800374c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036c4:	e042      	b.n	800374c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036ce:	d13f      	bne.n	8003750 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036d4:	e03c      	b.n	8003750 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036de:	d121      	bne.n	8003724 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d836      	bhi.n	8003754 <DMA_CheckFifoParam+0xd8>
 80036e6:	a201      	add	r2, pc, #4	; (adr r2, 80036ec <DMA_CheckFifoParam+0x70>)
 80036e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ec:	080036fd 	.word	0x080036fd
 80036f0:	08003703 	.word	0x08003703
 80036f4:	080036fd 	.word	0x080036fd
 80036f8:	08003715 	.word	0x08003715
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003700:	e02f      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003706:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d024      	beq.n	8003758 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003712:	e021      	b.n	8003758 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800371c:	d11e      	bne.n	800375c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003722:	e01b      	b.n	800375c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d902      	bls.n	8003730 <DMA_CheckFifoParam+0xb4>
 800372a:	2b03      	cmp	r3, #3
 800372c:	d003      	beq.n	8003736 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800372e:	e018      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	73fb      	strb	r3, [r7, #15]
      break;
 8003734:	e015      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00e      	beq.n	8003760 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	73fb      	strb	r3, [r7, #15]
      break;
 8003746:	e00b      	b.n	8003760 <DMA_CheckFifoParam+0xe4>
      break;
 8003748:	bf00      	nop
 800374a:	e00a      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;
 800374c:	bf00      	nop
 800374e:	e008      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;
 8003750:	bf00      	nop
 8003752:	e006      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;
 8003754:	bf00      	nop
 8003756:	e004      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;
 8003758:	bf00      	nop
 800375a:	e002      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;   
 800375c:	bf00      	nop
 800375e:	e000      	b.n	8003762 <DMA_CheckFifoParam+0xe6>
      break;
 8003760:	bf00      	nop
    }
  } 
  
  return status; 
 8003762:	7bfb      	ldrb	r3, [r7, #15]
}
 8003764:	4618      	mov	r0, r3
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003770:	b480      	push	{r7}
 8003772:	b089      	sub	sp, #36	; 0x24
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800377a:	2300      	movs	r3, #0
 800377c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800377e:	2300      	movs	r3, #0
 8003780:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003786:	2300      	movs	r3, #0
 8003788:	61fb      	str	r3, [r7, #28]
 800378a:	e16b      	b.n	8003a64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800378c:	2201      	movs	r2, #1
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	4013      	ands	r3, r2
 800379e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	f040 815a 	bne.w	8003a5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d00b      	beq.n	80037ca <HAL_GPIO_Init+0x5a>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d007      	beq.n	80037ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037be:	2b11      	cmp	r3, #17
 80037c0:	d003      	beq.n	80037ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2b12      	cmp	r3, #18
 80037c8:	d130      	bne.n	800382c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	2203      	movs	r2, #3
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003800:	2201      	movs	r2, #1
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	091b      	lsrs	r3, r3, #4
 8003816:	f003 0201 	and.w	r2, r3, #1
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4313      	orrs	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	2203      	movs	r2, #3
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	4013      	ands	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4313      	orrs	r3, r2
 8003854:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	2b02      	cmp	r3, #2
 8003862:	d003      	beq.n	800386c <HAL_GPIO_Init+0xfc>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b12      	cmp	r3, #18
 800386a:	d123      	bne.n	80038b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	08da      	lsrs	r2, r3, #3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3208      	adds	r2, #8
 8003874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003878:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	220f      	movs	r2, #15
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	43db      	mvns	r3, r3
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	4013      	ands	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	08da      	lsrs	r2, r3, #3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3208      	adds	r2, #8
 80038ae:	69b9      	ldr	r1, [r7, #24]
 80038b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	2203      	movs	r2, #3
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4013      	ands	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 0203 	and.w	r2, r3, #3
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4313      	orrs	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 80b4 	beq.w	8003a5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	4b5f      	ldr	r3, [pc, #380]	; (8003a78 <HAL_GPIO_Init+0x308>)
 80038fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fe:	4a5e      	ldr	r2, [pc, #376]	; (8003a78 <HAL_GPIO_Init+0x308>)
 8003900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003904:	6453      	str	r3, [r2, #68]	; 0x44
 8003906:	4b5c      	ldr	r3, [pc, #368]	; (8003a78 <HAL_GPIO_Init+0x308>)
 8003908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003912:	4a5a      	ldr	r2, [pc, #360]	; (8003a7c <HAL_GPIO_Init+0x30c>)
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	089b      	lsrs	r3, r3, #2
 8003918:	3302      	adds	r3, #2
 800391a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	220f      	movs	r2, #15
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	4013      	ands	r3, r2
 8003934:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a51      	ldr	r2, [pc, #324]	; (8003a80 <HAL_GPIO_Init+0x310>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d02b      	beq.n	8003996 <HAL_GPIO_Init+0x226>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a50      	ldr	r2, [pc, #320]	; (8003a84 <HAL_GPIO_Init+0x314>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d025      	beq.n	8003992 <HAL_GPIO_Init+0x222>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a4f      	ldr	r2, [pc, #316]	; (8003a88 <HAL_GPIO_Init+0x318>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d01f      	beq.n	800398e <HAL_GPIO_Init+0x21e>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a4e      	ldr	r2, [pc, #312]	; (8003a8c <HAL_GPIO_Init+0x31c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d019      	beq.n	800398a <HAL_GPIO_Init+0x21a>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a4d      	ldr	r2, [pc, #308]	; (8003a90 <HAL_GPIO_Init+0x320>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d013      	beq.n	8003986 <HAL_GPIO_Init+0x216>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a4c      	ldr	r2, [pc, #304]	; (8003a94 <HAL_GPIO_Init+0x324>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00d      	beq.n	8003982 <HAL_GPIO_Init+0x212>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a4b      	ldr	r2, [pc, #300]	; (8003a98 <HAL_GPIO_Init+0x328>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d007      	beq.n	800397e <HAL_GPIO_Init+0x20e>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a4a      	ldr	r2, [pc, #296]	; (8003a9c <HAL_GPIO_Init+0x32c>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d101      	bne.n	800397a <HAL_GPIO_Init+0x20a>
 8003976:	2307      	movs	r3, #7
 8003978:	e00e      	b.n	8003998 <HAL_GPIO_Init+0x228>
 800397a:	2308      	movs	r3, #8
 800397c:	e00c      	b.n	8003998 <HAL_GPIO_Init+0x228>
 800397e:	2306      	movs	r3, #6
 8003980:	e00a      	b.n	8003998 <HAL_GPIO_Init+0x228>
 8003982:	2305      	movs	r3, #5
 8003984:	e008      	b.n	8003998 <HAL_GPIO_Init+0x228>
 8003986:	2304      	movs	r3, #4
 8003988:	e006      	b.n	8003998 <HAL_GPIO_Init+0x228>
 800398a:	2303      	movs	r3, #3
 800398c:	e004      	b.n	8003998 <HAL_GPIO_Init+0x228>
 800398e:	2302      	movs	r3, #2
 8003990:	e002      	b.n	8003998 <HAL_GPIO_Init+0x228>
 8003992:	2301      	movs	r3, #1
 8003994:	e000      	b.n	8003998 <HAL_GPIO_Init+0x228>
 8003996:	2300      	movs	r3, #0
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	f002 0203 	and.w	r2, r2, #3
 800399e:	0092      	lsls	r2, r2, #2
 80039a0:	4093      	lsls	r3, r2
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a8:	4934      	ldr	r1, [pc, #208]	; (8003a7c <HAL_GPIO_Init+0x30c>)
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	089b      	lsrs	r3, r3, #2
 80039ae:	3302      	adds	r3, #2
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039b6:	4b3a      	ldr	r3, [pc, #232]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	43db      	mvns	r3, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4013      	ands	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039d2:	69ba      	ldr	r2, [r7, #24]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039da:	4a31      	ldr	r2, [pc, #196]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039e0:	4b2f      	ldr	r3, [pc, #188]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4013      	ands	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a04:	4a26      	ldr	r2, [pc, #152]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a0a:	4b25      	ldr	r3, [pc, #148]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	43db      	mvns	r3, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4013      	ands	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a2e:	4a1c      	ldr	r2, [pc, #112]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a34:	4b1a      	ldr	r3, [pc, #104]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a58:	4a11      	ldr	r2, [pc, #68]	; (8003aa0 <HAL_GPIO_Init+0x330>)
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3301      	adds	r3, #1
 8003a62:	61fb      	str	r3, [r7, #28]
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	2b0f      	cmp	r3, #15
 8003a68:	f67f ae90 	bls.w	800378c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a6c:	bf00      	nop
 8003a6e:	3724      	adds	r7, #36	; 0x24
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	40013800 	.word	0x40013800
 8003a80:	40020000 	.word	0x40020000
 8003a84:	40020400 	.word	0x40020400
 8003a88:	40020800 	.word	0x40020800
 8003a8c:	40020c00 	.word	0x40020c00
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40021400 	.word	0x40021400
 8003a98:	40021800 	.word	0x40021800
 8003a9c:	40021c00 	.word	0x40021c00
 8003aa0:	40013c00 	.word	0x40013c00

08003aa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	887b      	ldrh	r3, [r7, #2]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d002      	beq.n	8003ac2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003abc:	2301      	movs	r3, #1
 8003abe:	73fb      	strb	r3, [r7, #15]
 8003ac0:	e001      	b.n	8003ac6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	460b      	mov	r3, r1
 8003ade:	807b      	strh	r3, [r7, #2]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ae4:	787b      	ldrb	r3, [r7, #1]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aea:	887a      	ldrh	r2, [r7, #2]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003af0:	e003      	b.n	8003afa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003af2:	887b      	ldrh	r3, [r7, #2]
 8003af4:	041a      	lsls	r2, r3, #16
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	619a      	str	r2, [r3, #24]
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
	...

08003b08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b12:	4b08      	ldr	r3, [pc, #32]	; (8003b34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b14:	695a      	ldr	r2, [r3, #20]
 8003b16:	88fb      	ldrh	r3, [r7, #6]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b1e:	4a05      	ldr	r2, [pc, #20]	; (8003b34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b20:	88fb      	ldrh	r3, [r7, #6]
 8003b22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b24:	88fb      	ldrh	r3, [r7, #6]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fd fd70 	bl	800160c <HAL_GPIO_EXTI_Callback>
  }
}
 8003b2c:	bf00      	nop
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40013c00 	.word	0x40013c00

08003b38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e11f      	b.n	8003d8a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d106      	bne.n	8003b64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7fe fa06 	bl	8001f70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2224      	movs	r2, #36	; 0x24
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 0201 	bic.w	r2, r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b9c:	f000 fd18 	bl	80045d0 <HAL_RCC_GetPCLK1Freq>
 8003ba0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4a7b      	ldr	r2, [pc, #492]	; (8003d94 <HAL_I2C_Init+0x25c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d807      	bhi.n	8003bbc <HAL_I2C_Init+0x84>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4a7a      	ldr	r2, [pc, #488]	; (8003d98 <HAL_I2C_Init+0x260>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	bf94      	ite	ls
 8003bb4:	2301      	movls	r3, #1
 8003bb6:	2300      	movhi	r3, #0
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	e006      	b.n	8003bca <HAL_I2C_Init+0x92>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4a77      	ldr	r2, [pc, #476]	; (8003d9c <HAL_I2C_Init+0x264>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	bf94      	ite	ls
 8003bc4:	2301      	movls	r3, #1
 8003bc6:	2300      	movhi	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e0db      	b.n	8003d8a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4a72      	ldr	r2, [pc, #456]	; (8003da0 <HAL_I2C_Init+0x268>)
 8003bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bda:	0c9b      	lsrs	r3, r3, #18
 8003bdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	4a64      	ldr	r2, [pc, #400]	; (8003d94 <HAL_I2C_Init+0x25c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d802      	bhi.n	8003c0c <HAL_I2C_Init+0xd4>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	e009      	b.n	8003c20 <HAL_I2C_Init+0xe8>
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	4a63      	ldr	r2, [pc, #396]	; (8003da4 <HAL_I2C_Init+0x26c>)
 8003c18:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1c:	099b      	lsrs	r3, r3, #6
 8003c1e:	3301      	adds	r3, #1
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	6812      	ldr	r2, [r2, #0]
 8003c24:	430b      	orrs	r3, r1
 8003c26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c32:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	4956      	ldr	r1, [pc, #344]	; (8003d94 <HAL_I2C_Init+0x25c>)
 8003c3c:	428b      	cmp	r3, r1
 8003c3e:	d80d      	bhi.n	8003c5c <HAL_I2C_Init+0x124>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	1e59      	subs	r1, r3, #1
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c4e:	3301      	adds	r3, #1
 8003c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	bf38      	it	cc
 8003c58:	2304      	movcc	r3, #4
 8003c5a:	e04f      	b.n	8003cfc <HAL_I2C_Init+0x1c4>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d111      	bne.n	8003c88 <HAL_I2C_Init+0x150>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	1e58      	subs	r0, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6859      	ldr	r1, [r3, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	440b      	add	r3, r1
 8003c72:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c76:	3301      	adds	r3, #1
 8003c78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	bf0c      	ite	eq
 8003c80:	2301      	moveq	r3, #1
 8003c82:	2300      	movne	r3, #0
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	e012      	b.n	8003cae <HAL_I2C_Init+0x176>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	1e58      	subs	r0, r3, #1
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6859      	ldr	r1, [r3, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	0099      	lsls	r1, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	bf0c      	ite	eq
 8003ca8:	2301      	moveq	r3, #1
 8003caa:	2300      	movne	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <HAL_I2C_Init+0x17e>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e022      	b.n	8003cfc <HAL_I2C_Init+0x1c4>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10e      	bne.n	8003cdc <HAL_I2C_Init+0x1a4>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	1e58      	subs	r0, r3, #1
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6859      	ldr	r1, [r3, #4]
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	440b      	add	r3, r1
 8003ccc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cda:	e00f      	b.n	8003cfc <HAL_I2C_Init+0x1c4>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	1e58      	subs	r0, r3, #1
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6859      	ldr	r1, [r3, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	440b      	add	r3, r1
 8003cea:	0099      	lsls	r1, r3, #2
 8003cec:	440b      	add	r3, r1
 8003cee:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	6809      	ldr	r1, [r1, #0]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	69da      	ldr	r2, [r3, #28]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	431a      	orrs	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6911      	ldr	r1, [r2, #16]
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	68d2      	ldr	r2, [r2, #12]
 8003d36:	4311      	orrs	r1, r2
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695a      	ldr	r2, [r3, #20]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f042 0201 	orr.w	r2, r2, #1
 8003d6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2220      	movs	r2, #32
 8003d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	000186a0 	.word	0x000186a0
 8003d98:	001e847f 	.word	0x001e847f
 8003d9c:	003d08ff 	.word	0x003d08ff
 8003da0:	431bde83 	.word	0x431bde83
 8003da4:	10624dd3 	.word	0x10624dd3

08003da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e25b      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d075      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dc6:	4ba3      	ldr	r3, [pc, #652]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d00c      	beq.n	8003dec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dd2:	4ba0      	ldr	r3, [pc, #640]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d112      	bne.n	8003e04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dde:	4b9d      	ldr	r3, [pc, #628]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dea:	d10b      	bne.n	8003e04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dec:	4b99      	ldr	r3, [pc, #612]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d05b      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x108>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d157      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e236      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0c:	d106      	bne.n	8003e1c <HAL_RCC_OscConfig+0x74>
 8003e0e:	4b91      	ldr	r3, [pc, #580]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a90      	ldr	r2, [pc, #576]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e18:	6013      	str	r3, [r2, #0]
 8003e1a:	e01d      	b.n	8003e58 <HAL_RCC_OscConfig+0xb0>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e24:	d10c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x98>
 8003e26:	4b8b      	ldr	r3, [pc, #556]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a8a      	ldr	r2, [pc, #552]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	4b88      	ldr	r3, [pc, #544]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a87      	ldr	r2, [pc, #540]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3c:	6013      	str	r3, [r2, #0]
 8003e3e:	e00b      	b.n	8003e58 <HAL_RCC_OscConfig+0xb0>
 8003e40:	4b84      	ldr	r3, [pc, #528]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a83      	ldr	r2, [pc, #524]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e4a:	6013      	str	r3, [r2, #0]
 8003e4c:	4b81      	ldr	r3, [pc, #516]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a80      	ldr	r2, [pc, #512]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d013      	beq.n	8003e88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fe ffb6 	bl	8002dd0 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e68:	f7fe ffb2 	bl	8002dd0 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	; 0x64
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e1fb      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7a:	4b76      	ldr	r3, [pc, #472]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0xc0>
 8003e86:	e014      	b.n	8003eb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e88:	f7fe ffa2 	bl	8002dd0 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e90:	f7fe ff9e 	bl	8002dd0 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b64      	cmp	r3, #100	; 0x64
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e1e7      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ea2:	4b6c      	ldr	r3, [pc, #432]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1f0      	bne.n	8003e90 <HAL_RCC_OscConfig+0xe8>
 8003eae:	e000      	b.n	8003eb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d063      	beq.n	8003f86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ebe:	4b65      	ldr	r3, [pc, #404]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 030c 	and.w	r3, r3, #12
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eca:	4b62      	ldr	r3, [pc, #392]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d11c      	bne.n	8003f10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ed6:	4b5f      	ldr	r3, [pc, #380]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d116      	bne.n	8003f10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee2:	4b5c      	ldr	r3, [pc, #368]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d005      	beq.n	8003efa <HAL_RCC_OscConfig+0x152>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d001      	beq.n	8003efa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e1bb      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efa:	4b56      	ldr	r3, [pc, #344]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	4952      	ldr	r1, [pc, #328]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0e:	e03a      	b.n	8003f86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d020      	beq.n	8003f5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f18:	4b4f      	ldr	r3, [pc, #316]	; (8004058 <HAL_RCC_OscConfig+0x2b0>)
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1e:	f7fe ff57 	bl	8002dd0 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f26:	f7fe ff53 	bl	8002dd0 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e19c      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f38:	4b46      	ldr	r3, [pc, #280]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f44:	4b43      	ldr	r3, [pc, #268]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	4940      	ldr	r1, [pc, #256]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	600b      	str	r3, [r1, #0]
 8003f58:	e015      	b.n	8003f86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f5a:	4b3f      	ldr	r3, [pc, #252]	; (8004058 <HAL_RCC_OscConfig+0x2b0>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f60:	f7fe ff36 	bl	8002dd0 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f68:	f7fe ff32 	bl	8002dd0 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e17b      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f7a:	4b36      	ldr	r3, [pc, #216]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0308 	and.w	r3, r3, #8
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d030      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d016      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f9a:	4b30      	ldr	r3, [pc, #192]	; (800405c <HAL_RCC_OscConfig+0x2b4>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa0:	f7fe ff16 	bl	8002dd0 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fa8:	f7fe ff12 	bl	8002dd0 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e15b      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fba:	4b26      	ldr	r3, [pc, #152]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x200>
 8003fc6:	e015      	b.n	8003ff4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fc8:	4b24      	ldr	r3, [pc, #144]	; (800405c <HAL_RCC_OscConfig+0x2b4>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fce:	f7fe feff 	bl	8002dd0 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fd6:	f7fe fefb 	bl	8002dd0 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e144      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fe8:	4b1a      	ldr	r3, [pc, #104]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f0      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 80a0 	beq.w	8004142 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004002:	2300      	movs	r3, #0
 8004004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004006:	4b13      	ldr	r3, [pc, #76]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10f      	bne.n	8004032 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	4b0f      	ldr	r3, [pc, #60]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	4a0e      	ldr	r2, [pc, #56]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004020:	6413      	str	r3, [r2, #64]	; 0x40
 8004022:	4b0c      	ldr	r3, [pc, #48]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800402e:	2301      	movs	r3, #1
 8004030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004032:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <HAL_RCC_OscConfig+0x2b8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403a:	2b00      	cmp	r3, #0
 800403c:	d121      	bne.n	8004082 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800403e:	4b08      	ldr	r3, [pc, #32]	; (8004060 <HAL_RCC_OscConfig+0x2b8>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a07      	ldr	r2, [pc, #28]	; (8004060 <HAL_RCC_OscConfig+0x2b8>)
 8004044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800404a:	f7fe fec1 	bl	8002dd0 <HAL_GetTick>
 800404e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004050:	e011      	b.n	8004076 <HAL_RCC_OscConfig+0x2ce>
 8004052:	bf00      	nop
 8004054:	40023800 	.word	0x40023800
 8004058:	42470000 	.word	0x42470000
 800405c:	42470e80 	.word	0x42470e80
 8004060:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004064:	f7fe feb4 	bl	8002dd0 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e0fd      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004076:	4b81      	ldr	r3, [pc, #516]	; (800427c <HAL_RCC_OscConfig+0x4d4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407e:	2b00      	cmp	r3, #0
 8004080:	d0f0      	beq.n	8004064 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d106      	bne.n	8004098 <HAL_RCC_OscConfig+0x2f0>
 800408a:	4b7d      	ldr	r3, [pc, #500]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408e:	4a7c      	ldr	r2, [pc, #496]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6713      	str	r3, [r2, #112]	; 0x70
 8004096:	e01c      	b.n	80040d2 <HAL_RCC_OscConfig+0x32a>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	2b05      	cmp	r3, #5
 800409e:	d10c      	bne.n	80040ba <HAL_RCC_OscConfig+0x312>
 80040a0:	4b77      	ldr	r3, [pc, #476]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a4:	4a76      	ldr	r2, [pc, #472]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040a6:	f043 0304 	orr.w	r3, r3, #4
 80040aa:	6713      	str	r3, [r2, #112]	; 0x70
 80040ac:	4b74      	ldr	r3, [pc, #464]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b0:	4a73      	ldr	r2, [pc, #460]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	6713      	str	r3, [r2, #112]	; 0x70
 80040b8:	e00b      	b.n	80040d2 <HAL_RCC_OscConfig+0x32a>
 80040ba:	4b71      	ldr	r3, [pc, #452]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040be:	4a70      	ldr	r2, [pc, #448]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	6713      	str	r3, [r2, #112]	; 0x70
 80040c6:	4b6e      	ldr	r3, [pc, #440]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ca:	4a6d      	ldr	r2, [pc, #436]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040cc:	f023 0304 	bic.w	r3, r3, #4
 80040d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d015      	beq.n	8004106 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040da:	f7fe fe79 	bl	8002dd0 <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e0:	e00a      	b.n	80040f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e2:	f7fe fe75 	bl	8002dd0 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e0bc      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f8:	4b61      	ldr	r3, [pc, #388]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80040fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0ee      	beq.n	80040e2 <HAL_RCC_OscConfig+0x33a>
 8004104:	e014      	b.n	8004130 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004106:	f7fe fe63 	bl	8002dd0 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410c:	e00a      	b.n	8004124 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800410e:	f7fe fe5f 	bl	8002dd0 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	f241 3288 	movw	r2, #5000	; 0x1388
 800411c:	4293      	cmp	r3, r2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e0a6      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004124:	4b56      	ldr	r3, [pc, #344]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 8004126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1ee      	bne.n	800410e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004130:	7dfb      	ldrb	r3, [r7, #23]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d105      	bne.n	8004142 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004136:	4b52      	ldr	r3, [pc, #328]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	4a51      	ldr	r2, [pc, #324]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 800413c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004140:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 8092 	beq.w	8004270 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800414c:	4b4c      	ldr	r3, [pc, #304]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 030c 	and.w	r3, r3, #12
 8004154:	2b08      	cmp	r3, #8
 8004156:	d05c      	beq.n	8004212 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d141      	bne.n	80041e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b48      	ldr	r3, [pc, #288]	; (8004284 <HAL_RCC_OscConfig+0x4dc>)
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004166:	f7fe fe33 	bl	8002dd0 <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800416e:	f7fe fe2f 	bl	8002dd0 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e078      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004180:	4b3f      	ldr	r3, [pc, #252]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1f0      	bne.n	800416e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69da      	ldr	r2, [r3, #28]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	431a      	orrs	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	019b      	lsls	r3, r3, #6
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a2:	085b      	lsrs	r3, r3, #1
 80041a4:	3b01      	subs	r3, #1
 80041a6:	041b      	lsls	r3, r3, #16
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ae:	061b      	lsls	r3, r3, #24
 80041b0:	4933      	ldr	r1, [pc, #204]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b6:	4b33      	ldr	r3, [pc, #204]	; (8004284 <HAL_RCC_OscConfig+0x4dc>)
 80041b8:	2201      	movs	r2, #1
 80041ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041bc:	f7fe fe08 	bl	8002dd0 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fe fe04 	bl	8002dd0 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e04d      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d6:	4b2a      	ldr	r3, [pc, #168]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0x41c>
 80041e2:	e045      	b.n	8004270 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e4:	4b27      	ldr	r3, [pc, #156]	; (8004284 <HAL_RCC_OscConfig+0x4dc>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ea:	f7fe fdf1 	bl	8002dd0 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f2:	f7fe fded 	bl	8002dd0 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e036      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004204:	4b1e      	ldr	r3, [pc, #120]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1f0      	bne.n	80041f2 <HAL_RCC_OscConfig+0x44a>
 8004210:	e02e      	b.n	8004270 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d101      	bne.n	800421e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e029      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800421e:	4b18      	ldr	r3, [pc, #96]	; (8004280 <HAL_RCC_OscConfig+0x4d8>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	429a      	cmp	r2, r3
 8004230:	d11c      	bne.n	800426c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800423c:	429a      	cmp	r2, r3
 800423e:	d115      	bne.n	800426c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004246:	4013      	ands	r3, r2
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800424c:	4293      	cmp	r3, r2
 800424e:	d10d      	bne.n	800426c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800425a:	429a      	cmp	r2, r3
 800425c:	d106      	bne.n	800426c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004268:	429a      	cmp	r2, r3
 800426a:	d001      	beq.n	8004270 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e000      	b.n	8004272 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3718      	adds	r7, #24
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	40007000 	.word	0x40007000
 8004280:	40023800 	.word	0x40023800
 8004284:	42470060 	.word	0x42470060

08004288 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e0cc      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800429c:	4b68      	ldr	r3, [pc, #416]	; (8004440 <HAL_RCC_ClockConfig+0x1b8>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 030f 	and.w	r3, r3, #15
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d90c      	bls.n	80042c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042aa:	4b65      	ldr	r3, [pc, #404]	; (8004440 <HAL_RCC_ClockConfig+0x1b8>)
 80042ac:	683a      	ldr	r2, [r7, #0]
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b2:	4b63      	ldr	r3, [pc, #396]	; (8004440 <HAL_RCC_ClockConfig+0x1b8>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	683a      	ldr	r2, [r7, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d001      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0b8      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d020      	beq.n	8004312 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d005      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042dc:	4b59      	ldr	r3, [pc, #356]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	4a58      	ldr	r2, [pc, #352]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0308 	and.w	r3, r3, #8
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d005      	beq.n	8004300 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042f4:	4b53      	ldr	r3, [pc, #332]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	4a52      	ldr	r2, [pc, #328]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80042fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004300:	4b50      	ldr	r3, [pc, #320]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	494d      	ldr	r1, [pc, #308]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 800430e:	4313      	orrs	r3, r2
 8004310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d044      	beq.n	80043a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d107      	bne.n	8004336 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004326:	4b47      	ldr	r3, [pc, #284]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d119      	bne.n	8004366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e07f      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d003      	beq.n	8004346 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004342:	2b03      	cmp	r3, #3
 8004344:	d107      	bne.n	8004356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004346:	4b3f      	ldr	r3, [pc, #252]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d109      	bne.n	8004366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e06f      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004356:	4b3b      	ldr	r3, [pc, #236]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d101      	bne.n	8004366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e067      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004366:	4b37      	ldr	r3, [pc, #220]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f023 0203 	bic.w	r2, r3, #3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	4934      	ldr	r1, [pc, #208]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004374:	4313      	orrs	r3, r2
 8004376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004378:	f7fe fd2a 	bl	8002dd0 <HAL_GetTick>
 800437c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800437e:	e00a      	b.n	8004396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004380:	f7fe fd26 	bl	8002dd0 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f241 3288 	movw	r2, #5000	; 0x1388
 800438e:	4293      	cmp	r3, r2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e04f      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004396:	4b2b      	ldr	r3, [pc, #172]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f003 020c 	and.w	r2, r3, #12
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d1eb      	bne.n	8004380 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043a8:	4b25      	ldr	r3, [pc, #148]	; (8004440 <HAL_RCC_ClockConfig+0x1b8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 030f 	and.w	r3, r3, #15
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d20c      	bcs.n	80043d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b6:	4b22      	ldr	r3, [pc, #136]	; (8004440 <HAL_RCC_ClockConfig+0x1b8>)
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043be:	4b20      	ldr	r3, [pc, #128]	; (8004440 <HAL_RCC_ClockConfig+0x1b8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e032      	b.n	8004436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0304 	and.w	r3, r3, #4
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043dc:	4b19      	ldr	r3, [pc, #100]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	4916      	ldr	r1, [pc, #88]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d009      	beq.n	800440e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043fa:	4b12      	ldr	r3, [pc, #72]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	490e      	ldr	r1, [pc, #56]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 800440a:	4313      	orrs	r3, r2
 800440c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800440e:	f000 f821 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 8004412:	4601      	mov	r1, r0
 8004414:	4b0b      	ldr	r3, [pc, #44]	; (8004444 <HAL_RCC_ClockConfig+0x1bc>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	091b      	lsrs	r3, r3, #4
 800441a:	f003 030f 	and.w	r3, r3, #15
 800441e:	4a0a      	ldr	r2, [pc, #40]	; (8004448 <HAL_RCC_ClockConfig+0x1c0>)
 8004420:	5cd3      	ldrb	r3, [r2, r3]
 8004422:	fa21 f303 	lsr.w	r3, r1, r3
 8004426:	4a09      	ldr	r2, [pc, #36]	; (800444c <HAL_RCC_ClockConfig+0x1c4>)
 8004428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800442a:	4b09      	ldr	r3, [pc, #36]	; (8004450 <HAL_RCC_ClockConfig+0x1c8>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4618      	mov	r0, r3
 8004430:	f7fe fc8a 	bl	8002d48 <HAL_InitTick>

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40023c00 	.word	0x40023c00
 8004444:	40023800 	.word	0x40023800
 8004448:	0800786c 	.word	0x0800786c
 800444c:	20000014 	.word	0x20000014
 8004450:	20000018 	.word	0x20000018

08004454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	607b      	str	r3, [r7, #4]
 800445e:	2300      	movs	r3, #0
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	2300      	movs	r3, #0
 8004464:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800446a:	4b50      	ldr	r3, [pc, #320]	; (80045ac <HAL_RCC_GetSysClockFreq+0x158>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	2b04      	cmp	r3, #4
 8004474:	d007      	beq.n	8004486 <HAL_RCC_GetSysClockFreq+0x32>
 8004476:	2b08      	cmp	r3, #8
 8004478:	d008      	beq.n	800448c <HAL_RCC_GetSysClockFreq+0x38>
 800447a:	2b00      	cmp	r3, #0
 800447c:	f040 808d 	bne.w	800459a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004480:	4b4b      	ldr	r3, [pc, #300]	; (80045b0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004482:	60bb      	str	r3, [r7, #8]
       break;
 8004484:	e08c      	b.n	80045a0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004486:	4b4b      	ldr	r3, [pc, #300]	; (80045b4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004488:	60bb      	str	r3, [r7, #8]
      break;
 800448a:	e089      	b.n	80045a0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800448c:	4b47      	ldr	r3, [pc, #284]	; (80045ac <HAL_RCC_GetSysClockFreq+0x158>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004494:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004496:	4b45      	ldr	r3, [pc, #276]	; (80045ac <HAL_RCC_GetSysClockFreq+0x158>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d023      	beq.n	80044ea <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044a2:	4b42      	ldr	r3, [pc, #264]	; (80045ac <HAL_RCC_GetSysClockFreq+0x158>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	099b      	lsrs	r3, r3, #6
 80044a8:	f04f 0400 	mov.w	r4, #0
 80044ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80044b0:	f04f 0200 	mov.w	r2, #0
 80044b4:	ea03 0501 	and.w	r5, r3, r1
 80044b8:	ea04 0602 	and.w	r6, r4, r2
 80044bc:	4a3d      	ldr	r2, [pc, #244]	; (80045b4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044be:	fb02 f106 	mul.w	r1, r2, r6
 80044c2:	2200      	movs	r2, #0
 80044c4:	fb02 f205 	mul.w	r2, r2, r5
 80044c8:	440a      	add	r2, r1
 80044ca:	493a      	ldr	r1, [pc, #232]	; (80045b4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044cc:	fba5 0101 	umull	r0, r1, r5, r1
 80044d0:	1853      	adds	r3, r2, r1
 80044d2:	4619      	mov	r1, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f04f 0400 	mov.w	r4, #0
 80044da:	461a      	mov	r2, r3
 80044dc:	4623      	mov	r3, r4
 80044de:	f7fc fa91 	bl	8000a04 <__aeabi_uldivmod>
 80044e2:	4603      	mov	r3, r0
 80044e4:	460c      	mov	r4, r1
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	e049      	b.n	800457e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044ea:	4b30      	ldr	r3, [pc, #192]	; (80045ac <HAL_RCC_GetSysClockFreq+0x158>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	099b      	lsrs	r3, r3, #6
 80044f0:	f04f 0400 	mov.w	r4, #0
 80044f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	ea03 0501 	and.w	r5, r3, r1
 8004500:	ea04 0602 	and.w	r6, r4, r2
 8004504:	4629      	mov	r1, r5
 8004506:	4632      	mov	r2, r6
 8004508:	f04f 0300 	mov.w	r3, #0
 800450c:	f04f 0400 	mov.w	r4, #0
 8004510:	0154      	lsls	r4, r2, #5
 8004512:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004516:	014b      	lsls	r3, r1, #5
 8004518:	4619      	mov	r1, r3
 800451a:	4622      	mov	r2, r4
 800451c:	1b49      	subs	r1, r1, r5
 800451e:	eb62 0206 	sbc.w	r2, r2, r6
 8004522:	f04f 0300 	mov.w	r3, #0
 8004526:	f04f 0400 	mov.w	r4, #0
 800452a:	0194      	lsls	r4, r2, #6
 800452c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004530:	018b      	lsls	r3, r1, #6
 8004532:	1a5b      	subs	r3, r3, r1
 8004534:	eb64 0402 	sbc.w	r4, r4, r2
 8004538:	f04f 0100 	mov.w	r1, #0
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	00e2      	lsls	r2, r4, #3
 8004542:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004546:	00d9      	lsls	r1, r3, #3
 8004548:	460b      	mov	r3, r1
 800454a:	4614      	mov	r4, r2
 800454c:	195b      	adds	r3, r3, r5
 800454e:	eb44 0406 	adc.w	r4, r4, r6
 8004552:	f04f 0100 	mov.w	r1, #0
 8004556:	f04f 0200 	mov.w	r2, #0
 800455a:	02a2      	lsls	r2, r4, #10
 800455c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004560:	0299      	lsls	r1, r3, #10
 8004562:	460b      	mov	r3, r1
 8004564:	4614      	mov	r4, r2
 8004566:	4618      	mov	r0, r3
 8004568:	4621      	mov	r1, r4
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f04f 0400 	mov.w	r4, #0
 8004570:	461a      	mov	r2, r3
 8004572:	4623      	mov	r3, r4
 8004574:	f7fc fa46 	bl	8000a04 <__aeabi_uldivmod>
 8004578:	4603      	mov	r3, r0
 800457a:	460c      	mov	r4, r1
 800457c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800457e:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <HAL_RCC_GetSysClockFreq+0x158>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	0c1b      	lsrs	r3, r3, #16
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	3301      	adds	r3, #1
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	fbb2 f3f3 	udiv	r3, r2, r3
 8004596:	60bb      	str	r3, [r7, #8]
      break;
 8004598:	e002      	b.n	80045a0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800459a:	4b05      	ldr	r3, [pc, #20]	; (80045b0 <HAL_RCC_GetSysClockFreq+0x15c>)
 800459c:	60bb      	str	r3, [r7, #8]
      break;
 800459e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045a0:	68bb      	ldr	r3, [r7, #8]
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40023800 	.word	0x40023800
 80045b0:	00f42400 	.word	0x00f42400
 80045b4:	00b71b00 	.word	0x00b71b00

080045b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045bc:	4b03      	ldr	r3, [pc, #12]	; (80045cc <HAL_RCC_GetHCLKFreq+0x14>)
 80045be:	681b      	ldr	r3, [r3, #0]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	20000014 	.word	0x20000014

080045d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045d4:	f7ff fff0 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 80045d8:	4601      	mov	r1, r0
 80045da:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	0a9b      	lsrs	r3, r3, #10
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	4a03      	ldr	r2, [pc, #12]	; (80045f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045e6:	5cd3      	ldrb	r3, [r2, r3]
 80045e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40023800 	.word	0x40023800
 80045f4:	0800787c 	.word	0x0800787c

080045f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045fc:	f7ff ffdc 	bl	80045b8 <HAL_RCC_GetHCLKFreq>
 8004600:	4601      	mov	r1, r0
 8004602:	4b05      	ldr	r3, [pc, #20]	; (8004618 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	0b5b      	lsrs	r3, r3, #13
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	4a03      	ldr	r2, [pc, #12]	; (800461c <HAL_RCC_GetPCLK2Freq+0x24>)
 800460e:	5cd3      	ldrb	r3, [r2, r3]
 8004610:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004614:	4618      	mov	r0, r3
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40023800 	.word	0x40023800
 800461c:	0800787c 	.word	0x0800787c

08004620 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e056      	b.n	80046e0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	d106      	bne.n	8004652 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7fd ffb5 	bl	80025bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2202      	movs	r2, #2
 8004656:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004668:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	431a      	orrs	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	431a      	orrs	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69db      	ldr	r3, [r3, #28]
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	ea42 0103 	orr.w	r1, r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	0c1b      	lsrs	r3, r3, #16
 80046b0:	f003 0104 	and.w	r1, r3, #4
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	430a      	orrs	r2, r1
 80046be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	69da      	ldr	r2, [r3, #28]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046f6:	2300      	movs	r3, #0
 80046f8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004700:	2b01      	cmp	r3, #1
 8004702:	d101      	bne.n	8004708 <HAL_SPI_Transmit_DMA+0x20>
 8004704:	2302      	movs	r3, #2
 8004706:	e093      	b.n	8004830 <HAL_SPI_Transmit_DMA+0x148>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d002      	beq.n	8004722 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800471c:	2302      	movs	r3, #2
 800471e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004720:	e081      	b.n	8004826 <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <HAL_SPI_Transmit_DMA+0x46>
 8004728:	88fb      	ldrh	r3, [r7, #6]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d102      	bne.n	8004734 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004732:	e078      	b.n	8004826 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2203      	movs	r2, #3
 8004738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	88fa      	ldrh	r2, [r7, #6]
 800474c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	88fa      	ldrh	r2, [r7, #6]
 8004752:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800477a:	d107      	bne.n	800478c <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800478a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004790:	4a29      	ldr	r2, [pc, #164]	; (8004838 <HAL_SPI_Transmit_DMA+0x150>)
 8004792:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004798:	4a28      	ldr	r2, [pc, #160]	; (800483c <HAL_SPI_Transmit_DMA+0x154>)
 800479a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a0:	4a27      	ldr	r2, [pc, #156]	; (8004840 <HAL_SPI_Transmit_DMA+0x158>)
 80047a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a8:	2200      	movs	r2, #0
 80047aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b4:	4619      	mov	r1, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	330c      	adds	r3, #12
 80047bc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047c2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80047c4:	f7fe fcf2 	bl	80031ac <HAL_DMA_Start_IT>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00c      	beq.n	80047e8 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d2:	f043 0210 	orr.w	r2, r3, #16
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80047e6:	e01e      	b.n	8004826 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f2:	2b40      	cmp	r3, #64	; 0x40
 80047f4:	d007      	beq.n	8004806 <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004804:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0220 	orr.w	r2, r2, #32
 8004814:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f042 0202 	orr.w	r2, r2, #2
 8004824:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800482e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	08004b15 	.word	0x08004b15
 800483c:	08004a6d 	.word	0x08004a6d
 8004840:	08004b31 	.word	0x08004b31

08004844 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	099b      	lsrs	r3, r3, #6
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10f      	bne.n	8004888 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00a      	beq.n	8004888 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	099b      	lsrs	r3, r3, #6
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d004      	beq.n	8004888 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	4798      	blx	r3
    return;
 8004886:	e0d8      	b.n	8004a3a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	085b      	lsrs	r3, r3, #1
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00a      	beq.n	80048aa <HAL_SPI_IRQHandler+0x66>
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	09db      	lsrs	r3, r3, #7
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d004      	beq.n	80048aa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	4798      	blx	r3
    return;
 80048a8:	e0c7      	b.n	8004a3a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	095b      	lsrs	r3, r3, #5
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10c      	bne.n	80048d0 <HAL_SPI_IRQHandler+0x8c>
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	099b      	lsrs	r3, r3, #6
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d106      	bne.n	80048d0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	0a1b      	lsrs	r3, r3, #8
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 80b5 	beq.w	8004a3a <HAL_SPI_IRQHandler+0x1f6>
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	095b      	lsrs	r3, r3, #5
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80ae 	beq.w	8004a3a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	099b      	lsrs	r3, r3, #6
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d023      	beq.n	8004932 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b03      	cmp	r3, #3
 80048f4:	d011      	beq.n	800491a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048fa:	f043 0204 	orr.w	r2, r3, #4
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004902:	2300      	movs	r3, #0
 8004904:	617b      	str	r3, [r7, #20]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	617b      	str	r3, [r7, #20]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	617b      	str	r3, [r7, #20]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	e00b      	b.n	8004932 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800491a:	2300      	movs	r3, #0
 800491c:	613b      	str	r3, [r7, #16]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	613b      	str	r3, [r7, #16]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	613b      	str	r3, [r7, #16]
 800492e:	693b      	ldr	r3, [r7, #16]
        return;
 8004930:	e083      	b.n	8004a3a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	095b      	lsrs	r3, r3, #5
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d014      	beq.n	8004968 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004942:	f043 0201 	orr.w	r2, r3, #1
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	0a1b      	lsrs	r3, r3, #8
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00c      	beq.n	800498e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004978:	f043 0208 	orr.w	r2, r3, #8
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004980:	2300      	movs	r3, #0
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	60bb      	str	r3, [r7, #8]
 800498c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004992:	2b00      	cmp	r3, #0
 8004994:	d050      	beq.n	8004a38 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049a4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d104      	bne.n	80049c2 <HAL_SPI_IRQHandler+0x17e>
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d034      	beq.n	8004a2c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0203 	bic.w	r2, r2, #3
 80049d0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d011      	beq.n	80049fe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049de:	4a18      	ldr	r2, [pc, #96]	; (8004a40 <HAL_SPI_IRQHandler+0x1fc>)
 80049e0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fe fc38 	bl	800325c <HAL_DMA_Abort_IT>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d005      	beq.n	80049fe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d016      	beq.n	8004a34 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a0a:	4a0d      	ldr	r2, [pc, #52]	; (8004a40 <HAL_SPI_IRQHandler+0x1fc>)
 8004a0c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7fe fc22 	bl	800325c <HAL_DMA_Abort_IT>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004a2a:	e003      	b.n	8004a34 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f813 	bl	8004a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004a32:	e000      	b.n	8004a36 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004a34:	bf00      	nop
    return;
 8004a36:	bf00      	nop
 8004a38:	bf00      	nop
  }
}
 8004a3a:	3720      	adds	r7, #32
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	08004b71 	.word	0x08004b71

08004a44 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a78:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a7a:	f7fe f9a9 	bl	8002dd0 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a8e:	d03b      	beq.n	8004b08 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0220 	bic.w	r2, r2, #32
 8004a9e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0202 	bic.w	r2, r2, #2
 8004aae:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	2164      	movs	r1, #100	; 0x64
 8004ab4:	6978      	ldr	r0, [r7, #20]
 8004ab6:	f000 f8d9 	bl	8004c6c <SPI_EndRxTxTransaction>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac4:	f043 0220 	orr.w	r2, r3, #32
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10a      	bne.n	8004aea <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	60fb      	str	r3, [r7, #12]
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2200      	movs	r2, #0
 8004aee:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d003      	beq.n	8004b08 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b00:	6978      	ldr	r0, [r7, #20]
 8004b02:	f7ff ffa9 	bl	8004a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b06:	e002      	b.n	8004b0e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004b08:	6978      	ldr	r0, [r7, #20]
 8004b0a:	f7fd fa79 	bl	8002000 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b0e:	3718      	adds	r7, #24
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b20:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f7ff ff8e 	bl	8004a44 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b28:	bf00      	nop
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0203 	bic.w	r2, r2, #3
 8004b4c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b52:	f043 0210 	orr.w	r2, r3, #16
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	f7ff ff78 	bl	8004a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b68:	bf00      	nop
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f7ff ff64 	bl	8004a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b90:	bf00      	nop
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ba8:	e04c      	b.n	8004c44 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb0:	d048      	beq.n	8004c44 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004bb2:	f7fe f90d 	bl	8002dd0 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d902      	bls.n	8004bc8 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d13d      	bne.n	8004c44 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bd6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004be0:	d111      	bne.n	8004c06 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bea:	d004      	beq.n	8004bf6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bf4:	d107      	bne.n	8004c06 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c04:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c0e:	d10f      	bne.n	8004c30 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c2e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e00f      	b.n	8004c64 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689a      	ldr	r2, [r3, #8]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	bf0c      	ite	eq
 8004c54:	2301      	moveq	r3, #1
 8004c56:	2300      	movne	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d1a3      	bne.n	8004baa <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b088      	sub	sp, #32
 8004c70:	af02      	add	r7, sp, #8
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c78:	4b1b      	ldr	r3, [pc, #108]	; (8004ce8 <SPI_EndRxTxTransaction+0x7c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a1b      	ldr	r2, [pc, #108]	; (8004cec <SPI_EndRxTxTransaction+0x80>)
 8004c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c82:	0d5b      	lsrs	r3, r3, #21
 8004c84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c88:	fb02 f303 	mul.w	r3, r2, r3
 8004c8c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c96:	d112      	bne.n	8004cbe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f7ff ff78 	bl	8004b98 <SPI_WaitFlagStateUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d016      	beq.n	8004cdc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb2:	f043 0220 	orr.w	r2, r3, #32
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e00f      	b.n	8004cde <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00a      	beq.n	8004cda <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd4:	2b80      	cmp	r3, #128	; 0x80
 8004cd6:	d0f2      	beq.n	8004cbe <SPI_EndRxTxTransaction+0x52>
 8004cd8:	e000      	b.n	8004cdc <SPI_EndRxTxTransaction+0x70>
        break;
 8004cda:	bf00      	nop
  }

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20000014 	.word	0x20000014
 8004cec:	165e9f81 	.word	0x165e9f81

08004cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e01d      	b.n	8004d3e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d106      	bne.n	8004d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7fd fe88 	bl	8002a2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f000 fb64 	bl	80053fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3708      	adds	r7, #8
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b082      	sub	sp, #8
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d101      	bne.n	8004d58 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e01d      	b.n	8004d94 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d106      	bne.n	8004d72 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7fd feab 	bl	8002ac8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2202      	movs	r2, #2
 8004d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	3304      	adds	r3, #4
 8004d82:	4619      	mov	r1, r3
 8004d84:	4610      	mov	r0, r2
 8004d86:	f000 fb39 	bl	80053fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b0c      	cmp	r3, #12
 8004daa:	d841      	bhi.n	8004e30 <HAL_TIM_IC_Start_IT+0x94>
 8004dac:	a201      	add	r2, pc, #4	; (adr r2, 8004db4 <HAL_TIM_IC_Start_IT+0x18>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004de9 	.word	0x08004de9
 8004db8:	08004e31 	.word	0x08004e31
 8004dbc:	08004e31 	.word	0x08004e31
 8004dc0:	08004e31 	.word	0x08004e31
 8004dc4:	08004dfb 	.word	0x08004dfb
 8004dc8:	08004e31 	.word	0x08004e31
 8004dcc:	08004e31 	.word	0x08004e31
 8004dd0:	08004e31 	.word	0x08004e31
 8004dd4:	08004e0d 	.word	0x08004e0d
 8004dd8:	08004e31 	.word	0x08004e31
 8004ddc:	08004e31 	.word	0x08004e31
 8004de0:	08004e31 	.word	0x08004e31
 8004de4:	08004e1f 	.word	0x08004e1f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68da      	ldr	r2, [r3, #12]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0202 	orr.w	r2, r2, #2
 8004df6:	60da      	str	r2, [r3, #12]
      break;
 8004df8:	e01b      	b.n	8004e32 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68da      	ldr	r2, [r3, #12]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f042 0204 	orr.w	r2, r2, #4
 8004e08:	60da      	str	r2, [r3, #12]
      break;
 8004e0a:	e012      	b.n	8004e32 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0208 	orr.w	r2, r2, #8
 8004e1a:	60da      	str	r2, [r3, #12]
      break;
 8004e1c:	e009      	b.n	8004e32 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68da      	ldr	r2, [r3, #12]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f042 0210 	orr.w	r2, r2, #16
 8004e2c:	60da      	str	r2, [r3, #12]
      break;
 8004e2e:	e000      	b.n	8004e32 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8004e30:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2201      	movs	r2, #1
 8004e38:	6839      	ldr	r1, [r7, #0]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fd42 	bl	80058c4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2b06      	cmp	r3, #6
 8004e50:	d007      	beq.n	8004e62 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f042 0201 	orr.w	r2, r2, #1
 8004e60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d122      	bne.n	8004ec8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d11b      	bne.n	8004ec8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f06f 0202 	mvn.w	r2, #2
 8004e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	f003 0303 	and.w	r3, r3, #3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f7fd f9ac 	bl	800220c <HAL_TIM_IC_CaptureCallback>
 8004eb4:	e005      	b.n	8004ec2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fa82 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 fa89 	bl	80053d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	f003 0304 	and.w	r3, r3, #4
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d122      	bne.n	8004f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f003 0304 	and.w	r3, r3, #4
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d11b      	bne.n	8004f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f06f 0204 	mvn.w	r2, #4
 8004eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7fd f982 	bl	800220c <HAL_TIM_IC_CaptureCallback>
 8004f08:	e005      	b.n	8004f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 fa58 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 fa5f 	bl	80053d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	f003 0308 	and.w	r3, r3, #8
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d122      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d11b      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f06f 0208 	mvn.w	r2, #8
 8004f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2204      	movs	r2, #4
 8004f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7fd f958 	bl	800220c <HAL_TIM_IC_CaptureCallback>
 8004f5c:	e005      	b.n	8004f6a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fa2e 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fa35 	bl	80053d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	2b10      	cmp	r3, #16
 8004f7c:	d122      	bne.n	8004fc4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b10      	cmp	r3, #16
 8004f8a:	d11b      	bne.n	8004fc4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f06f 0210 	mvn.w	r2, #16
 8004f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2208      	movs	r2, #8
 8004f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7fd f92e 	bl	800220c <HAL_TIM_IC_CaptureCallback>
 8004fb0:	e005      	b.n	8004fbe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 fa04 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 fa0b 	bl	80053d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d10e      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d107      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f06f 0201 	mvn.w	r2, #1
 8004fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f9de 	bl	80053ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ffa:	2b80      	cmp	r3, #128	; 0x80
 8004ffc:	d10e      	bne.n	800501c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005008:	2b80      	cmp	r3, #128	; 0x80
 800500a:	d107      	bne.n	800501c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 fd00 	bl	8005a1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005026:	2b40      	cmp	r3, #64	; 0x40
 8005028:	d10e      	bne.n	8005048 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005034:	2b40      	cmp	r3, #64	; 0x40
 8005036:	d107      	bne.n	8005048 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f9d0 	bl	80053e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	f003 0320 	and.w	r3, r3, #32
 8005052:	2b20      	cmp	r3, #32
 8005054:	d10e      	bne.n	8005074 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	f003 0320 	and.w	r3, r3, #32
 8005060:	2b20      	cmp	r3, #32
 8005062:	d107      	bne.n	8005074 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0220 	mvn.w	r2, #32
 800506c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fcca 	bl	8005a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005074:	bf00      	nop
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800508e:	2b01      	cmp	r3, #1
 8005090:	d101      	bne.n	8005096 <HAL_TIM_IC_ConfigChannel+0x1a>
 8005092:	2302      	movs	r3, #2
 8005094:	e08a      	b.n	80051ac <HAL_TIM_IC_ConfigChannel+0x130>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2202      	movs	r2, #2
 80050a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d11b      	bne.n	80050e4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6818      	ldr	r0, [r3, #0]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	6819      	ldr	r1, [r3, #0]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f000 fa3e 	bl	800553c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699a      	ldr	r2, [r3, #24]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 020c 	bic.w	r2, r2, #12
 80050ce:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6999      	ldr	r1, [r3, #24]
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	619a      	str	r2, [r3, #24]
 80050e2:	e05a      	b.n	800519a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	d11c      	bne.n	8005124 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6818      	ldr	r0, [r3, #0]
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	6819      	ldr	r1, [r3, #0]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f000 fac2 	bl	8005682 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699a      	ldr	r2, [r3, #24]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800510c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	6999      	ldr	r1, [r3, #24]
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	021a      	lsls	r2, r3, #8
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	430a      	orrs	r2, r1
 8005120:	619a      	str	r2, [r3, #24]
 8005122:	e03a      	b.n	800519a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b08      	cmp	r3, #8
 8005128:	d11b      	bne.n	8005162 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6818      	ldr	r0, [r3, #0]
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	6819      	ldr	r1, [r3, #0]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f000 fb0f 	bl	800575c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	69da      	ldr	r2, [r3, #28]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 020c 	bic.w	r2, r2, #12
 800514c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69d9      	ldr	r1, [r3, #28]
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	689a      	ldr	r2, [r3, #8]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	61da      	str	r2, [r3, #28]
 8005160:	e01b      	b.n	800519a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6818      	ldr	r0, [r3, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	6819      	ldr	r1, [r3, #0]
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f000 fb2f 	bl	80057d4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69da      	ldr	r2, [r3, #28]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005184:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	69d9      	ldr	r1, [r3, #28]
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	021a      	lsls	r2, r3, #8
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d101      	bne.n	80051cc <HAL_TIM_ConfigClockSource+0x18>
 80051c8:	2302      	movs	r3, #2
 80051ca:	e0a6      	b.n	800531a <HAL_TIM_ConfigClockSource+0x166>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2202      	movs	r2, #2
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2b40      	cmp	r3, #64	; 0x40
 8005202:	d067      	beq.n	80052d4 <HAL_TIM_ConfigClockSource+0x120>
 8005204:	2b40      	cmp	r3, #64	; 0x40
 8005206:	d80b      	bhi.n	8005220 <HAL_TIM_ConfigClockSource+0x6c>
 8005208:	2b10      	cmp	r3, #16
 800520a:	d073      	beq.n	80052f4 <HAL_TIM_ConfigClockSource+0x140>
 800520c:	2b10      	cmp	r3, #16
 800520e:	d802      	bhi.n	8005216 <HAL_TIM_ConfigClockSource+0x62>
 8005210:	2b00      	cmp	r3, #0
 8005212:	d06f      	beq.n	80052f4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005214:	e078      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005216:	2b20      	cmp	r3, #32
 8005218:	d06c      	beq.n	80052f4 <HAL_TIM_ConfigClockSource+0x140>
 800521a:	2b30      	cmp	r3, #48	; 0x30
 800521c:	d06a      	beq.n	80052f4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800521e:	e073      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005220:	2b70      	cmp	r3, #112	; 0x70
 8005222:	d00d      	beq.n	8005240 <HAL_TIM_ConfigClockSource+0x8c>
 8005224:	2b70      	cmp	r3, #112	; 0x70
 8005226:	d804      	bhi.n	8005232 <HAL_TIM_ConfigClockSource+0x7e>
 8005228:	2b50      	cmp	r3, #80	; 0x50
 800522a:	d033      	beq.n	8005294 <HAL_TIM_ConfigClockSource+0xe0>
 800522c:	2b60      	cmp	r3, #96	; 0x60
 800522e:	d041      	beq.n	80052b4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005230:	e06a      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005236:	d066      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x152>
 8005238:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800523c:	d017      	beq.n	800526e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800523e:	e063      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6818      	ldr	r0, [r3, #0]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	6899      	ldr	r1, [r3, #8]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f000 fb18 	bl	8005884 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005262:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	609a      	str	r2, [r3, #8]
      break;
 800526c:	e04c      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6818      	ldr	r0, [r3, #0]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	6899      	ldr	r1, [r3, #8]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f000 fb01 	bl	8005884 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005290:	609a      	str	r2, [r3, #8]
      break;
 8005292:	e039      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6818      	ldr	r0, [r3, #0]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	6859      	ldr	r1, [r3, #4]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	461a      	mov	r2, r3
 80052a2:	f000 f9bf 	bl	8005624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2150      	movs	r1, #80	; 0x50
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 face 	bl	800584e <TIM_ITRx_SetConfig>
      break;
 80052b2:	e029      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	6859      	ldr	r1, [r3, #4]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	461a      	mov	r2, r3
 80052c2:	f000 fa1b 	bl	80056fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2160      	movs	r1, #96	; 0x60
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fabe 	bl	800584e <TIM_ITRx_SetConfig>
      break;
 80052d2:	e019      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6818      	ldr	r0, [r3, #0]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	6859      	ldr	r1, [r3, #4]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	461a      	mov	r2, r3
 80052e2:	f000 f99f 	bl	8005624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2140      	movs	r1, #64	; 0x40
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 faae 	bl	800584e <TIM_ITRx_SetConfig>
      break;
 80052f2:	e009      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4619      	mov	r1, r3
 80052fe:	4610      	mov	r0, r2
 8005300:	f000 faa5 	bl	800584e <TIM_ITRx_SetConfig>
      break;
 8005304:	e000      	b.n	8005308 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005306:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3710      	adds	r7, #16
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
	...

08005324 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b0c      	cmp	r3, #12
 8005336:	d831      	bhi.n	800539c <HAL_TIM_ReadCapturedValue+0x78>
 8005338:	a201      	add	r2, pc, #4	; (adr r2, 8005340 <HAL_TIM_ReadCapturedValue+0x1c>)
 800533a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533e:	bf00      	nop
 8005340:	08005375 	.word	0x08005375
 8005344:	0800539d 	.word	0x0800539d
 8005348:	0800539d 	.word	0x0800539d
 800534c:	0800539d 	.word	0x0800539d
 8005350:	0800537f 	.word	0x0800537f
 8005354:	0800539d 	.word	0x0800539d
 8005358:	0800539d 	.word	0x0800539d
 800535c:	0800539d 	.word	0x0800539d
 8005360:	08005389 	.word	0x08005389
 8005364:	0800539d 	.word	0x0800539d
 8005368:	0800539d 	.word	0x0800539d
 800536c:	0800539d 	.word	0x0800539d
 8005370:	08005393 	.word	0x08005393
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800537a:	60fb      	str	r3, [r7, #12]

      break;
 800537c:	e00f      	b.n	800539e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005384:	60fb      	str	r3, [r7, #12]

      break;
 8005386:	e00a      	b.n	800539e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800538e:	60fb      	str	r3, [r7, #12]

      break;
 8005390:	e005      	b.n	800539e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	60fb      	str	r3, [r7, #12]

      break;
 800539a:	e000      	b.n	800539e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800539c:	bf00      	nop
  }

  return tmpreg;
 800539e:	68fb      	ldr	r3, [r7, #12]
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a40      	ldr	r2, [pc, #256]	; (8005510 <TIM_Base_SetConfig+0x114>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d013      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800541a:	d00f      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a3d      	ldr	r2, [pc, #244]	; (8005514 <TIM_Base_SetConfig+0x118>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00b      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a3c      	ldr	r2, [pc, #240]	; (8005518 <TIM_Base_SetConfig+0x11c>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d007      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a3b      	ldr	r2, [pc, #236]	; (800551c <TIM_Base_SetConfig+0x120>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d003      	beq.n	800543c <TIM_Base_SetConfig+0x40>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a3a      	ldr	r2, [pc, #232]	; (8005520 <TIM_Base_SetConfig+0x124>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d108      	bne.n	800544e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a2f      	ldr	r2, [pc, #188]	; (8005510 <TIM_Base_SetConfig+0x114>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d02b      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545c:	d027      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a2c      	ldr	r2, [pc, #176]	; (8005514 <TIM_Base_SetConfig+0x118>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d023      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a2b      	ldr	r2, [pc, #172]	; (8005518 <TIM_Base_SetConfig+0x11c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d01f      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2a      	ldr	r2, [pc, #168]	; (800551c <TIM_Base_SetConfig+0x120>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d01b      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a29      	ldr	r2, [pc, #164]	; (8005520 <TIM_Base_SetConfig+0x124>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d017      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a28      	ldr	r2, [pc, #160]	; (8005524 <TIM_Base_SetConfig+0x128>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a27      	ldr	r2, [pc, #156]	; (8005528 <TIM_Base_SetConfig+0x12c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d00f      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a26      	ldr	r2, [pc, #152]	; (800552c <TIM_Base_SetConfig+0x130>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00b      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a25      	ldr	r2, [pc, #148]	; (8005530 <TIM_Base_SetConfig+0x134>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d007      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a24      	ldr	r2, [pc, #144]	; (8005534 <TIM_Base_SetConfig+0x138>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d003      	beq.n	80054ae <TIM_Base_SetConfig+0xb2>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a23      	ldr	r2, [pc, #140]	; (8005538 <TIM_Base_SetConfig+0x13c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d108      	bne.n	80054c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	4313      	orrs	r3, r2
 80054be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a0a      	ldr	r2, [pc, #40]	; (8005510 <TIM_Base_SetConfig+0x114>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d003      	beq.n	80054f4 <TIM_Base_SetConfig+0xf8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a0c      	ldr	r2, [pc, #48]	; (8005520 <TIM_Base_SetConfig+0x124>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d103      	bne.n	80054fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	615a      	str	r2, [r3, #20]
}
 8005502:	bf00      	nop
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	40010000 	.word	0x40010000
 8005514:	40000400 	.word	0x40000400
 8005518:	40000800 	.word	0x40000800
 800551c:	40000c00 	.word	0x40000c00
 8005520:	40010400 	.word	0x40010400
 8005524:	40014000 	.word	0x40014000
 8005528:	40014400 	.word	0x40014400
 800552c:	40014800 	.word	0x40014800
 8005530:	40001800 	.word	0x40001800
 8005534:	40001c00 	.word	0x40001c00
 8005538:	40002000 	.word	0x40002000

0800553c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800553c:	b480      	push	{r7}
 800553e:	b087      	sub	sp, #28
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	f023 0201 	bic.w	r2, r3, #1
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	4a28      	ldr	r2, [pc, #160]	; (8005608 <TIM_TI1_SetConfig+0xcc>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d01b      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005570:	d017      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	4a25      	ldr	r2, [pc, #148]	; (800560c <TIM_TI1_SetConfig+0xd0>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d013      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	4a24      	ldr	r2, [pc, #144]	; (8005610 <TIM_TI1_SetConfig+0xd4>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d00f      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4a23      	ldr	r2, [pc, #140]	; (8005614 <TIM_TI1_SetConfig+0xd8>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d00b      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	4a22      	ldr	r2, [pc, #136]	; (8005618 <TIM_TI1_SetConfig+0xdc>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d007      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4a21      	ldr	r2, [pc, #132]	; (800561c <TIM_TI1_SetConfig+0xe0>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d003      	beq.n	80055a2 <TIM_TI1_SetConfig+0x66>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4a20      	ldr	r2, [pc, #128]	; (8005620 <TIM_TI1_SetConfig+0xe4>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d101      	bne.n	80055a6 <TIM_TI1_SetConfig+0x6a>
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <TIM_TI1_SetConfig+0x6c>
 80055a6:	2300      	movs	r3, #0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d008      	beq.n	80055be <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	f023 0303 	bic.w	r3, r3, #3
 80055b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	e003      	b.n	80055c6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	f043 0301 	orr.w	r3, r3, #1
 80055c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f023 030a 	bic.w	r3, r3, #10
 80055e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	f003 030a 	and.w	r3, r3, #10
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	621a      	str	r2, [r3, #32]
}
 80055fa:	bf00      	nop
 80055fc:	371c      	adds	r7, #28
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	40010000 	.word	0x40010000
 800560c:	40000400 	.word	0x40000400
 8005610:	40000800 	.word	0x40000800
 8005614:	40000c00 	.word	0x40000c00
 8005618:	40010400 	.word	0x40010400
 800561c:	40014000 	.word	0x40014000
 8005620:	40001800 	.word	0x40001800

08005624 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005624:	b480      	push	{r7}
 8005626:	b087      	sub	sp, #28
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f023 0201 	bic.w	r2, r3, #1
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800564e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	011b      	lsls	r3, r3, #4
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	4313      	orrs	r3, r2
 8005658:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f023 030a 	bic.w	r3, r3, #10
 8005660:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4313      	orrs	r3, r2
 8005668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	621a      	str	r2, [r3, #32]
}
 8005676:	bf00      	nop
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005682:	b480      	push	{r7}
 8005684:	b087      	sub	sp, #28
 8005686:	af00      	add	r7, sp, #0
 8005688:	60f8      	str	r0, [r7, #12]
 800568a:	60b9      	str	r1, [r7, #8]
 800568c:	607a      	str	r2, [r7, #4]
 800568e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	f023 0210 	bic.w	r2, r3, #16
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	021b      	lsls	r3, r3, #8
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	031b      	lsls	r3, r3, #12
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056d4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	621a      	str	r2, [r3, #32]
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	f023 0210 	bic.w	r2, r3, #16
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005726:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	031b      	lsls	r3, r3, #12
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	4313      	orrs	r3, r2
 8005730:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005738:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	011b      	lsls	r3, r3, #4
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	4313      	orrs	r3, r2
 8005742:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	693a      	ldr	r2, [r7, #16]
 800574e:	621a      	str	r2, [r3, #32]
}
 8005750:	bf00      	nop
 8005752:	371c      	adds	r7, #28
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
 8005768:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f023 0303 	bic.w	r3, r3, #3
 8005788:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005798:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80057ac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	021b      	lsls	r3, r3, #8
 80057b2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	621a      	str	r2, [r3, #32]
}
 80057c8:	bf00      	nop
 80057ca:	371c      	adds	r7, #28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
 80057e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005800:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	021b      	lsls	r3, r3, #8
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	4313      	orrs	r3, r2
 800580a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005812:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	031b      	lsls	r3, r3, #12
 8005818:	b29b      	uxth	r3, r3
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005826:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	031b      	lsls	r3, r3, #12
 800582c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4313      	orrs	r3, r2
 8005834:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	621a      	str	r2, [r3, #32]
}
 8005842:	bf00      	nop
 8005844:	371c      	adds	r7, #28
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800584e:	b480      	push	{r7}
 8005850:	b085      	sub	sp, #20
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
 8005856:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005864:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4313      	orrs	r3, r2
 800586c:	f043 0307 	orr.w	r3, r3, #7
 8005870:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	609a      	str	r2, [r3, #8]
}
 8005878:	bf00      	nop
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
 8005890:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800589e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	021a      	lsls	r2, r3, #8
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	431a      	orrs	r2, r3
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	697a      	ldr	r2, [r7, #20]
 80058b6:	609a      	str	r2, [r3, #8]
}
 80058b8:	bf00      	nop
 80058ba:	371c      	adds	r7, #28
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	f003 031f 	and.w	r3, r3, #31
 80058d6:	2201      	movs	r2, #1
 80058d8:	fa02 f303 	lsl.w	r3, r2, r3
 80058dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a1a      	ldr	r2, [r3, #32]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	43db      	mvns	r3, r3
 80058e6:	401a      	ands	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6a1a      	ldr	r2, [r3, #32]
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f003 031f 	and.w	r3, r3, #31
 80058f6:	6879      	ldr	r1, [r7, #4]
 80058f8:	fa01 f303 	lsl.w	r3, r1, r3
 80058fc:	431a      	orrs	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
	...

08005910 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005920:	2b01      	cmp	r3, #1
 8005922:	d101      	bne.n	8005928 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005924:	2302      	movs	r3, #2
 8005926:	e05a      	b.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2202      	movs	r2, #2
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4313      	orrs	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a21      	ldr	r2, [pc, #132]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d022      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005974:	d01d      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a1d      	ldr	r2, [pc, #116]	; (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d018      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a1b      	ldr	r2, [pc, #108]	; (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d013      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a1a      	ldr	r2, [pc, #104]	; (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00e      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a18      	ldr	r2, [pc, #96]	; (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d009      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a17      	ldr	r2, [pc, #92]	; (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d004      	beq.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a15      	ldr	r2, [pc, #84]	; (8005a04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d10c      	bne.n	80059cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	68ba      	ldr	r2, [r7, #8]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3714      	adds	r7, #20
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	40010000 	.word	0x40010000
 80059f0:	40000400 	.word	0x40000400
 80059f4:	40000800 	.word	0x40000800
 80059f8:	40000c00 	.word	0x40000c00
 80059fc:	40010400 	.word	0x40010400
 8005a00:	40014000 	.word	0x40014000
 8005a04:	40001800 	.word	0x40001800

08005a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e03f      	b.n	8005ac2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d106      	bne.n	8005a5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f7fd f8b0 	bl	8002bbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2224      	movs	r2, #36	; 0x24
 8005a60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f97d 	bl	8005d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	691a      	ldr	r2, [r3, #16]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	695a      	ldr	r2, [r3, #20]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005aa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
	...

08005acc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b20      	cmp	r3, #32
 8005ae4:	d166      	bne.n	8005bb4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <HAL_UART_Receive_DMA+0x26>
 8005aec:	88fb      	ldrh	r3, [r7, #6]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e05f      	b.n	8005bb6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d101      	bne.n	8005b04 <HAL_UART_Receive_DMA+0x38>
 8005b00:	2302      	movs	r3, #2
 8005b02:	e058      	b.n	8005bb6 <HAL_UART_Receive_DMA+0xea>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	88fa      	ldrh	r2, [r7, #6]
 8005b16:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2222      	movs	r2, #34	; 0x22
 8005b22:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2a:	4a25      	ldr	r2, [pc, #148]	; (8005bc0 <HAL_UART_Receive_DMA+0xf4>)
 8005b2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b32:	4a24      	ldr	r2, [pc, #144]	; (8005bc4 <HAL_UART_Receive_DMA+0xf8>)
 8005b34:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3a:	4a23      	ldr	r2, [pc, #140]	; (8005bc8 <HAL_UART_Receive_DMA+0xfc>)
 8005b3c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b42:	2200      	movs	r2, #0
 8005b44:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005b46:	f107 0308 	add.w	r3, r7, #8
 8005b4a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3304      	adds	r3, #4
 8005b56:	4619      	mov	r1, r3
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	88fb      	ldrh	r3, [r7, #6]
 8005b5e:	f7fd fb25 	bl	80031ac <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005b62:	2300      	movs	r3, #0
 8005b64:	613b      	str	r3, [r7, #16]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	613b      	str	r3, [r7, #16]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	613b      	str	r3, [r7, #16]
 8005b76:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b8e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695a      	ldr	r2, [r3, #20]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0201 	orr.w	r2, r2, #1
 8005b9e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695a      	ldr	r2, [r3, #20]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bae:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	e000      	b.n	8005bb6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005bb4:	2302      	movs	r3, #2
  }
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3718      	adds	r7, #24
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	08005bf5 	.word	0x08005bf5
 8005bc4:	08005c5d 	.word	0x08005c5d
 8005bc8:	08005c79 	.word	0x08005c79

08005bcc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c00:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d11e      	bne.n	8005c4e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c24:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	695a      	ldr	r2, [r3, #20]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0201 	bic.w	r2, r2, #1
 8005c34:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	695a      	ldr	r2, [r3, #20]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c44:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f7fc fac8 	bl	80021e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c54:	bf00      	nop
 8005c56:	3710      	adds	r7, #16
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c68:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	f7ff ffae 	bl	8005bcc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c70:	bf00      	nop
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c88:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c94:	2b80      	cmp	r3, #128	; 0x80
 8005c96:	bf0c      	ite	eq
 8005c98:	2301      	moveq	r3, #1
 8005c9a:	2300      	movne	r3, #0
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	2b21      	cmp	r3, #33	; 0x21
 8005caa:	d108      	bne.n	8005cbe <UART_DMAError+0x46>
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d005      	beq.n	8005cbe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005cb8:	68b8      	ldr	r0, [r7, #8]
 8005cba:	f000 f827 	bl	8005d0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc8:	2b40      	cmp	r3, #64	; 0x40
 8005cca:	bf0c      	ite	eq
 8005ccc:	2301      	moveq	r3, #1
 8005cce:	2300      	movne	r3, #0
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b22      	cmp	r3, #34	; 0x22
 8005cde:	d108      	bne.n	8005cf2 <UART_DMAError+0x7a>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d005      	beq.n	8005cf2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005cec:	68b8      	ldr	r0, [r7, #8]
 8005cee:	f000 f823 	bl	8005d38 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf6:	f043 0210 	orr.w	r2, r3, #16
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cfe:	68b8      	ldr	r0, [r7, #8]
 8005d00:	f7ff ff6e 	bl	8005be0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d04:	bf00      	nop
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005d22:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68da      	ldr	r2, [r3, #12]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005d4e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695a      	ldr	r2, [r3, #20]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0201 	bic.w	r2, r2, #1
 8005d5e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2220      	movs	r2, #32
 8005d64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d78:	b085      	sub	sp, #20
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005db6:	f023 030c 	bic.w	r3, r3, #12
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6812      	ldr	r2, [r2, #0]
 8005dbe:	68f9      	ldr	r1, [r7, #12]
 8005dc0:	430b      	orrs	r3, r1
 8005dc2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	695b      	ldr	r3, [r3, #20]
 8005dca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699a      	ldr	r2, [r3, #24]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	69db      	ldr	r3, [r3, #28]
 8005dde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005de2:	f040 818b 	bne.w	80060fc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4ac1      	ldr	r2, [pc, #772]	; (80060f0 <UART_SetConfig+0x37c>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d005      	beq.n	8005dfc <UART_SetConfig+0x88>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4abf      	ldr	r2, [pc, #764]	; (80060f4 <UART_SetConfig+0x380>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	f040 80bd 	bne.w	8005f76 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005dfc:	f7fe fbfc 	bl	80045f8 <HAL_RCC_GetPCLK2Freq>
 8005e00:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	461d      	mov	r5, r3
 8005e06:	f04f 0600 	mov.w	r6, #0
 8005e0a:	46a8      	mov	r8, r5
 8005e0c:	46b1      	mov	r9, r6
 8005e0e:	eb18 0308 	adds.w	r3, r8, r8
 8005e12:	eb49 0409 	adc.w	r4, r9, r9
 8005e16:	4698      	mov	r8, r3
 8005e18:	46a1      	mov	r9, r4
 8005e1a:	eb18 0805 	adds.w	r8, r8, r5
 8005e1e:	eb49 0906 	adc.w	r9, r9, r6
 8005e22:	f04f 0100 	mov.w	r1, #0
 8005e26:	f04f 0200 	mov.w	r2, #0
 8005e2a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005e2e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005e32:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005e36:	4688      	mov	r8, r1
 8005e38:	4691      	mov	r9, r2
 8005e3a:	eb18 0005 	adds.w	r0, r8, r5
 8005e3e:	eb49 0106 	adc.w	r1, r9, r6
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	461d      	mov	r5, r3
 8005e48:	f04f 0600 	mov.w	r6, #0
 8005e4c:	196b      	adds	r3, r5, r5
 8005e4e:	eb46 0406 	adc.w	r4, r6, r6
 8005e52:	461a      	mov	r2, r3
 8005e54:	4623      	mov	r3, r4
 8005e56:	f7fa fdd5 	bl	8000a04 <__aeabi_uldivmod>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	460c      	mov	r4, r1
 8005e5e:	461a      	mov	r2, r3
 8005e60:	4ba5      	ldr	r3, [pc, #660]	; (80060f8 <UART_SetConfig+0x384>)
 8005e62:	fba3 2302 	umull	r2, r3, r3, r2
 8005e66:	095b      	lsrs	r3, r3, #5
 8005e68:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	461d      	mov	r5, r3
 8005e70:	f04f 0600 	mov.w	r6, #0
 8005e74:	46a9      	mov	r9, r5
 8005e76:	46b2      	mov	sl, r6
 8005e78:	eb19 0309 	adds.w	r3, r9, r9
 8005e7c:	eb4a 040a 	adc.w	r4, sl, sl
 8005e80:	4699      	mov	r9, r3
 8005e82:	46a2      	mov	sl, r4
 8005e84:	eb19 0905 	adds.w	r9, r9, r5
 8005e88:	eb4a 0a06 	adc.w	sl, sl, r6
 8005e8c:	f04f 0100 	mov.w	r1, #0
 8005e90:	f04f 0200 	mov.w	r2, #0
 8005e94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e98:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e9c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ea0:	4689      	mov	r9, r1
 8005ea2:	4692      	mov	sl, r2
 8005ea4:	eb19 0005 	adds.w	r0, r9, r5
 8005ea8:	eb4a 0106 	adc.w	r1, sl, r6
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	461d      	mov	r5, r3
 8005eb2:	f04f 0600 	mov.w	r6, #0
 8005eb6:	196b      	adds	r3, r5, r5
 8005eb8:	eb46 0406 	adc.w	r4, r6, r6
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4623      	mov	r3, r4
 8005ec0:	f7fa fda0 	bl	8000a04 <__aeabi_uldivmod>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	461a      	mov	r2, r3
 8005eca:	4b8b      	ldr	r3, [pc, #556]	; (80060f8 <UART_SetConfig+0x384>)
 8005ecc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed0:	095b      	lsrs	r3, r3, #5
 8005ed2:	2164      	movs	r1, #100	; 0x64
 8005ed4:	fb01 f303 	mul.w	r3, r1, r3
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	00db      	lsls	r3, r3, #3
 8005edc:	3332      	adds	r3, #50	; 0x32
 8005ede:	4a86      	ldr	r2, [pc, #536]	; (80060f8 <UART_SetConfig+0x384>)
 8005ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005eec:	4498      	add	r8, r3
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	461d      	mov	r5, r3
 8005ef2:	f04f 0600 	mov.w	r6, #0
 8005ef6:	46a9      	mov	r9, r5
 8005ef8:	46b2      	mov	sl, r6
 8005efa:	eb19 0309 	adds.w	r3, r9, r9
 8005efe:	eb4a 040a 	adc.w	r4, sl, sl
 8005f02:	4699      	mov	r9, r3
 8005f04:	46a2      	mov	sl, r4
 8005f06:	eb19 0905 	adds.w	r9, r9, r5
 8005f0a:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f0e:	f04f 0100 	mov.w	r1, #0
 8005f12:	f04f 0200 	mov.w	r2, #0
 8005f16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f22:	4689      	mov	r9, r1
 8005f24:	4692      	mov	sl, r2
 8005f26:	eb19 0005 	adds.w	r0, r9, r5
 8005f2a:	eb4a 0106 	adc.w	r1, sl, r6
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	461d      	mov	r5, r3
 8005f34:	f04f 0600 	mov.w	r6, #0
 8005f38:	196b      	adds	r3, r5, r5
 8005f3a:	eb46 0406 	adc.w	r4, r6, r6
 8005f3e:	461a      	mov	r2, r3
 8005f40:	4623      	mov	r3, r4
 8005f42:	f7fa fd5f 	bl	8000a04 <__aeabi_uldivmod>
 8005f46:	4603      	mov	r3, r0
 8005f48:	460c      	mov	r4, r1
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	4b6a      	ldr	r3, [pc, #424]	; (80060f8 <UART_SetConfig+0x384>)
 8005f4e:	fba3 1302 	umull	r1, r3, r3, r2
 8005f52:	095b      	lsrs	r3, r3, #5
 8005f54:	2164      	movs	r1, #100	; 0x64
 8005f56:	fb01 f303 	mul.w	r3, r1, r3
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	00db      	lsls	r3, r3, #3
 8005f5e:	3332      	adds	r3, #50	; 0x32
 8005f60:	4a65      	ldr	r2, [pc, #404]	; (80060f8 <UART_SetConfig+0x384>)
 8005f62:	fba2 2303 	umull	r2, r3, r2, r3
 8005f66:	095b      	lsrs	r3, r3, #5
 8005f68:	f003 0207 	and.w	r2, r3, #7
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4442      	add	r2, r8
 8005f72:	609a      	str	r2, [r3, #8]
 8005f74:	e26f      	b.n	8006456 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f76:	f7fe fb2b 	bl	80045d0 <HAL_RCC_GetPCLK1Freq>
 8005f7a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	461d      	mov	r5, r3
 8005f80:	f04f 0600 	mov.w	r6, #0
 8005f84:	46a8      	mov	r8, r5
 8005f86:	46b1      	mov	r9, r6
 8005f88:	eb18 0308 	adds.w	r3, r8, r8
 8005f8c:	eb49 0409 	adc.w	r4, r9, r9
 8005f90:	4698      	mov	r8, r3
 8005f92:	46a1      	mov	r9, r4
 8005f94:	eb18 0805 	adds.w	r8, r8, r5
 8005f98:	eb49 0906 	adc.w	r9, r9, r6
 8005f9c:	f04f 0100 	mov.w	r1, #0
 8005fa0:	f04f 0200 	mov.w	r2, #0
 8005fa4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005fa8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005fac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005fb0:	4688      	mov	r8, r1
 8005fb2:	4691      	mov	r9, r2
 8005fb4:	eb18 0005 	adds.w	r0, r8, r5
 8005fb8:	eb49 0106 	adc.w	r1, r9, r6
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	461d      	mov	r5, r3
 8005fc2:	f04f 0600 	mov.w	r6, #0
 8005fc6:	196b      	adds	r3, r5, r5
 8005fc8:	eb46 0406 	adc.w	r4, r6, r6
 8005fcc:	461a      	mov	r2, r3
 8005fce:	4623      	mov	r3, r4
 8005fd0:	f7fa fd18 	bl	8000a04 <__aeabi_uldivmod>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	461a      	mov	r2, r3
 8005fda:	4b47      	ldr	r3, [pc, #284]	; (80060f8 <UART_SetConfig+0x384>)
 8005fdc:	fba3 2302 	umull	r2, r3, r3, r2
 8005fe0:	095b      	lsrs	r3, r3, #5
 8005fe2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	461d      	mov	r5, r3
 8005fea:	f04f 0600 	mov.w	r6, #0
 8005fee:	46a9      	mov	r9, r5
 8005ff0:	46b2      	mov	sl, r6
 8005ff2:	eb19 0309 	adds.w	r3, r9, r9
 8005ff6:	eb4a 040a 	adc.w	r4, sl, sl
 8005ffa:	4699      	mov	r9, r3
 8005ffc:	46a2      	mov	sl, r4
 8005ffe:	eb19 0905 	adds.w	r9, r9, r5
 8006002:	eb4a 0a06 	adc.w	sl, sl, r6
 8006006:	f04f 0100 	mov.w	r1, #0
 800600a:	f04f 0200 	mov.w	r2, #0
 800600e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006012:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006016:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800601a:	4689      	mov	r9, r1
 800601c:	4692      	mov	sl, r2
 800601e:	eb19 0005 	adds.w	r0, r9, r5
 8006022:	eb4a 0106 	adc.w	r1, sl, r6
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	461d      	mov	r5, r3
 800602c:	f04f 0600 	mov.w	r6, #0
 8006030:	196b      	adds	r3, r5, r5
 8006032:	eb46 0406 	adc.w	r4, r6, r6
 8006036:	461a      	mov	r2, r3
 8006038:	4623      	mov	r3, r4
 800603a:	f7fa fce3 	bl	8000a04 <__aeabi_uldivmod>
 800603e:	4603      	mov	r3, r0
 8006040:	460c      	mov	r4, r1
 8006042:	461a      	mov	r2, r3
 8006044:	4b2c      	ldr	r3, [pc, #176]	; (80060f8 <UART_SetConfig+0x384>)
 8006046:	fba3 1302 	umull	r1, r3, r3, r2
 800604a:	095b      	lsrs	r3, r3, #5
 800604c:	2164      	movs	r1, #100	; 0x64
 800604e:	fb01 f303 	mul.w	r3, r1, r3
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	00db      	lsls	r3, r3, #3
 8006056:	3332      	adds	r3, #50	; 0x32
 8006058:	4a27      	ldr	r2, [pc, #156]	; (80060f8 <UART_SetConfig+0x384>)
 800605a:	fba2 2303 	umull	r2, r3, r2, r3
 800605e:	095b      	lsrs	r3, r3, #5
 8006060:	005b      	lsls	r3, r3, #1
 8006062:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006066:	4498      	add	r8, r3
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	461d      	mov	r5, r3
 800606c:	f04f 0600 	mov.w	r6, #0
 8006070:	46a9      	mov	r9, r5
 8006072:	46b2      	mov	sl, r6
 8006074:	eb19 0309 	adds.w	r3, r9, r9
 8006078:	eb4a 040a 	adc.w	r4, sl, sl
 800607c:	4699      	mov	r9, r3
 800607e:	46a2      	mov	sl, r4
 8006080:	eb19 0905 	adds.w	r9, r9, r5
 8006084:	eb4a 0a06 	adc.w	sl, sl, r6
 8006088:	f04f 0100 	mov.w	r1, #0
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006094:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006098:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800609c:	4689      	mov	r9, r1
 800609e:	4692      	mov	sl, r2
 80060a0:	eb19 0005 	adds.w	r0, r9, r5
 80060a4:	eb4a 0106 	adc.w	r1, sl, r6
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	461d      	mov	r5, r3
 80060ae:	f04f 0600 	mov.w	r6, #0
 80060b2:	196b      	adds	r3, r5, r5
 80060b4:	eb46 0406 	adc.w	r4, r6, r6
 80060b8:	461a      	mov	r2, r3
 80060ba:	4623      	mov	r3, r4
 80060bc:	f7fa fca2 	bl	8000a04 <__aeabi_uldivmod>
 80060c0:	4603      	mov	r3, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	461a      	mov	r2, r3
 80060c6:	4b0c      	ldr	r3, [pc, #48]	; (80060f8 <UART_SetConfig+0x384>)
 80060c8:	fba3 1302 	umull	r1, r3, r3, r2
 80060cc:	095b      	lsrs	r3, r3, #5
 80060ce:	2164      	movs	r1, #100	; 0x64
 80060d0:	fb01 f303 	mul.w	r3, r1, r3
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	3332      	adds	r3, #50	; 0x32
 80060da:	4a07      	ldr	r2, [pc, #28]	; (80060f8 <UART_SetConfig+0x384>)
 80060dc:	fba2 2303 	umull	r2, r3, r2, r3
 80060e0:	095b      	lsrs	r3, r3, #5
 80060e2:	f003 0207 	and.w	r2, r3, #7
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4442      	add	r2, r8
 80060ec:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80060ee:	e1b2      	b.n	8006456 <UART_SetConfig+0x6e2>
 80060f0:	40011000 	.word	0x40011000
 80060f4:	40011400 	.word	0x40011400
 80060f8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4ad7      	ldr	r2, [pc, #860]	; (8006460 <UART_SetConfig+0x6ec>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d005      	beq.n	8006112 <UART_SetConfig+0x39e>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4ad6      	ldr	r2, [pc, #856]	; (8006464 <UART_SetConfig+0x6f0>)
 800610c:	4293      	cmp	r3, r2
 800610e:	f040 80d1 	bne.w	80062b4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006112:	f7fe fa71 	bl	80045f8 <HAL_RCC_GetPCLK2Freq>
 8006116:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	469a      	mov	sl, r3
 800611c:	f04f 0b00 	mov.w	fp, #0
 8006120:	46d0      	mov	r8, sl
 8006122:	46d9      	mov	r9, fp
 8006124:	eb18 0308 	adds.w	r3, r8, r8
 8006128:	eb49 0409 	adc.w	r4, r9, r9
 800612c:	4698      	mov	r8, r3
 800612e:	46a1      	mov	r9, r4
 8006130:	eb18 080a 	adds.w	r8, r8, sl
 8006134:	eb49 090b 	adc.w	r9, r9, fp
 8006138:	f04f 0100 	mov.w	r1, #0
 800613c:	f04f 0200 	mov.w	r2, #0
 8006140:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006144:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006148:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800614c:	4688      	mov	r8, r1
 800614e:	4691      	mov	r9, r2
 8006150:	eb1a 0508 	adds.w	r5, sl, r8
 8006154:	eb4b 0609 	adc.w	r6, fp, r9
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	4619      	mov	r1, r3
 800615e:	f04f 0200 	mov.w	r2, #0
 8006162:	f04f 0300 	mov.w	r3, #0
 8006166:	f04f 0400 	mov.w	r4, #0
 800616a:	0094      	lsls	r4, r2, #2
 800616c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006170:	008b      	lsls	r3, r1, #2
 8006172:	461a      	mov	r2, r3
 8006174:	4623      	mov	r3, r4
 8006176:	4628      	mov	r0, r5
 8006178:	4631      	mov	r1, r6
 800617a:	f7fa fc43 	bl	8000a04 <__aeabi_uldivmod>
 800617e:	4603      	mov	r3, r0
 8006180:	460c      	mov	r4, r1
 8006182:	461a      	mov	r2, r3
 8006184:	4bb8      	ldr	r3, [pc, #736]	; (8006468 <UART_SetConfig+0x6f4>)
 8006186:	fba3 2302 	umull	r2, r3, r3, r2
 800618a:	095b      	lsrs	r3, r3, #5
 800618c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	469b      	mov	fp, r3
 8006194:	f04f 0c00 	mov.w	ip, #0
 8006198:	46d9      	mov	r9, fp
 800619a:	46e2      	mov	sl, ip
 800619c:	eb19 0309 	adds.w	r3, r9, r9
 80061a0:	eb4a 040a 	adc.w	r4, sl, sl
 80061a4:	4699      	mov	r9, r3
 80061a6:	46a2      	mov	sl, r4
 80061a8:	eb19 090b 	adds.w	r9, r9, fp
 80061ac:	eb4a 0a0c 	adc.w	sl, sl, ip
 80061b0:	f04f 0100 	mov.w	r1, #0
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80061c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80061c4:	4689      	mov	r9, r1
 80061c6:	4692      	mov	sl, r2
 80061c8:	eb1b 0509 	adds.w	r5, fp, r9
 80061cc:	eb4c 060a 	adc.w	r6, ip, sl
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	4619      	mov	r1, r3
 80061d6:	f04f 0200 	mov.w	r2, #0
 80061da:	f04f 0300 	mov.w	r3, #0
 80061de:	f04f 0400 	mov.w	r4, #0
 80061e2:	0094      	lsls	r4, r2, #2
 80061e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80061e8:	008b      	lsls	r3, r1, #2
 80061ea:	461a      	mov	r2, r3
 80061ec:	4623      	mov	r3, r4
 80061ee:	4628      	mov	r0, r5
 80061f0:	4631      	mov	r1, r6
 80061f2:	f7fa fc07 	bl	8000a04 <__aeabi_uldivmod>
 80061f6:	4603      	mov	r3, r0
 80061f8:	460c      	mov	r4, r1
 80061fa:	461a      	mov	r2, r3
 80061fc:	4b9a      	ldr	r3, [pc, #616]	; (8006468 <UART_SetConfig+0x6f4>)
 80061fe:	fba3 1302 	umull	r1, r3, r3, r2
 8006202:	095b      	lsrs	r3, r3, #5
 8006204:	2164      	movs	r1, #100	; 0x64
 8006206:	fb01 f303 	mul.w	r3, r1, r3
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	011b      	lsls	r3, r3, #4
 800620e:	3332      	adds	r3, #50	; 0x32
 8006210:	4a95      	ldr	r2, [pc, #596]	; (8006468 <UART_SetConfig+0x6f4>)
 8006212:	fba2 2303 	umull	r2, r3, r2, r3
 8006216:	095b      	lsrs	r3, r3, #5
 8006218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800621c:	4498      	add	r8, r3
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	469b      	mov	fp, r3
 8006222:	f04f 0c00 	mov.w	ip, #0
 8006226:	46d9      	mov	r9, fp
 8006228:	46e2      	mov	sl, ip
 800622a:	eb19 0309 	adds.w	r3, r9, r9
 800622e:	eb4a 040a 	adc.w	r4, sl, sl
 8006232:	4699      	mov	r9, r3
 8006234:	46a2      	mov	sl, r4
 8006236:	eb19 090b 	adds.w	r9, r9, fp
 800623a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800623e:	f04f 0100 	mov.w	r1, #0
 8006242:	f04f 0200 	mov.w	r2, #0
 8006246:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800624a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800624e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006252:	4689      	mov	r9, r1
 8006254:	4692      	mov	sl, r2
 8006256:	eb1b 0509 	adds.w	r5, fp, r9
 800625a:	eb4c 060a 	adc.w	r6, ip, sl
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	4619      	mov	r1, r3
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f04f 0300 	mov.w	r3, #0
 800626c:	f04f 0400 	mov.w	r4, #0
 8006270:	0094      	lsls	r4, r2, #2
 8006272:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006276:	008b      	lsls	r3, r1, #2
 8006278:	461a      	mov	r2, r3
 800627a:	4623      	mov	r3, r4
 800627c:	4628      	mov	r0, r5
 800627e:	4631      	mov	r1, r6
 8006280:	f7fa fbc0 	bl	8000a04 <__aeabi_uldivmod>
 8006284:	4603      	mov	r3, r0
 8006286:	460c      	mov	r4, r1
 8006288:	461a      	mov	r2, r3
 800628a:	4b77      	ldr	r3, [pc, #476]	; (8006468 <UART_SetConfig+0x6f4>)
 800628c:	fba3 1302 	umull	r1, r3, r3, r2
 8006290:	095b      	lsrs	r3, r3, #5
 8006292:	2164      	movs	r1, #100	; 0x64
 8006294:	fb01 f303 	mul.w	r3, r1, r3
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	011b      	lsls	r3, r3, #4
 800629c:	3332      	adds	r3, #50	; 0x32
 800629e:	4a72      	ldr	r2, [pc, #456]	; (8006468 <UART_SetConfig+0x6f4>)
 80062a0:	fba2 2303 	umull	r2, r3, r2, r3
 80062a4:	095b      	lsrs	r3, r3, #5
 80062a6:	f003 020f 	and.w	r2, r3, #15
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4442      	add	r2, r8
 80062b0:	609a      	str	r2, [r3, #8]
 80062b2:	e0d0      	b.n	8006456 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80062b4:	f7fe f98c 	bl	80045d0 <HAL_RCC_GetPCLK1Freq>
 80062b8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	469a      	mov	sl, r3
 80062be:	f04f 0b00 	mov.w	fp, #0
 80062c2:	46d0      	mov	r8, sl
 80062c4:	46d9      	mov	r9, fp
 80062c6:	eb18 0308 	adds.w	r3, r8, r8
 80062ca:	eb49 0409 	adc.w	r4, r9, r9
 80062ce:	4698      	mov	r8, r3
 80062d0:	46a1      	mov	r9, r4
 80062d2:	eb18 080a 	adds.w	r8, r8, sl
 80062d6:	eb49 090b 	adc.w	r9, r9, fp
 80062da:	f04f 0100 	mov.w	r1, #0
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80062e6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80062ea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80062ee:	4688      	mov	r8, r1
 80062f0:	4691      	mov	r9, r2
 80062f2:	eb1a 0508 	adds.w	r5, sl, r8
 80062f6:	eb4b 0609 	adc.w	r6, fp, r9
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	4619      	mov	r1, r3
 8006300:	f04f 0200 	mov.w	r2, #0
 8006304:	f04f 0300 	mov.w	r3, #0
 8006308:	f04f 0400 	mov.w	r4, #0
 800630c:	0094      	lsls	r4, r2, #2
 800630e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006312:	008b      	lsls	r3, r1, #2
 8006314:	461a      	mov	r2, r3
 8006316:	4623      	mov	r3, r4
 8006318:	4628      	mov	r0, r5
 800631a:	4631      	mov	r1, r6
 800631c:	f7fa fb72 	bl	8000a04 <__aeabi_uldivmod>
 8006320:	4603      	mov	r3, r0
 8006322:	460c      	mov	r4, r1
 8006324:	461a      	mov	r2, r3
 8006326:	4b50      	ldr	r3, [pc, #320]	; (8006468 <UART_SetConfig+0x6f4>)
 8006328:	fba3 2302 	umull	r2, r3, r3, r2
 800632c:	095b      	lsrs	r3, r3, #5
 800632e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	469b      	mov	fp, r3
 8006336:	f04f 0c00 	mov.w	ip, #0
 800633a:	46d9      	mov	r9, fp
 800633c:	46e2      	mov	sl, ip
 800633e:	eb19 0309 	adds.w	r3, r9, r9
 8006342:	eb4a 040a 	adc.w	r4, sl, sl
 8006346:	4699      	mov	r9, r3
 8006348:	46a2      	mov	sl, r4
 800634a:	eb19 090b 	adds.w	r9, r9, fp
 800634e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006352:	f04f 0100 	mov.w	r1, #0
 8006356:	f04f 0200 	mov.w	r2, #0
 800635a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800635e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006362:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006366:	4689      	mov	r9, r1
 8006368:	4692      	mov	sl, r2
 800636a:	eb1b 0509 	adds.w	r5, fp, r9
 800636e:	eb4c 060a 	adc.w	r6, ip, sl
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	4619      	mov	r1, r3
 8006378:	f04f 0200 	mov.w	r2, #0
 800637c:	f04f 0300 	mov.w	r3, #0
 8006380:	f04f 0400 	mov.w	r4, #0
 8006384:	0094      	lsls	r4, r2, #2
 8006386:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800638a:	008b      	lsls	r3, r1, #2
 800638c:	461a      	mov	r2, r3
 800638e:	4623      	mov	r3, r4
 8006390:	4628      	mov	r0, r5
 8006392:	4631      	mov	r1, r6
 8006394:	f7fa fb36 	bl	8000a04 <__aeabi_uldivmod>
 8006398:	4603      	mov	r3, r0
 800639a:	460c      	mov	r4, r1
 800639c:	461a      	mov	r2, r3
 800639e:	4b32      	ldr	r3, [pc, #200]	; (8006468 <UART_SetConfig+0x6f4>)
 80063a0:	fba3 1302 	umull	r1, r3, r3, r2
 80063a4:	095b      	lsrs	r3, r3, #5
 80063a6:	2164      	movs	r1, #100	; 0x64
 80063a8:	fb01 f303 	mul.w	r3, r1, r3
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	011b      	lsls	r3, r3, #4
 80063b0:	3332      	adds	r3, #50	; 0x32
 80063b2:	4a2d      	ldr	r2, [pc, #180]	; (8006468 <UART_SetConfig+0x6f4>)
 80063b4:	fba2 2303 	umull	r2, r3, r2, r3
 80063b8:	095b      	lsrs	r3, r3, #5
 80063ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063be:	4498      	add	r8, r3
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	469b      	mov	fp, r3
 80063c4:	f04f 0c00 	mov.w	ip, #0
 80063c8:	46d9      	mov	r9, fp
 80063ca:	46e2      	mov	sl, ip
 80063cc:	eb19 0309 	adds.w	r3, r9, r9
 80063d0:	eb4a 040a 	adc.w	r4, sl, sl
 80063d4:	4699      	mov	r9, r3
 80063d6:	46a2      	mov	sl, r4
 80063d8:	eb19 090b 	adds.w	r9, r9, fp
 80063dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80063e0:	f04f 0100 	mov.w	r1, #0
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063f4:	4689      	mov	r9, r1
 80063f6:	4692      	mov	sl, r2
 80063f8:	eb1b 0509 	adds.w	r5, fp, r9
 80063fc:	eb4c 060a 	adc.w	r6, ip, sl
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	4619      	mov	r1, r3
 8006406:	f04f 0200 	mov.w	r2, #0
 800640a:	f04f 0300 	mov.w	r3, #0
 800640e:	f04f 0400 	mov.w	r4, #0
 8006412:	0094      	lsls	r4, r2, #2
 8006414:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006418:	008b      	lsls	r3, r1, #2
 800641a:	461a      	mov	r2, r3
 800641c:	4623      	mov	r3, r4
 800641e:	4628      	mov	r0, r5
 8006420:	4631      	mov	r1, r6
 8006422:	f7fa faef 	bl	8000a04 <__aeabi_uldivmod>
 8006426:	4603      	mov	r3, r0
 8006428:	460c      	mov	r4, r1
 800642a:	461a      	mov	r2, r3
 800642c:	4b0e      	ldr	r3, [pc, #56]	; (8006468 <UART_SetConfig+0x6f4>)
 800642e:	fba3 1302 	umull	r1, r3, r3, r2
 8006432:	095b      	lsrs	r3, r3, #5
 8006434:	2164      	movs	r1, #100	; 0x64
 8006436:	fb01 f303 	mul.w	r3, r1, r3
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	011b      	lsls	r3, r3, #4
 800643e:	3332      	adds	r3, #50	; 0x32
 8006440:	4a09      	ldr	r2, [pc, #36]	; (8006468 <UART_SetConfig+0x6f4>)
 8006442:	fba2 2303 	umull	r2, r3, r2, r3
 8006446:	095b      	lsrs	r3, r3, #5
 8006448:	f003 020f 	and.w	r2, r3, #15
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4442      	add	r2, r8
 8006452:	609a      	str	r2, [r3, #8]
}
 8006454:	e7ff      	b.n	8006456 <UART_SetConfig+0x6e2>
 8006456:	bf00      	nop
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006460:	40011000 	.word	0x40011000
 8006464:	40011400 	.word	0x40011400
 8006468:	51eb851f 	.word	0x51eb851f

0800646c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800646c:	b480      	push	{r7}
 800646e:	b089      	sub	sp, #36	; 0x24
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	fa93 f3a3 	rbit	r3, r3
 8006486:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	fab3 f383 	clz	r3, r3
 800648e:	b2db      	uxtb	r3, r3
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	2103      	movs	r1, #3
 8006494:	fa01 f303 	lsl.w	r3, r1, r3
 8006498:	43db      	mvns	r3, r3
 800649a:	401a      	ands	r2, r3
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	fa93 f3a3 	rbit	r3, r3
 80064a6:	61bb      	str	r3, [r7, #24]
  return result;
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	fab3 f383 	clz	r3, r3
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	005b      	lsls	r3, r3, #1
 80064b2:	6879      	ldr	r1, [r7, #4]
 80064b4:	fa01 f303 	lsl.w	r3, r1, r3
 80064b8:	431a      	orrs	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	601a      	str	r2, [r3, #0]
}
 80064be:	bf00      	nop
 80064c0:	3724      	adds	r7, #36	; 0x24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b085      	sub	sp, #20
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	60f8      	str	r0, [r7, #12]
 80064d2:	60b9      	str	r1, [r7, #8]
 80064d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	685a      	ldr	r2, [r3, #4]
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	43db      	mvns	r3, r3
 80064de:	401a      	ands	r2, r3
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	6879      	ldr	r1, [r7, #4]
 80064e4:	fb01 f303 	mul.w	r3, r1, r3
 80064e8:	431a      	orrs	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	605a      	str	r2, [r3, #4]
}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr

080064fa <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80064fa:	b480      	push	{r7}
 80064fc:	b089      	sub	sp, #36	; 0x24
 80064fe:	af00      	add	r7, sp, #0
 8006500:	60f8      	str	r0, [r7, #12]
 8006502:	60b9      	str	r1, [r7, #8]
 8006504:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	689a      	ldr	r2, [r3, #8]
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	fa93 f3a3 	rbit	r3, r3
 8006514:	613b      	str	r3, [r7, #16]
  return result;
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	fab3 f383 	clz	r3, r3
 800651c:	b2db      	uxtb	r3, r3
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	2103      	movs	r1, #3
 8006522:	fa01 f303 	lsl.w	r3, r1, r3
 8006526:	43db      	mvns	r3, r3
 8006528:	401a      	ands	r2, r3
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	fa93 f3a3 	rbit	r3, r3
 8006534:	61bb      	str	r3, [r7, #24]
  return result;
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	fab3 f383 	clz	r3, r3
 800653c:	b2db      	uxtb	r3, r3
 800653e:	005b      	lsls	r3, r3, #1
 8006540:	6879      	ldr	r1, [r7, #4]
 8006542:	fa01 f303 	lsl.w	r3, r1, r3
 8006546:	431a      	orrs	r2, r3
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800654c:	bf00      	nop
 800654e:	3724      	adds	r7, #36	; 0x24
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006558:	b480      	push	{r7}
 800655a:	b089      	sub	sp, #36	; 0x24
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	fa93 f3a3 	rbit	r3, r3
 8006572:	613b      	str	r3, [r7, #16]
  return result;
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	fab3 f383 	clz	r3, r3
 800657a:	b2db      	uxtb	r3, r3
 800657c:	005b      	lsls	r3, r3, #1
 800657e:	2103      	movs	r1, #3
 8006580:	fa01 f303 	lsl.w	r3, r1, r3
 8006584:	43db      	mvns	r3, r3
 8006586:	401a      	ands	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	fa93 f3a3 	rbit	r3, r3
 8006592:	61bb      	str	r3, [r7, #24]
  return result;
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	fab3 f383 	clz	r3, r3
 800659a:	b2db      	uxtb	r3, r3
 800659c:	005b      	lsls	r3, r3, #1
 800659e:	6879      	ldr	r1, [r7, #4]
 80065a0:	fa01 f303 	lsl.w	r3, r1, r3
 80065a4:	431a      	orrs	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	60da      	str	r2, [r3, #12]
}
 80065aa:	bf00      	nop
 80065ac:	3724      	adds	r7, #36	; 0x24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b089      	sub	sp, #36	; 0x24
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	60f8      	str	r0, [r7, #12]
 80065be:	60b9      	str	r1, [r7, #8]
 80065c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6a1a      	ldr	r2, [r3, #32]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	fa93 f3a3 	rbit	r3, r3
 80065d0:	613b      	str	r3, [r7, #16]
  return result;
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	fab3 f383 	clz	r3, r3
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	210f      	movs	r1, #15
 80065de:	fa01 f303 	lsl.w	r3, r1, r3
 80065e2:	43db      	mvns	r3, r3
 80065e4:	401a      	ands	r2, r3
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	fa93 f3a3 	rbit	r3, r3
 80065f0:	61bb      	str	r3, [r7, #24]
  return result;
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	fab3 f383 	clz	r3, r3
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	6879      	ldr	r1, [r7, #4]
 80065fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006602:	431a      	orrs	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8006608:	bf00      	nop
 800660a:	3724      	adds	r7, #36	; 0x24
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8006614:	b480      	push	{r7}
 8006616:	b089      	sub	sp, #36	; 0x24
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	0a1b      	lsrs	r3, r3, #8
 8006628:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	fa93 f3a3 	rbit	r3, r3
 8006630:	613b      	str	r3, [r7, #16]
  return result;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	fab3 f383 	clz	r3, r3
 8006638:	b2db      	uxtb	r3, r3
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	210f      	movs	r1, #15
 800663e:	fa01 f303 	lsl.w	r3, r1, r3
 8006642:	43db      	mvns	r3, r3
 8006644:	401a      	ands	r2, r3
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	0a1b      	lsrs	r3, r3, #8
 800664a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	fa93 f3a3 	rbit	r3, r3
 8006652:	61bb      	str	r3, [r7, #24]
  return result;
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	fab3 f383 	clz	r3, r3
 800665a:	b2db      	uxtb	r3, r3
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	6879      	ldr	r1, [r7, #4]
 8006660:	fa01 f303 	lsl.w	r3, r1, r3
 8006664:	431a      	orrs	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800666a:	bf00      	nop
 800666c:	3724      	adds	r7, #36	; 0x24
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b088      	sub	sp, #32
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
 800667e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8006680:	2300      	movs	r3, #0
 8006682:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8006684:	2300      	movs	r3, #0
 8006686:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	fa93 f3a3 	rbit	r3, r3
 8006694:	613b      	str	r3, [r7, #16]
  return result;
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	fab3 f383 	clz	r3, r3
 800669c:	b2db      	uxtb	r3, r3
 800669e:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80066a0:	e050      	b.n	8006744 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	2101      	movs	r1, #1
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	fa01 f303 	lsl.w	r3, r1, r3
 80066ae:	4013      	ands	r3, r2
 80066b0:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d042      	beq.n	800673e <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d003      	beq.n	80066c8 <LL_GPIO_Init+0x52>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d10d      	bne.n	80066e4 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	461a      	mov	r2, r3
 80066ce:	69b9      	ldr	r1, [r7, #24]
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f7ff ff12 	bl	80064fa <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	461a      	mov	r2, r3
 80066dc:	69b9      	ldr	r1, [r7, #24]
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7ff fef3 	bl	80064ca <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	461a      	mov	r2, r3
 80066ea:	69b9      	ldr	r1, [r7, #24]
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f7ff ff33 	bl	8006558 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d11a      	bne.n	8006730 <LL_GPIO_Init+0xba>
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	fa93 f3a3 	rbit	r3, r3
 8006704:	60bb      	str	r3, [r7, #8]
  return result;
 8006706:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8006708:	fab3 f383 	clz	r3, r3
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b07      	cmp	r3, #7
 8006710:	d807      	bhi.n	8006722 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	461a      	mov	r2, r3
 8006718:	69b9      	ldr	r1, [r7, #24]
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7ff ff4b 	bl	80065b6 <LL_GPIO_SetAFPin_0_7>
 8006720:	e006      	b.n	8006730 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	461a      	mov	r2, r3
 8006728:	69b9      	ldr	r1, [r7, #24]
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7ff ff72 	bl	8006614 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	461a      	mov	r2, r3
 8006736:	69b9      	ldr	r1, [r7, #24]
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f7ff fe97 	bl	800646c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	3301      	adds	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	fa22 f303 	lsr.w	r3, r2, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1a7      	bne.n	80066a2 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3720      	adds	r7, #32
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <LL_SPI_IsEnabled>:
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800676c:	2b40      	cmp	r3, #64	; 0x40
 800676e:	d101      	bne.n	8006774 <LL_SPI_IsEnabled+0x18>
 8006770:	2301      	movs	r3, #1
 8006772:	e000      	b.n	8006776 <LL_SPI_IsEnabled+0x1a>
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <LL_SPI_SetCRCPolynomial>:
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
 800678a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	b29b      	uxth	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	611a      	str	r2, [r3, #16]
}
 8006796:	bf00      	nop
 8006798:	370c      	adds	r7, #12
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr

080067a2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	b084      	sub	sp, #16
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]
 80067aa:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f7ff ffd3 	bl	800675c <LL_SPI_IsEnabled>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d139      	bne.n	8006830 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067c4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80067c8:	683a      	ldr	r2, [r7, #0]
 80067ca:	6811      	ldr	r1, [r2, #0]
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	6852      	ldr	r2, [r2, #4]
 80067d0:	4311      	orrs	r1, r2
 80067d2:	683a      	ldr	r2, [r7, #0]
 80067d4:	6892      	ldr	r2, [r2, #8]
 80067d6:	4311      	orrs	r1, r2
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	68d2      	ldr	r2, [r2, #12]
 80067dc:	4311      	orrs	r1, r2
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	6912      	ldr	r2, [r2, #16]
 80067e2:	4311      	orrs	r1, r2
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	6952      	ldr	r2, [r2, #20]
 80067e8:	4311      	orrs	r1, r2
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	6992      	ldr	r2, [r2, #24]
 80067ee:	4311      	orrs	r1, r2
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	69d2      	ldr	r2, [r2, #28]
 80067f4:	4311      	orrs	r1, r2
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	6a12      	ldr	r2, [r2, #32]
 80067fa:	430a      	orrs	r2, r1
 80067fc:	431a      	orrs	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f023 0204 	bic.w	r2, r3, #4
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	0c1b      	lsrs	r3, r3, #16
 8006810:	431a      	orrs	r2, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800681e:	d105      	bne.n	800682c <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006824:	4619      	mov	r1, r3
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f7ff ffab 	bl	8006782 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800682c:	2300      	movs	r3, #0
 800682e:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	69db      	ldr	r3, [r3, #28]
 8006834:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	61da      	str	r2, [r3, #28]
  return status;
 800683c:	7bfb      	ldrb	r3, [r7, #15]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <__errno>:
 8006848:	4b01      	ldr	r3, [pc, #4]	; (8006850 <__errno+0x8>)
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	20000020 	.word	0x20000020

08006854 <__libc_init_array>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	4e0d      	ldr	r6, [pc, #52]	; (800688c <__libc_init_array+0x38>)
 8006858:	4c0d      	ldr	r4, [pc, #52]	; (8006890 <__libc_init_array+0x3c>)
 800685a:	1ba4      	subs	r4, r4, r6
 800685c:	10a4      	asrs	r4, r4, #2
 800685e:	2500      	movs	r5, #0
 8006860:	42a5      	cmp	r5, r4
 8006862:	d109      	bne.n	8006878 <__libc_init_array+0x24>
 8006864:	4e0b      	ldr	r6, [pc, #44]	; (8006894 <__libc_init_array+0x40>)
 8006866:	4c0c      	ldr	r4, [pc, #48]	; (8006898 <__libc_init_array+0x44>)
 8006868:	f000 fff4 	bl	8007854 <_init>
 800686c:	1ba4      	subs	r4, r4, r6
 800686e:	10a4      	asrs	r4, r4, #2
 8006870:	2500      	movs	r5, #0
 8006872:	42a5      	cmp	r5, r4
 8006874:	d105      	bne.n	8006882 <__libc_init_array+0x2e>
 8006876:	bd70      	pop	{r4, r5, r6, pc}
 8006878:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800687c:	4798      	blx	r3
 800687e:	3501      	adds	r5, #1
 8006880:	e7ee      	b.n	8006860 <__libc_init_array+0xc>
 8006882:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006886:	4798      	blx	r3
 8006888:	3501      	adds	r5, #1
 800688a:	e7f2      	b.n	8006872 <__libc_init_array+0x1e>
 800688c:	080078e0 	.word	0x080078e0
 8006890:	080078e0 	.word	0x080078e0
 8006894:	080078e0 	.word	0x080078e0
 8006898:	080078e4 	.word	0x080078e4

0800689c <memset>:
 800689c:	4402      	add	r2, r0
 800689e:	4603      	mov	r3, r0
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d100      	bne.n	80068a6 <memset+0xa>
 80068a4:	4770      	bx	lr
 80068a6:	f803 1b01 	strb.w	r1, [r3], #1
 80068aa:	e7f9      	b.n	80068a0 <memset+0x4>

080068ac <asinf>:
 80068ac:	b510      	push	{r4, lr}
 80068ae:	ed2d 8b02 	vpush	{d8}
 80068b2:	4c27      	ldr	r4, [pc, #156]	; (8006950 <asinf+0xa4>)
 80068b4:	b08a      	sub	sp, #40	; 0x28
 80068b6:	eeb0 8a40 	vmov.f32	s16, s0
 80068ba:	f000 f9b5 	bl	8006c28 <__ieee754_asinf>
 80068be:	f994 3000 	ldrsb.w	r3, [r4]
 80068c2:	3301      	adds	r3, #1
 80068c4:	eef0 8a40 	vmov.f32	s17, s0
 80068c8:	d03c      	beq.n	8006944 <asinf+0x98>
 80068ca:	eeb4 8a48 	vcmp.f32	s16, s16
 80068ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068d2:	d637      	bvs.n	8006944 <asinf+0x98>
 80068d4:	eeb0 0a48 	vmov.f32	s0, s16
 80068d8:	f000 fede 	bl	8007698 <fabsf>
 80068dc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80068e0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80068e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068e8:	dd2c      	ble.n	8006944 <asinf+0x98>
 80068ea:	2301      	movs	r3, #1
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	4b19      	ldr	r3, [pc, #100]	; (8006954 <asinf+0xa8>)
 80068f0:	9301      	str	r3, [sp, #4]
 80068f2:	ee18 0a10 	vmov	r0, s16
 80068f6:	2300      	movs	r3, #0
 80068f8:	9308      	str	r3, [sp, #32]
 80068fa:	f7f9 fdc9 	bl	8000490 <__aeabi_f2d>
 80068fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006902:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006906:	4814      	ldr	r0, [pc, #80]	; (8006958 <asinf+0xac>)
 8006908:	f000 fdea 	bl	80074e0 <nan>
 800690c:	f994 3000 	ldrsb.w	r3, [r4]
 8006910:	2b02      	cmp	r3, #2
 8006912:	ed8d 0b06 	vstr	d0, [sp, #24]
 8006916:	d104      	bne.n	8006922 <asinf+0x76>
 8006918:	f7ff ff96 	bl	8006848 <__errno>
 800691c:	2321      	movs	r3, #33	; 0x21
 800691e:	6003      	str	r3, [r0, #0]
 8006920:	e004      	b.n	800692c <asinf+0x80>
 8006922:	4668      	mov	r0, sp
 8006924:	f000 fdd9 	bl	80074da <matherr>
 8006928:	2800      	cmp	r0, #0
 800692a:	d0f5      	beq.n	8006918 <asinf+0x6c>
 800692c:	9b08      	ldr	r3, [sp, #32]
 800692e:	b11b      	cbz	r3, 8006938 <asinf+0x8c>
 8006930:	f7ff ff8a 	bl	8006848 <__errno>
 8006934:	9b08      	ldr	r3, [sp, #32]
 8006936:	6003      	str	r3, [r0, #0]
 8006938:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800693c:	f7fa f812 	bl	8000964 <__aeabi_d2f>
 8006940:	ee08 0a90 	vmov	s17, r0
 8006944:	eeb0 0a68 	vmov.f32	s0, s17
 8006948:	b00a      	add	sp, #40	; 0x28
 800694a:	ecbd 8b02 	vpop	{d8}
 800694e:	bd10      	pop	{r4, pc}
 8006950:	20000084 	.word	0x20000084
 8006954:	0800788c 	.word	0x0800788c
 8006958:	08007891 	.word	0x08007891

0800695c <atan2f>:
 800695c:	f000 ba4c 	b.w	8006df8 <__ieee754_atan2f>

08006960 <powf>:
 8006960:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8006964:	ed2d 8b04 	vpush	{d8-d9}
 8006968:	4ca7      	ldr	r4, [pc, #668]	; (8006c08 <powf+0x2a8>)
 800696a:	b08a      	sub	sp, #40	; 0x28
 800696c:	eef0 8a40 	vmov.f32	s17, s0
 8006970:	eeb0 8a60 	vmov.f32	s16, s1
 8006974:	f000 faee 	bl	8006f54 <__ieee754_powf>
 8006978:	f994 5000 	ldrsb.w	r5, [r4]
 800697c:	1c6b      	adds	r3, r5, #1
 800697e:	eeb0 9a40 	vmov.f32	s18, s0
 8006982:	4626      	mov	r6, r4
 8006984:	d05f      	beq.n	8006a46 <powf+0xe6>
 8006986:	eeb4 8a48 	vcmp.f32	s16, s16
 800698a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800698e:	d65a      	bvs.n	8006a46 <powf+0xe6>
 8006990:	eef4 8a68 	vcmp.f32	s17, s17
 8006994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006998:	d721      	bvc.n	80069de <powf+0x7e>
 800699a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800699e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069a2:	d150      	bne.n	8006a46 <powf+0xe6>
 80069a4:	2301      	movs	r3, #1
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	4b98      	ldr	r3, [pc, #608]	; (8006c0c <powf+0x2ac>)
 80069aa:	9301      	str	r3, [sp, #4]
 80069ac:	ee18 0a90 	vmov	r0, s17
 80069b0:	2300      	movs	r3, #0
 80069b2:	9308      	str	r3, [sp, #32]
 80069b4:	f7f9 fd6c 	bl	8000490 <__aeabi_f2d>
 80069b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069bc:	ee18 0a10 	vmov	r0, s16
 80069c0:	f7f9 fd66 	bl	8000490 <__aeabi_f2d>
 80069c4:	4b92      	ldr	r3, [pc, #584]	; (8006c10 <powf+0x2b0>)
 80069c6:	2200      	movs	r2, #0
 80069c8:	2d02      	cmp	r5, #2
 80069ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80069d2:	d032      	beq.n	8006a3a <powf+0xda>
 80069d4:	4668      	mov	r0, sp
 80069d6:	f000 fd80 	bl	80074da <matherr>
 80069da:	bb40      	cbnz	r0, 8006a2e <powf+0xce>
 80069dc:	e065      	b.n	8006aaa <powf+0x14a>
 80069de:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8006c14 <powf+0x2b4>
 80069e2:	eef4 8a69 	vcmp.f32	s17, s19
 80069e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ea:	d163      	bne.n	8006ab4 <powf+0x154>
 80069ec:	eeb4 8a69 	vcmp.f32	s16, s19
 80069f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069f4:	d12e      	bne.n	8006a54 <powf+0xf4>
 80069f6:	2301      	movs	r3, #1
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	4b84      	ldr	r3, [pc, #528]	; (8006c0c <powf+0x2ac>)
 80069fc:	9301      	str	r3, [sp, #4]
 80069fe:	ee18 0a90 	vmov	r0, s17
 8006a02:	2300      	movs	r3, #0
 8006a04:	9308      	str	r3, [sp, #32]
 8006a06:	f7f9 fd43 	bl	8000490 <__aeabi_f2d>
 8006a0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a0e:	ee18 0a10 	vmov	r0, s16
 8006a12:	f7f9 fd3d 	bl	8000490 <__aeabi_f2d>
 8006a16:	2200      	movs	r2, #0
 8006a18:	2300      	movs	r3, #0
 8006a1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a22:	2d00      	cmp	r5, #0
 8006a24:	d0d6      	beq.n	80069d4 <powf+0x74>
 8006a26:	4b7a      	ldr	r3, [pc, #488]	; (8006c10 <powf+0x2b0>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a2e:	9b08      	ldr	r3, [sp, #32]
 8006a30:	b11b      	cbz	r3, 8006a3a <powf+0xda>
 8006a32:	f7ff ff09 	bl	8006848 <__errno>
 8006a36:	9b08      	ldr	r3, [sp, #32]
 8006a38:	6003      	str	r3, [r0, #0]
 8006a3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a3e:	f7f9 ff91 	bl	8000964 <__aeabi_d2f>
 8006a42:	ee09 0a10 	vmov	s18, r0
 8006a46:	eeb0 0a49 	vmov.f32	s0, s18
 8006a4a:	b00a      	add	sp, #40	; 0x28
 8006a4c:	ecbd 8b04 	vpop	{d8-d9}
 8006a50:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006a54:	eeb0 0a48 	vmov.f32	s0, s16
 8006a58:	f000 fe25 	bl	80076a6 <finitef>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	d0f2      	beq.n	8006a46 <powf+0xe6>
 8006a60:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a68:	d5ed      	bpl.n	8006a46 <powf+0xe6>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	4b67      	ldr	r3, [pc, #412]	; (8006c0c <powf+0x2ac>)
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	ee18 0a90 	vmov	r0, s17
 8006a76:	2300      	movs	r3, #0
 8006a78:	9308      	str	r3, [sp, #32]
 8006a7a:	f7f9 fd09 	bl	8000490 <__aeabi_f2d>
 8006a7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a82:	ee18 0a10 	vmov	r0, s16
 8006a86:	f7f9 fd03 	bl	8000490 <__aeabi_f2d>
 8006a8a:	f994 3000 	ldrsb.w	r3, [r4]
 8006a8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a92:	b923      	cbnz	r3, 8006a9e <powf+0x13e>
 8006a94:	2200      	movs	r2, #0
 8006a96:	2300      	movs	r3, #0
 8006a98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a9c:	e79a      	b.n	80069d4 <powf+0x74>
 8006a9e:	495e      	ldr	r1, [pc, #376]	; (8006c18 <powf+0x2b8>)
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d194      	bne.n	80069d4 <powf+0x74>
 8006aaa:	f7ff fecd 	bl	8006848 <__errno>
 8006aae:	2321      	movs	r3, #33	; 0x21
 8006ab0:	6003      	str	r3, [r0, #0]
 8006ab2:	e7bc      	b.n	8006a2e <powf+0xce>
 8006ab4:	f000 fdf7 	bl	80076a6 <finitef>
 8006ab8:	4605      	mov	r5, r0
 8006aba:	2800      	cmp	r0, #0
 8006abc:	d173      	bne.n	8006ba6 <powf+0x246>
 8006abe:	eeb0 0a68 	vmov.f32	s0, s17
 8006ac2:	f000 fdf0 	bl	80076a6 <finitef>
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d06d      	beq.n	8006ba6 <powf+0x246>
 8006aca:	eeb0 0a48 	vmov.f32	s0, s16
 8006ace:	f000 fdea 	bl	80076a6 <finitef>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d067      	beq.n	8006ba6 <powf+0x246>
 8006ad6:	ee18 0a90 	vmov	r0, s17
 8006ada:	f7f9 fcd9 	bl	8000490 <__aeabi_f2d>
 8006ade:	4680      	mov	r8, r0
 8006ae0:	ee18 0a10 	vmov	r0, s16
 8006ae4:	4689      	mov	r9, r1
 8006ae6:	f7f9 fcd3 	bl	8000490 <__aeabi_f2d>
 8006aea:	eeb4 9a49 	vcmp.f32	s18, s18
 8006aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006af2:	f994 4000 	ldrsb.w	r4, [r4]
 8006af6:	4b45      	ldr	r3, [pc, #276]	; (8006c0c <powf+0x2ac>)
 8006af8:	d713      	bvc.n	8006b22 <powf+0x1c2>
 8006afa:	2201      	movs	r2, #1
 8006afc:	e9cd 2300 	strd	r2, r3, [sp]
 8006b00:	9508      	str	r5, [sp, #32]
 8006b02:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006b06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b0a:	2c00      	cmp	r4, #0
 8006b0c:	d0c2      	beq.n	8006a94 <powf+0x134>
 8006b0e:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8006b12:	ee17 0a90 	vmov	r0, s15
 8006b16:	f7f9 fcbb 	bl	8000490 <__aeabi_f2d>
 8006b1a:	2c02      	cmp	r4, #2
 8006b1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006b20:	e7c2      	b.n	8006aa8 <powf+0x148>
 8006b22:	2203      	movs	r2, #3
 8006b24:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006b28:	e9cd 2300 	strd	r2, r3, [sp]
 8006b2c:	9508      	str	r5, [sp, #32]
 8006b2e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006b32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b36:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006b3a:	b9fc      	cbnz	r4, 8006b7c <powf+0x21c>
 8006b3c:	4b37      	ldr	r3, [pc, #220]	; (8006c1c <powf+0x2bc>)
 8006b3e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8006b42:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b4e:	d553      	bpl.n	8006bf8 <powf+0x298>
 8006b50:	eeb0 0a48 	vmov.f32	s0, s16
 8006b54:	f000 fdb8 	bl	80076c8 <rintf>
 8006b58:	eeb4 0a48 	vcmp.f32	s0, s16
 8006b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b60:	d004      	beq.n	8006b6c <powf+0x20c>
 8006b62:	4b2f      	ldr	r3, [pc, #188]	; (8006c20 <powf+0x2c0>)
 8006b64:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006b68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b6c:	f996 3000 	ldrsb.w	r3, [r6]
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d141      	bne.n	8006bf8 <powf+0x298>
 8006b74:	f7ff fe68 	bl	8006848 <__errno>
 8006b78:	2322      	movs	r3, #34	; 0x22
 8006b7a:	e799      	b.n	8006ab0 <powf+0x150>
 8006b7c:	4b29      	ldr	r3, [pc, #164]	; (8006c24 <powf+0x2c4>)
 8006b7e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8006b82:	2200      	movs	r2, #0
 8006b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b8c:	d5ee      	bpl.n	8006b6c <powf+0x20c>
 8006b8e:	eeb0 0a48 	vmov.f32	s0, s16
 8006b92:	f000 fd99 	bl	80076c8 <rintf>
 8006b96:	eeb4 0a48 	vcmp.f32	s0, s16
 8006b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b9e:	d0e5      	beq.n	8006b6c <powf+0x20c>
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	4b1d      	ldr	r3, [pc, #116]	; (8006c18 <powf+0x2b8>)
 8006ba4:	e7e0      	b.n	8006b68 <powf+0x208>
 8006ba6:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8006baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bae:	f47f af4a 	bne.w	8006a46 <powf+0xe6>
 8006bb2:	eeb0 0a68 	vmov.f32	s0, s17
 8006bb6:	f000 fd76 	bl	80076a6 <finitef>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	f43f af43 	beq.w	8006a46 <powf+0xe6>
 8006bc0:	eeb0 0a48 	vmov.f32	s0, s16
 8006bc4:	f000 fd6f 	bl	80076a6 <finitef>
 8006bc8:	2800      	cmp	r0, #0
 8006bca:	f43f af3c 	beq.w	8006a46 <powf+0xe6>
 8006bce:	2304      	movs	r3, #4
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	4b0e      	ldr	r3, [pc, #56]	; (8006c0c <powf+0x2ac>)
 8006bd4:	9301      	str	r3, [sp, #4]
 8006bd6:	ee18 0a90 	vmov	r0, s17
 8006bda:	2300      	movs	r3, #0
 8006bdc:	9308      	str	r3, [sp, #32]
 8006bde:	f7f9 fc57 	bl	8000490 <__aeabi_f2d>
 8006be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006be6:	ee18 0a10 	vmov	r0, s16
 8006bea:	f7f9 fc51 	bl	8000490 <__aeabi_f2d>
 8006bee:	2200      	movs	r2, #0
 8006bf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	e7b7      	b.n	8006b68 <powf+0x208>
 8006bf8:	4668      	mov	r0, sp
 8006bfa:	f000 fc6e 	bl	80074da <matherr>
 8006bfe:	2800      	cmp	r0, #0
 8006c00:	f47f af15 	bne.w	8006a2e <powf+0xce>
 8006c04:	e7b6      	b.n	8006b74 <powf+0x214>
 8006c06:	bf00      	nop
 8006c08:	20000084 	.word	0x20000084
 8006c0c:	08007892 	.word	0x08007892
 8006c10:	3ff00000 	.word	0x3ff00000
 8006c14:	00000000 	.word	0x00000000
 8006c18:	fff00000 	.word	0xfff00000
 8006c1c:	47efffff 	.word	0x47efffff
 8006c20:	c7efffff 	.word	0xc7efffff
 8006c24:	7ff00000 	.word	0x7ff00000

08006c28 <__ieee754_asinf>:
 8006c28:	b538      	push	{r3, r4, r5, lr}
 8006c2a:	ee10 5a10 	vmov	r5, s0
 8006c2e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8006c32:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006c36:	ed2d 8b04 	vpush	{d8-d9}
 8006c3a:	d10c      	bne.n	8006c56 <__ieee754_asinf+0x2e>
 8006c3c:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8006db8 <__ieee754_asinf+0x190>
 8006c40:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8006dbc <__ieee754_asinf+0x194>
 8006c44:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006c48:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006c4c:	eeb0 0a67 	vmov.f32	s0, s15
 8006c50:	ecbd 8b04 	vpop	{d8-d9}
 8006c54:	bd38      	pop	{r3, r4, r5, pc}
 8006c56:	dd04      	ble.n	8006c62 <__ieee754_asinf+0x3a>
 8006c58:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006c5c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006c60:	e7f6      	b.n	8006c50 <__ieee754_asinf+0x28>
 8006c62:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8006c66:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8006c6a:	da0b      	bge.n	8006c84 <__ieee754_asinf+0x5c>
 8006c6c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8006c70:	da52      	bge.n	8006d18 <__ieee754_asinf+0xf0>
 8006c72:	eddf 7a53 	vldr	s15, [pc, #332]	; 8006dc0 <__ieee754_asinf+0x198>
 8006c76:	ee70 7a27 	vadd.f32	s15, s0, s15
 8006c7a:	eef4 7ae8 	vcmpe.f32	s15, s17
 8006c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c82:	dce5      	bgt.n	8006c50 <__ieee754_asinf+0x28>
 8006c84:	f000 fd08 	bl	8007698 <fabsf>
 8006c88:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8006c8c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8006c90:	ee20 8a08 	vmul.f32	s16, s0, s16
 8006c94:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8006dc4 <__ieee754_asinf+0x19c>
 8006c98:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8006dc8 <__ieee754_asinf+0x1a0>
 8006c9c:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 8006dcc <__ieee754_asinf+0x1a4>
 8006ca0:	eea8 7a27 	vfma.f32	s14, s16, s15
 8006ca4:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8006dd0 <__ieee754_asinf+0x1a8>
 8006ca8:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006cac:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006dd4 <__ieee754_asinf+0x1ac>
 8006cb0:	eea7 7a88 	vfma.f32	s14, s15, s16
 8006cb4:	eddf 7a48 	vldr	s15, [pc, #288]	; 8006dd8 <__ieee754_asinf+0x1b0>
 8006cb8:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006cbc:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8006ddc <__ieee754_asinf+0x1b4>
 8006cc0:	eea7 9a88 	vfma.f32	s18, s15, s16
 8006cc4:	eddf 7a46 	vldr	s15, [pc, #280]	; 8006de0 <__ieee754_asinf+0x1b8>
 8006cc8:	eee8 7a07 	vfma.f32	s15, s16, s14
 8006ccc:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8006de4 <__ieee754_asinf+0x1bc>
 8006cd0:	eea7 7a88 	vfma.f32	s14, s15, s16
 8006cd4:	eddf 7a44 	vldr	s15, [pc, #272]	; 8006de8 <__ieee754_asinf+0x1c0>
 8006cd8:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006cdc:	eeb0 0a48 	vmov.f32	s0, s16
 8006ce0:	eee7 8a88 	vfma.f32	s17, s15, s16
 8006ce4:	f000 fbf6 	bl	80074d4 <__ieee754_sqrtf>
 8006ce8:	4b40      	ldr	r3, [pc, #256]	; (8006dec <__ieee754_asinf+0x1c4>)
 8006cea:	ee29 9a08 	vmul.f32	s18, s18, s16
 8006cee:	429c      	cmp	r4, r3
 8006cf0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8006cf4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8006cf8:	dd3d      	ble.n	8006d76 <__ieee754_asinf+0x14e>
 8006cfa:	eea0 0a06 	vfma.f32	s0, s0, s12
 8006cfe:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8006df0 <__ieee754_asinf+0x1c8>
 8006d02:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006d06:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8006dbc <__ieee754_asinf+0x194>
 8006d0a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006d0e:	2d00      	cmp	r5, #0
 8006d10:	bfd8      	it	le
 8006d12:	eeb1 0a40 	vnegle.f32	s0, s0
 8006d16:	e79b      	b.n	8006c50 <__ieee754_asinf+0x28>
 8006d18:	ee60 7a00 	vmul.f32	s15, s0, s0
 8006d1c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006dc4 <__ieee754_asinf+0x19c>
 8006d20:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006dc8 <__ieee754_asinf+0x1a0>
 8006d24:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8006ddc <__ieee754_asinf+0x1b4>
 8006d28:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8006d2c:	eddf 6a28 	vldr	s13, [pc, #160]	; 8006dd0 <__ieee754_asinf+0x1a8>
 8006d30:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d34:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8006dd4 <__ieee754_asinf+0x1ac>
 8006d38:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006d3c:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006dd8 <__ieee754_asinf+0x1b0>
 8006d40:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d44:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8006dcc <__ieee754_asinf+0x1a4>
 8006d48:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006d4c:	eddf 6a24 	vldr	s13, [pc, #144]	; 8006de0 <__ieee754_asinf+0x1b8>
 8006d50:	eee7 6a86 	vfma.f32	s13, s15, s12
 8006d54:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8006de4 <__ieee754_asinf+0x1bc>
 8006d58:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8006d5c:	eddf 6a22 	vldr	s13, [pc, #136]	; 8006de8 <__ieee754_asinf+0x1c0>
 8006d60:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006d64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006d68:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8006d6c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8006d70:	eea0 0a27 	vfma.f32	s0, s0, s15
 8006d74:	e76c      	b.n	8006c50 <__ieee754_asinf+0x28>
 8006d76:	ee10 3a10 	vmov	r3, s0
 8006d7a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006d7e:	f023 030f 	bic.w	r3, r3, #15
 8006d82:	ee07 3a90 	vmov	s15, r3
 8006d86:	eef1 6a67 	vneg.f32	s13, s15
 8006d8a:	eea6 8aa7 	vfma.f32	s16, s13, s15
 8006d8e:	ee70 5a00 	vadd.f32	s11, s0, s0
 8006d92:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006d96:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006db8 <__ieee754_asinf+0x190>
 8006d9a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8006d9e:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8006df4 <__ieee754_asinf+0x1cc>
 8006da2:	eee5 7a47 	vfms.f32	s15, s10, s14
 8006da6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8006daa:	eeb0 6a40 	vmov.f32	s12, s0
 8006dae:	eea6 6a87 	vfma.f32	s12, s13, s14
 8006db2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006db6:	e7a8      	b.n	8006d0a <__ieee754_asinf+0xe2>
 8006db8:	b33bbd2e 	.word	0xb33bbd2e
 8006dbc:	3fc90fdb 	.word	0x3fc90fdb
 8006dc0:	7149f2ca 	.word	0x7149f2ca
 8006dc4:	3811ef08 	.word	0x3811ef08
 8006dc8:	3a4f7f04 	.word	0x3a4f7f04
 8006dcc:	3e2aaaab 	.word	0x3e2aaaab
 8006dd0:	bd241146 	.word	0xbd241146
 8006dd4:	3e4e0aa8 	.word	0x3e4e0aa8
 8006dd8:	bea6b090 	.word	0xbea6b090
 8006ddc:	3d9dc62e 	.word	0x3d9dc62e
 8006de0:	bf303361 	.word	0xbf303361
 8006de4:	4001572d 	.word	0x4001572d
 8006de8:	c019d139 	.word	0xc019d139
 8006dec:	3f799999 	.word	0x3f799999
 8006df0:	333bbd2e 	.word	0x333bbd2e
 8006df4:	3f490fdb 	.word	0x3f490fdb

08006df8 <__ieee754_atan2f>:
 8006df8:	ee10 2a90 	vmov	r2, s1
 8006dfc:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006e00:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006e04:	b510      	push	{r4, lr}
 8006e06:	eef0 7a40 	vmov.f32	s15, s0
 8006e0a:	dc06      	bgt.n	8006e1a <__ieee754_atan2f+0x22>
 8006e0c:	ee10 0a10 	vmov	r0, s0
 8006e10:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8006e14:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006e18:	dd04      	ble.n	8006e24 <__ieee754_atan2f+0x2c>
 8006e1a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8006e22:	bd10      	pop	{r4, pc}
 8006e24:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8006e28:	d103      	bne.n	8006e32 <__ieee754_atan2f+0x3a>
 8006e2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e2e:	f000 bb5f 	b.w	80074f0 <atanf>
 8006e32:	1794      	asrs	r4, r2, #30
 8006e34:	f004 0402 	and.w	r4, r4, #2
 8006e38:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006e3c:	b943      	cbnz	r3, 8006e50 <__ieee754_atan2f+0x58>
 8006e3e:	2c02      	cmp	r4, #2
 8006e40:	d06e      	beq.n	8006f20 <__ieee754_atan2f+0x128>
 8006e42:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8006f28 <__ieee754_atan2f+0x130>
 8006e46:	2c03      	cmp	r4, #3
 8006e48:	bf08      	it	eq
 8006e4a:	eef0 7a47 	vmoveq.f32	s15, s14
 8006e4e:	e7e6      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006e50:	b941      	cbnz	r1, 8006e64 <__ieee754_atan2f+0x6c>
 8006e52:	eddf 7a36 	vldr	s15, [pc, #216]	; 8006f2c <__ieee754_atan2f+0x134>
 8006e56:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8006f30 <__ieee754_atan2f+0x138>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	bfb8      	it	lt
 8006e5e:	eef0 7a47 	vmovlt.f32	s15, s14
 8006e62:	e7dc      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006e64:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006e68:	d122      	bne.n	8006eb0 <__ieee754_atan2f+0xb8>
 8006e6a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006e6e:	d112      	bne.n	8006e96 <__ieee754_atan2f+0x9e>
 8006e70:	2c02      	cmp	r4, #2
 8006e72:	d00a      	beq.n	8006e8a <__ieee754_atan2f+0x92>
 8006e74:	2c03      	cmp	r4, #3
 8006e76:	d00b      	beq.n	8006e90 <__ieee754_atan2f+0x98>
 8006e78:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8006f34 <__ieee754_atan2f+0x13c>
 8006e7c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8006f38 <__ieee754_atan2f+0x140>
 8006e80:	2c01      	cmp	r4, #1
 8006e82:	bf18      	it	ne
 8006e84:	eef0 7a47 	vmovne.f32	s15, s14
 8006e88:	e7c9      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006e8a:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8006f3c <__ieee754_atan2f+0x144>
 8006e8e:	e7c6      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006e90:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006f40 <__ieee754_atan2f+0x148>
 8006e94:	e7c3      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006e96:	2c02      	cmp	r4, #2
 8006e98:	d042      	beq.n	8006f20 <__ieee754_atan2f+0x128>
 8006e9a:	2c03      	cmp	r4, #3
 8006e9c:	d005      	beq.n	8006eaa <__ieee754_atan2f+0xb2>
 8006e9e:	2c01      	cmp	r4, #1
 8006ea0:	eddf 7a28 	vldr	s15, [pc, #160]	; 8006f44 <__ieee754_atan2f+0x14c>
 8006ea4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8006f48 <__ieee754_atan2f+0x150>
 8006ea8:	e7eb      	b.n	8006e82 <__ieee754_atan2f+0x8a>
 8006eaa:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006f28 <__ieee754_atan2f+0x130>
 8006eae:	e7b6      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006eb0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006eb4:	d0cd      	beq.n	8006e52 <__ieee754_atan2f+0x5a>
 8006eb6:	1a5b      	subs	r3, r3, r1
 8006eb8:	15db      	asrs	r3, r3, #23
 8006eba:	2b3c      	cmp	r3, #60	; 0x3c
 8006ebc:	dc1a      	bgt.n	8006ef4 <__ieee754_atan2f+0xfc>
 8006ebe:	2a00      	cmp	r2, #0
 8006ec0:	da01      	bge.n	8006ec6 <__ieee754_atan2f+0xce>
 8006ec2:	333c      	adds	r3, #60	; 0x3c
 8006ec4:	db19      	blt.n	8006efa <__ieee754_atan2f+0x102>
 8006ec6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006eca:	f000 fbe5 	bl	8007698 <fabsf>
 8006ece:	f000 fb0f 	bl	80074f0 <atanf>
 8006ed2:	eef0 7a40 	vmov.f32	s15, s0
 8006ed6:	2c01      	cmp	r4, #1
 8006ed8:	d012      	beq.n	8006f00 <__ieee754_atan2f+0x108>
 8006eda:	2c02      	cmp	r4, #2
 8006edc:	d017      	beq.n	8006f0e <__ieee754_atan2f+0x116>
 8006ede:	2c00      	cmp	r4, #0
 8006ee0:	d09d      	beq.n	8006e1e <__ieee754_atan2f+0x26>
 8006ee2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8006f4c <__ieee754_atan2f+0x154>
 8006ee6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006eea:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006f50 <__ieee754_atan2f+0x158>
 8006eee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ef2:	e794      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006ef4:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8006f2c <__ieee754_atan2f+0x134>
 8006ef8:	e7ed      	b.n	8006ed6 <__ieee754_atan2f+0xde>
 8006efa:	eddf 7a13 	vldr	s15, [pc, #76]	; 8006f48 <__ieee754_atan2f+0x150>
 8006efe:	e7ea      	b.n	8006ed6 <__ieee754_atan2f+0xde>
 8006f00:	ee17 3a90 	vmov	r3, s15
 8006f04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006f08:	ee07 3a90 	vmov	s15, r3
 8006f0c:	e787      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006f0e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006f4c <__ieee754_atan2f+0x154>
 8006f12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006f16:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8006f50 <__ieee754_atan2f+0x158>
 8006f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f1e:	e77e      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006f20:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8006f50 <__ieee754_atan2f+0x158>
 8006f24:	e77b      	b.n	8006e1e <__ieee754_atan2f+0x26>
 8006f26:	bf00      	nop
 8006f28:	c0490fdb 	.word	0xc0490fdb
 8006f2c:	3fc90fdb 	.word	0x3fc90fdb
 8006f30:	bfc90fdb 	.word	0xbfc90fdb
 8006f34:	bf490fdb 	.word	0xbf490fdb
 8006f38:	3f490fdb 	.word	0x3f490fdb
 8006f3c:	4016cbe4 	.word	0x4016cbe4
 8006f40:	c016cbe4 	.word	0xc016cbe4
 8006f44:	80000000 	.word	0x80000000
 8006f48:	00000000 	.word	0x00000000
 8006f4c:	33bbbd2e 	.word	0x33bbbd2e
 8006f50:	40490fdb 	.word	0x40490fdb

08006f54 <__ieee754_powf>:
 8006f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f58:	ee10 5a90 	vmov	r5, s1
 8006f5c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8006f60:	ed2d 8b02 	vpush	{d8}
 8006f64:	eeb0 8a40 	vmov.f32	s16, s0
 8006f68:	eef0 8a60 	vmov.f32	s17, s1
 8006f6c:	f000 8293 	beq.w	8007496 <__ieee754_powf+0x542>
 8006f70:	ee10 8a10 	vmov	r8, s0
 8006f74:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8006f78:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006f7c:	dc06      	bgt.n	8006f8c <__ieee754_powf+0x38>
 8006f7e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8006f82:	dd0a      	ble.n	8006f9a <__ieee754_powf+0x46>
 8006f84:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006f88:	f000 8285 	beq.w	8007496 <__ieee754_powf+0x542>
 8006f8c:	ecbd 8b02 	vpop	{d8}
 8006f90:	48d9      	ldr	r0, [pc, #868]	; (80072f8 <__ieee754_powf+0x3a4>)
 8006f92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f96:	f000 bb91 	b.w	80076bc <nanf>
 8006f9a:	f1b8 0f00 	cmp.w	r8, #0
 8006f9e:	da1d      	bge.n	8006fdc <__ieee754_powf+0x88>
 8006fa0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8006fa4:	da2c      	bge.n	8007000 <__ieee754_powf+0xac>
 8006fa6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006faa:	db30      	blt.n	800700e <__ieee754_powf+0xba>
 8006fac:	15fb      	asrs	r3, r7, #23
 8006fae:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8006fb2:	fa47 f603 	asr.w	r6, r7, r3
 8006fb6:	fa06 f303 	lsl.w	r3, r6, r3
 8006fba:	42bb      	cmp	r3, r7
 8006fbc:	d127      	bne.n	800700e <__ieee754_powf+0xba>
 8006fbe:	f006 0601 	and.w	r6, r6, #1
 8006fc2:	f1c6 0602 	rsb	r6, r6, #2
 8006fc6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006fca:	d122      	bne.n	8007012 <__ieee754_powf+0xbe>
 8006fcc:	2d00      	cmp	r5, #0
 8006fce:	f280 8268 	bge.w	80074a2 <__ieee754_powf+0x54e>
 8006fd2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006fd6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8006fda:	e00d      	b.n	8006ff8 <__ieee754_powf+0xa4>
 8006fdc:	2600      	movs	r6, #0
 8006fde:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8006fe2:	d1f0      	bne.n	8006fc6 <__ieee754_powf+0x72>
 8006fe4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006fe8:	f000 8255 	beq.w	8007496 <__ieee754_powf+0x542>
 8006fec:	dd0a      	ble.n	8007004 <__ieee754_powf+0xb0>
 8006fee:	2d00      	cmp	r5, #0
 8006ff0:	f280 8254 	bge.w	800749c <__ieee754_powf+0x548>
 8006ff4:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80072fc <__ieee754_powf+0x3a8>
 8006ff8:	ecbd 8b02 	vpop	{d8}
 8006ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007000:	2602      	movs	r6, #2
 8007002:	e7ec      	b.n	8006fde <__ieee754_powf+0x8a>
 8007004:	2d00      	cmp	r5, #0
 8007006:	daf5      	bge.n	8006ff4 <__ieee754_powf+0xa0>
 8007008:	eeb1 0a68 	vneg.f32	s0, s17
 800700c:	e7f4      	b.n	8006ff8 <__ieee754_powf+0xa4>
 800700e:	2600      	movs	r6, #0
 8007010:	e7d9      	b.n	8006fc6 <__ieee754_powf+0x72>
 8007012:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8007016:	d102      	bne.n	800701e <__ieee754_powf+0xca>
 8007018:	ee28 0a08 	vmul.f32	s0, s16, s16
 800701c:	e7ec      	b.n	8006ff8 <__ieee754_powf+0xa4>
 800701e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8007022:	eeb0 0a48 	vmov.f32	s0, s16
 8007026:	d108      	bne.n	800703a <__ieee754_powf+0xe6>
 8007028:	f1b8 0f00 	cmp.w	r8, #0
 800702c:	db05      	blt.n	800703a <__ieee754_powf+0xe6>
 800702e:	ecbd 8b02 	vpop	{d8}
 8007032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007036:	f000 ba4d 	b.w	80074d4 <__ieee754_sqrtf>
 800703a:	f000 fb2d 	bl	8007698 <fabsf>
 800703e:	b124      	cbz	r4, 800704a <__ieee754_powf+0xf6>
 8007040:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8007044:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007048:	d117      	bne.n	800707a <__ieee754_powf+0x126>
 800704a:	2d00      	cmp	r5, #0
 800704c:	bfbc      	itt	lt
 800704e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8007052:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007056:	f1b8 0f00 	cmp.w	r8, #0
 800705a:	dacd      	bge.n	8006ff8 <__ieee754_powf+0xa4>
 800705c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8007060:	ea54 0306 	orrs.w	r3, r4, r6
 8007064:	d104      	bne.n	8007070 <__ieee754_powf+0x11c>
 8007066:	ee70 7a40 	vsub.f32	s15, s0, s0
 800706a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800706e:	e7c3      	b.n	8006ff8 <__ieee754_powf+0xa4>
 8007070:	2e01      	cmp	r6, #1
 8007072:	d1c1      	bne.n	8006ff8 <__ieee754_powf+0xa4>
 8007074:	eeb1 0a40 	vneg.f32	s0, s0
 8007078:	e7be      	b.n	8006ff8 <__ieee754_powf+0xa4>
 800707a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800707e:	3801      	subs	r0, #1
 8007080:	ea56 0300 	orrs.w	r3, r6, r0
 8007084:	d104      	bne.n	8007090 <__ieee754_powf+0x13c>
 8007086:	ee38 8a48 	vsub.f32	s16, s16, s16
 800708a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800708e:	e7b3      	b.n	8006ff8 <__ieee754_powf+0xa4>
 8007090:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8007094:	dd6d      	ble.n	8007172 <__ieee754_powf+0x21e>
 8007096:	4b9a      	ldr	r3, [pc, #616]	; (8007300 <__ieee754_powf+0x3ac>)
 8007098:	429c      	cmp	r4, r3
 800709a:	dc06      	bgt.n	80070aa <__ieee754_powf+0x156>
 800709c:	2d00      	cmp	r5, #0
 800709e:	daa9      	bge.n	8006ff4 <__ieee754_powf+0xa0>
 80070a0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8007304 <__ieee754_powf+0x3b0>
 80070a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80070a8:	e7a6      	b.n	8006ff8 <__ieee754_powf+0xa4>
 80070aa:	4b97      	ldr	r3, [pc, #604]	; (8007308 <__ieee754_powf+0x3b4>)
 80070ac:	429c      	cmp	r4, r3
 80070ae:	dd02      	ble.n	80070b6 <__ieee754_powf+0x162>
 80070b0:	2d00      	cmp	r5, #0
 80070b2:	dcf5      	bgt.n	80070a0 <__ieee754_powf+0x14c>
 80070b4:	e79e      	b.n	8006ff4 <__ieee754_powf+0xa0>
 80070b6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80070ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 80070be:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800730c <__ieee754_powf+0x3b8>
 80070c2:	eef1 6a40 	vneg.f32	s13, s0
 80070c6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80070ca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80070ce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80070d2:	eee7 7a40 	vfms.f32	s15, s14, s0
 80070d6:	ee60 0a00 	vmul.f32	s1, s0, s0
 80070da:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8007310 <__ieee754_powf+0x3bc>
 80070de:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80070e2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8007314 <__ieee754_powf+0x3c0>
 80070e6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80070ea:	eee0 7a07 	vfma.f32	s15, s0, s14
 80070ee:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8007318 <__ieee754_powf+0x3c4>
 80070f2:	eeb0 6a67 	vmov.f32	s12, s15
 80070f6:	eea0 6a07 	vfma.f32	s12, s0, s14
 80070fa:	ee16 3a10 	vmov	r3, s12
 80070fe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007102:	f023 030f 	bic.w	r3, r3, #15
 8007106:	ee00 3a90 	vmov	s1, r3
 800710a:	eee6 0a87 	vfma.f32	s1, s13, s14
 800710e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007112:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8007116:	f025 050f 	bic.w	r5, r5, #15
 800711a:	ee07 5a10 	vmov	s14, r5
 800711e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8007122:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8007126:	ee07 3a90 	vmov	s15, r3
 800712a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800712e:	3e01      	subs	r6, #1
 8007130:	ea56 0200 	orrs.w	r2, r6, r0
 8007134:	ee07 5a10 	vmov	s14, r5
 8007138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800713c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007140:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007144:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8007148:	ee17 4a10 	vmov	r4, s14
 800714c:	bf08      	it	eq
 800714e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8007152:	2c00      	cmp	r4, #0
 8007154:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007158:	f340 8184 	ble.w	8007464 <__ieee754_powf+0x510>
 800715c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8007160:	f340 80fc 	ble.w	800735c <__ieee754_powf+0x408>
 8007164:	eddf 7a67 	vldr	s15, [pc, #412]	; 8007304 <__ieee754_powf+0x3b0>
 8007168:	ee28 0a27 	vmul.f32	s0, s16, s15
 800716c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007170:	e742      	b.n	8006ff8 <__ieee754_powf+0xa4>
 8007172:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8007176:	bfbf      	itttt	lt
 8007178:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800731c <__ieee754_powf+0x3c8>
 800717c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8007180:	f06f 0217 	mvnlt.w	r2, #23
 8007184:	ee17 4a90 	vmovlt	r4, s15
 8007188:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800718c:	bfa8      	it	ge
 800718e:	2200      	movge	r2, #0
 8007190:	3b7f      	subs	r3, #127	; 0x7f
 8007192:	4413      	add	r3, r2
 8007194:	4a62      	ldr	r2, [pc, #392]	; (8007320 <__ieee754_powf+0x3cc>)
 8007196:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800719a:	4294      	cmp	r4, r2
 800719c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80071a0:	dd06      	ble.n	80071b0 <__ieee754_powf+0x25c>
 80071a2:	4a60      	ldr	r2, [pc, #384]	; (8007324 <__ieee754_powf+0x3d0>)
 80071a4:	4294      	cmp	r4, r2
 80071a6:	f340 80a5 	ble.w	80072f4 <__ieee754_powf+0x3a0>
 80071aa:	3301      	adds	r3, #1
 80071ac:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80071b0:	2400      	movs	r4, #0
 80071b2:	4a5d      	ldr	r2, [pc, #372]	; (8007328 <__ieee754_powf+0x3d4>)
 80071b4:	00a7      	lsls	r7, r4, #2
 80071b6:	443a      	add	r2, r7
 80071b8:	ee07 1a90 	vmov	s15, r1
 80071bc:	ed92 7a00 	vldr	s14, [r2]
 80071c0:	4a5a      	ldr	r2, [pc, #360]	; (800732c <__ieee754_powf+0x3d8>)
 80071c2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80071c6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80071ca:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80071ce:	1049      	asrs	r1, r1, #1
 80071d0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80071d4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80071d8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80071dc:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80071e0:	ee06 1a10 	vmov	s12, r1
 80071e4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80071e8:	ee14 ca90 	vmov	ip, s9
 80071ec:	ea02 0c0c 	and.w	ip, r2, ip
 80071f0:	ee05 ca10 	vmov	s10, ip
 80071f4:	eeb1 4a45 	vneg.f32	s8, s10
 80071f8:	eee4 5a06 	vfma.f32	s11, s8, s12
 80071fc:	ee36 6a47 	vsub.f32	s12, s12, s14
 8007200:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8007330 <__ieee754_powf+0x3dc>
 8007204:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8007208:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800720c:	eee4 5a06 	vfma.f32	s11, s8, s12
 8007210:	ee67 3aa7 	vmul.f32	s7, s15, s15
 8007214:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8007218:	eddf 5a46 	vldr	s11, [pc, #280]	; 8007334 <__ieee754_powf+0x3e0>
 800721c:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007220:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007338 <__ieee754_powf+0x3e4>
 8007224:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007228:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800730c <__ieee754_powf+0x3b8>
 800722c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007230:	eddf 5a42 	vldr	s11, [pc, #264]	; 800733c <__ieee754_powf+0x3e8>
 8007234:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007238:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8007340 <__ieee754_powf+0x3ec>
 800723c:	ee75 6a24 	vadd.f32	s13, s10, s9
 8007240:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007244:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007248:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800724c:	eef0 7a65 	vmov.f32	s15, s11
 8007250:	eee3 6a87 	vfma.f32	s13, s7, s14
 8007254:	eee5 7a05 	vfma.f32	s15, s10, s10
 8007258:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725c:	ee17 1a90 	vmov	r1, s15
 8007260:	4011      	ands	r1, r2
 8007262:	ee07 1a90 	vmov	s15, r1
 8007266:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800726a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8007344 <__ieee754_powf+0x3f0>
 800726e:	eea4 7a05 	vfma.f32	s14, s8, s10
 8007272:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007276:	ee27 7a24 	vmul.f32	s14, s14, s9
 800727a:	eea7 7a86 	vfma.f32	s14, s15, s12
 800727e:	eeb0 6a47 	vmov.f32	s12, s14
 8007282:	eea5 6a27 	vfma.f32	s12, s10, s15
 8007286:	ee16 1a10 	vmov	r1, s12
 800728a:	4011      	ands	r1, r2
 800728c:	ee06 1a90 	vmov	s13, r1
 8007290:	eee4 6a27 	vfma.f32	s13, s8, s15
 8007294:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8007348 <__ieee754_powf+0x3f4>
 8007298:	ee37 7a66 	vsub.f32	s14, s14, s13
 800729c:	ee06 1a10 	vmov	s12, r1
 80072a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80072a4:	eddf 7a29 	vldr	s15, [pc, #164]	; 800734c <__ieee754_powf+0x3f8>
 80072a8:	4929      	ldr	r1, [pc, #164]	; (8007350 <__ieee754_powf+0x3fc>)
 80072aa:	eea6 7a27 	vfma.f32	s14, s12, s15
 80072ae:	4439      	add	r1, r7
 80072b0:	edd1 7a00 	vldr	s15, [r1]
 80072b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072b8:	ee07 3a90 	vmov	s15, r3
 80072bc:	eef0 0a47 	vmov.f32	s1, s14
 80072c0:	4b24      	ldr	r3, [pc, #144]	; (8007354 <__ieee754_powf+0x400>)
 80072c2:	eee6 0a25 	vfma.f32	s1, s12, s11
 80072c6:	443b      	add	r3, r7
 80072c8:	ed93 5a00 	vldr	s10, [r3]
 80072cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80072d0:	ee70 0a85 	vadd.f32	s1, s1, s10
 80072d4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80072d8:	ee17 3a90 	vmov	r3, s15
 80072dc:	4013      	ands	r3, r2
 80072de:	ee07 3a90 	vmov	s15, r3
 80072e2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80072e6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80072ea:	eee6 7a65 	vfms.f32	s15, s12, s11
 80072ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80072f2:	e70e      	b.n	8007112 <__ieee754_powf+0x1be>
 80072f4:	2401      	movs	r4, #1
 80072f6:	e75c      	b.n	80071b2 <__ieee754_powf+0x25e>
 80072f8:	08007891 	.word	0x08007891
 80072fc:	00000000 	.word	0x00000000
 8007300:	3f7ffff7 	.word	0x3f7ffff7
 8007304:	7149f2ca 	.word	0x7149f2ca
 8007308:	3f800007 	.word	0x3f800007
 800730c:	3eaaaaab 	.word	0x3eaaaaab
 8007310:	36eca570 	.word	0x36eca570
 8007314:	3fb8aa3b 	.word	0x3fb8aa3b
 8007318:	3fb8aa00 	.word	0x3fb8aa00
 800731c:	4b800000 	.word	0x4b800000
 8007320:	001cc471 	.word	0x001cc471
 8007324:	005db3d6 	.word	0x005db3d6
 8007328:	08007898 	.word	0x08007898
 800732c:	fffff000 	.word	0xfffff000
 8007330:	3e6c3255 	.word	0x3e6c3255
 8007334:	3e53f142 	.word	0x3e53f142
 8007338:	3e8ba305 	.word	0x3e8ba305
 800733c:	3edb6db7 	.word	0x3edb6db7
 8007340:	3f19999a 	.word	0x3f19999a
 8007344:	3f763800 	.word	0x3f763800
 8007348:	3f76384f 	.word	0x3f76384f
 800734c:	369dc3a0 	.word	0x369dc3a0
 8007350:	080078a8 	.word	0x080078a8
 8007354:	080078a0 	.word	0x080078a0
 8007358:	3338aa3c 	.word	0x3338aa3c
 800735c:	f040 8092 	bne.w	8007484 <__ieee754_powf+0x530>
 8007360:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8007358 <__ieee754_powf+0x404>
 8007364:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007368:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800736c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007374:	f73f aef6 	bgt.w	8007164 <__ieee754_powf+0x210>
 8007378:	15db      	asrs	r3, r3, #23
 800737a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800737e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007382:	4103      	asrs	r3, r0
 8007384:	4423      	add	r3, r4
 8007386:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800738a:	4947      	ldr	r1, [pc, #284]	; (80074a8 <__ieee754_powf+0x554>)
 800738c:	3a7f      	subs	r2, #127	; 0x7f
 800738e:	4111      	asrs	r1, r2
 8007390:	ea23 0101 	bic.w	r1, r3, r1
 8007394:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8007398:	ee07 1a10 	vmov	s14, r1
 800739c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80073a0:	f1c2 0217 	rsb	r2, r2, #23
 80073a4:	4110      	asrs	r0, r2
 80073a6:	2c00      	cmp	r4, #0
 80073a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80073ac:	bfb8      	it	lt
 80073ae:	4240      	neglt	r0, r0
 80073b0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80073b4:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80074ac <__ieee754_powf+0x558>
 80073b8:	ee17 3a10 	vmov	r3, s14
 80073bc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80073c0:	f023 030f 	bic.w	r3, r3, #15
 80073c4:	ee07 3a10 	vmov	s14, r3
 80073c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073cc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80073d0:	eddf 7a37 	vldr	s15, [pc, #220]	; 80074b0 <__ieee754_powf+0x55c>
 80073d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073d8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80073dc:	eddf 6a35 	vldr	s13, [pc, #212]	; 80074b4 <__ieee754_powf+0x560>
 80073e0:	eeb0 0a67 	vmov.f32	s0, s15
 80073e4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80073e8:	eeb0 6a40 	vmov.f32	s12, s0
 80073ec:	eea7 6a66 	vfms.f32	s12, s14, s13
 80073f0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80073f4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80073f8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80074b8 <__ieee754_powf+0x564>
 80073fc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80074bc <__ieee754_powf+0x568>
 8007400:	eea7 6a26 	vfma.f32	s12, s14, s13
 8007404:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80074c0 <__ieee754_powf+0x56c>
 8007408:	eee6 6a07 	vfma.f32	s13, s12, s14
 800740c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80074c4 <__ieee754_powf+0x570>
 8007410:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007414:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80074c8 <__ieee754_powf+0x574>
 8007418:	eee6 6a07 	vfma.f32	s13, s12, s14
 800741c:	eeb0 6a40 	vmov.f32	s12, s0
 8007420:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007424:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007428:	eeb0 7a46 	vmov.f32	s14, s12
 800742c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007430:	ee20 6a06 	vmul.f32	s12, s0, s12
 8007434:	eee0 7a27 	vfma.f32	s15, s0, s15
 8007438:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800743c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007440:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007444:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007448:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800744c:	ee10 3a10 	vmov	r3, s0
 8007450:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007454:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007458:	da1a      	bge.n	8007490 <__ieee754_powf+0x53c>
 800745a:	f000 f98f 	bl	800777c <scalbnf>
 800745e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007462:	e5c9      	b.n	8006ff8 <__ieee754_powf+0xa4>
 8007464:	4a19      	ldr	r2, [pc, #100]	; (80074cc <__ieee754_powf+0x578>)
 8007466:	4293      	cmp	r3, r2
 8007468:	dd02      	ble.n	8007470 <__ieee754_powf+0x51c>
 800746a:	eddf 7a19 	vldr	s15, [pc, #100]	; 80074d0 <__ieee754_powf+0x57c>
 800746e:	e67b      	b.n	8007168 <__ieee754_powf+0x214>
 8007470:	d108      	bne.n	8007484 <__ieee754_powf+0x530>
 8007472:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007476:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800747a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800747e:	f6ff af7b 	blt.w	8007378 <__ieee754_powf+0x424>
 8007482:	e7f2      	b.n	800746a <__ieee754_powf+0x516>
 8007484:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8007488:	f73f af76 	bgt.w	8007378 <__ieee754_powf+0x424>
 800748c:	2000      	movs	r0, #0
 800748e:	e78f      	b.n	80073b0 <__ieee754_powf+0x45c>
 8007490:	ee00 3a10 	vmov	s0, r3
 8007494:	e7e3      	b.n	800745e <__ieee754_powf+0x50a>
 8007496:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800749a:	e5ad      	b.n	8006ff8 <__ieee754_powf+0xa4>
 800749c:	eeb0 0a68 	vmov.f32	s0, s17
 80074a0:	e5aa      	b.n	8006ff8 <__ieee754_powf+0xa4>
 80074a2:	eeb0 0a48 	vmov.f32	s0, s16
 80074a6:	e5a7      	b.n	8006ff8 <__ieee754_powf+0xa4>
 80074a8:	007fffff 	.word	0x007fffff
 80074ac:	3f317218 	.word	0x3f317218
 80074b0:	35bfbe8c 	.word	0x35bfbe8c
 80074b4:	3f317200 	.word	0x3f317200
 80074b8:	3331bb4c 	.word	0x3331bb4c
 80074bc:	b5ddea0e 	.word	0xb5ddea0e
 80074c0:	388ab355 	.word	0x388ab355
 80074c4:	bb360b61 	.word	0xbb360b61
 80074c8:	3e2aaaab 	.word	0x3e2aaaab
 80074cc:	43160000 	.word	0x43160000
 80074d0:	0da24260 	.word	0x0da24260

080074d4 <__ieee754_sqrtf>:
 80074d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80074d8:	4770      	bx	lr

080074da <matherr>:
 80074da:	2000      	movs	r0, #0
 80074dc:	4770      	bx	lr
	...

080074e0 <nan>:
 80074e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80074e8 <nan+0x8>
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop
 80074e8:	00000000 	.word	0x00000000
 80074ec:	7ff80000 	.word	0x7ff80000

080074f0 <atanf>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	ee10 5a10 	vmov	r5, s0
 80074f6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80074fa:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80074fe:	eef0 7a40 	vmov.f32	s15, s0
 8007502:	db10      	blt.n	8007526 <atanf+0x36>
 8007504:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007508:	dd04      	ble.n	8007514 <atanf+0x24>
 800750a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800750e:	eeb0 0a67 	vmov.f32	s0, s15
 8007512:	bd38      	pop	{r3, r4, r5, pc}
 8007514:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800764c <atanf+0x15c>
 8007518:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8007650 <atanf+0x160>
 800751c:	2d00      	cmp	r5, #0
 800751e:	bfd8      	it	le
 8007520:	eef0 7a47 	vmovle.f32	s15, s14
 8007524:	e7f3      	b.n	800750e <atanf+0x1e>
 8007526:	4b4b      	ldr	r3, [pc, #300]	; (8007654 <atanf+0x164>)
 8007528:	429c      	cmp	r4, r3
 800752a:	dc10      	bgt.n	800754e <atanf+0x5e>
 800752c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8007530:	da0a      	bge.n	8007548 <atanf+0x58>
 8007532:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007658 <atanf+0x168>
 8007536:	ee30 7a07 	vadd.f32	s14, s0, s14
 800753a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800753e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007546:	dce2      	bgt.n	800750e <atanf+0x1e>
 8007548:	f04f 33ff 	mov.w	r3, #4294967295
 800754c:	e013      	b.n	8007576 <atanf+0x86>
 800754e:	f000 f8a3 	bl	8007698 <fabsf>
 8007552:	4b42      	ldr	r3, [pc, #264]	; (800765c <atanf+0x16c>)
 8007554:	429c      	cmp	r4, r3
 8007556:	dc4f      	bgt.n	80075f8 <atanf+0x108>
 8007558:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800755c:	429c      	cmp	r4, r3
 800755e:	dc41      	bgt.n	80075e4 <atanf+0xf4>
 8007560:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007564:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007568:	eea0 7a27 	vfma.f32	s14, s0, s15
 800756c:	2300      	movs	r3, #0
 800756e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007572:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007576:	1c5a      	adds	r2, r3, #1
 8007578:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800757c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007660 <atanf+0x170>
 8007580:	eddf 5a38 	vldr	s11, [pc, #224]	; 8007664 <atanf+0x174>
 8007584:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8007668 <atanf+0x178>
 8007588:	ee66 6a06 	vmul.f32	s13, s12, s12
 800758c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8007590:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800766c <atanf+0x17c>
 8007594:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007598:	eddf 5a35 	vldr	s11, [pc, #212]	; 8007670 <atanf+0x180>
 800759c:	eee7 5a26 	vfma.f32	s11, s14, s13
 80075a0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007674 <atanf+0x184>
 80075a4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80075a8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007678 <atanf+0x188>
 80075ac:	eee7 5a26 	vfma.f32	s11, s14, s13
 80075b0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800767c <atanf+0x18c>
 80075b4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80075b8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8007680 <atanf+0x190>
 80075bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80075c0:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8007684 <atanf+0x194>
 80075c4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80075c8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8007688 <atanf+0x198>
 80075cc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80075d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80075d4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80075d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80075dc:	d121      	bne.n	8007622 <atanf+0x132>
 80075de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80075e2:	e794      	b.n	800750e <atanf+0x1e>
 80075e4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80075e8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80075ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075f0:	2301      	movs	r3, #1
 80075f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80075f6:	e7be      	b.n	8007576 <atanf+0x86>
 80075f8:	4b24      	ldr	r3, [pc, #144]	; (800768c <atanf+0x19c>)
 80075fa:	429c      	cmp	r4, r3
 80075fc:	dc0b      	bgt.n	8007616 <atanf+0x126>
 80075fe:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8007602:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007606:	eea0 7a27 	vfma.f32	s14, s0, s15
 800760a:	2302      	movs	r3, #2
 800760c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007614:	e7af      	b.n	8007576 <atanf+0x86>
 8007616:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800761a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800761e:	2303      	movs	r3, #3
 8007620:	e7a9      	b.n	8007576 <atanf+0x86>
 8007622:	4a1b      	ldr	r2, [pc, #108]	; (8007690 <atanf+0x1a0>)
 8007624:	491b      	ldr	r1, [pc, #108]	; (8007694 <atanf+0x1a4>)
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	441a      	add	r2, r3
 800762a:	440b      	add	r3, r1
 800762c:	edd3 6a00 	vldr	s13, [r3]
 8007630:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007634:	2d00      	cmp	r5, #0
 8007636:	ee77 7a67 	vsub.f32	s15, s14, s15
 800763a:	ed92 7a00 	vldr	s14, [r2]
 800763e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007642:	bfb8      	it	lt
 8007644:	eef1 7a67 	vneglt.f32	s15, s15
 8007648:	e761      	b.n	800750e <atanf+0x1e>
 800764a:	bf00      	nop
 800764c:	bfc90fdb 	.word	0xbfc90fdb
 8007650:	3fc90fdb 	.word	0x3fc90fdb
 8007654:	3edfffff 	.word	0x3edfffff
 8007658:	7149f2ca 	.word	0x7149f2ca
 800765c:	3f97ffff 	.word	0x3f97ffff
 8007660:	3c8569d7 	.word	0x3c8569d7
 8007664:	3d4bda59 	.word	0x3d4bda59
 8007668:	bd6ef16b 	.word	0xbd6ef16b
 800766c:	3d886b35 	.word	0x3d886b35
 8007670:	3dba2e6e 	.word	0x3dba2e6e
 8007674:	3e124925 	.word	0x3e124925
 8007678:	3eaaaaab 	.word	0x3eaaaaab
 800767c:	bd15a221 	.word	0xbd15a221
 8007680:	bd9d8795 	.word	0xbd9d8795
 8007684:	bde38e38 	.word	0xbde38e38
 8007688:	be4ccccd 	.word	0xbe4ccccd
 800768c:	401bffff 	.word	0x401bffff
 8007690:	080078b0 	.word	0x080078b0
 8007694:	080078c0 	.word	0x080078c0

08007698 <fabsf>:
 8007698:	ee10 3a10 	vmov	r3, s0
 800769c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076a0:	ee00 3a10 	vmov	s0, r3
 80076a4:	4770      	bx	lr

080076a6 <finitef>:
 80076a6:	ee10 3a10 	vmov	r3, s0
 80076aa:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80076ae:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80076b2:	bfac      	ite	ge
 80076b4:	2000      	movge	r0, #0
 80076b6:	2001      	movlt	r0, #1
 80076b8:	4770      	bx	lr
	...

080076bc <nanf>:
 80076bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80076c4 <nanf+0x8>
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	7fc00000 	.word	0x7fc00000

080076c8 <rintf>:
 80076c8:	b513      	push	{r0, r1, r4, lr}
 80076ca:	ee10 1a10 	vmov	r1, s0
 80076ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80076d2:	0ddc      	lsrs	r4, r3, #23
 80076d4:	3c7f      	subs	r4, #127	; 0x7f
 80076d6:	2c16      	cmp	r4, #22
 80076d8:	dc46      	bgt.n	8007768 <rintf+0xa0>
 80076da:	b32b      	cbz	r3, 8007728 <rintf+0x60>
 80076dc:	2c00      	cmp	r4, #0
 80076de:	ee10 2a10 	vmov	r2, s0
 80076e2:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 80076e6:	da21      	bge.n	800772c <rintf+0x64>
 80076e8:	f3c1 0316 	ubfx	r3, r1, #0, #23
 80076ec:	425b      	negs	r3, r3
 80076ee:	4a21      	ldr	r2, [pc, #132]	; (8007774 <rintf+0xac>)
 80076f0:	0a5b      	lsrs	r3, r3, #9
 80076f2:	0d09      	lsrs	r1, r1, #20
 80076f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076f8:	0509      	lsls	r1, r1, #20
 80076fa:	430b      	orrs	r3, r1
 80076fc:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8007700:	ee07 3a90 	vmov	s15, r3
 8007704:	edd2 6a00 	vldr	s13, [r2]
 8007708:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800770c:	ed8d 7a01 	vstr	s14, [sp, #4]
 8007710:	eddd 7a01 	vldr	s15, [sp, #4]
 8007714:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007718:	ee17 3a90 	vmov	r3, s15
 800771c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007720:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8007724:	ee00 3a10 	vmov	s0, r3
 8007728:	b002      	add	sp, #8
 800772a:	bd10      	pop	{r4, pc}
 800772c:	4b12      	ldr	r3, [pc, #72]	; (8007778 <rintf+0xb0>)
 800772e:	4123      	asrs	r3, r4
 8007730:	4219      	tst	r1, r3
 8007732:	d0f9      	beq.n	8007728 <rintf+0x60>
 8007734:	085b      	lsrs	r3, r3, #1
 8007736:	4219      	tst	r1, r3
 8007738:	d006      	beq.n	8007748 <rintf+0x80>
 800773a:	ea21 0203 	bic.w	r2, r1, r3
 800773e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007742:	fa43 f404 	asr.w	r4, r3, r4
 8007746:	4322      	orrs	r2, r4
 8007748:	4b0a      	ldr	r3, [pc, #40]	; (8007774 <rintf+0xac>)
 800774a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800774e:	ed90 7a00 	vldr	s14, [r0]
 8007752:	ee07 2a90 	vmov	s15, r2
 8007756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800775a:	edcd 7a01 	vstr	s15, [sp, #4]
 800775e:	ed9d 0a01 	vldr	s0, [sp, #4]
 8007762:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007766:	e7df      	b.n	8007728 <rintf+0x60>
 8007768:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800776c:	d3dc      	bcc.n	8007728 <rintf+0x60>
 800776e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007772:	e7d9      	b.n	8007728 <rintf+0x60>
 8007774:	080078d0 	.word	0x080078d0
 8007778:	007fffff 	.word	0x007fffff

0800777c <scalbnf>:
 800777c:	b508      	push	{r3, lr}
 800777e:	ee10 2a10 	vmov	r2, s0
 8007782:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8007786:	ed2d 8b02 	vpush	{d8}
 800778a:	eef0 0a40 	vmov.f32	s1, s0
 800778e:	d004      	beq.n	800779a <scalbnf+0x1e>
 8007790:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007794:	d306      	bcc.n	80077a4 <scalbnf+0x28>
 8007796:	ee70 0a00 	vadd.f32	s1, s0, s0
 800779a:	ecbd 8b02 	vpop	{d8}
 800779e:	eeb0 0a60 	vmov.f32	s0, s1
 80077a2:	bd08      	pop	{r3, pc}
 80077a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80077a8:	d21c      	bcs.n	80077e4 <scalbnf+0x68>
 80077aa:	4b1f      	ldr	r3, [pc, #124]	; (8007828 <scalbnf+0xac>)
 80077ac:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800782c <scalbnf+0xb0>
 80077b0:	4298      	cmp	r0, r3
 80077b2:	ee60 0a27 	vmul.f32	s1, s0, s15
 80077b6:	db10      	blt.n	80077da <scalbnf+0x5e>
 80077b8:	ee10 2a90 	vmov	r2, s1
 80077bc:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80077c0:	3b19      	subs	r3, #25
 80077c2:	4403      	add	r3, r0
 80077c4:	2bfe      	cmp	r3, #254	; 0xfe
 80077c6:	dd0f      	ble.n	80077e8 <scalbnf+0x6c>
 80077c8:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8007830 <scalbnf+0xb4>
 80077cc:	eeb0 0a48 	vmov.f32	s0, s16
 80077d0:	f000 f834 	bl	800783c <copysignf>
 80077d4:	ee60 0a08 	vmul.f32	s1, s0, s16
 80077d8:	e7df      	b.n	800779a <scalbnf+0x1e>
 80077da:	eddf 7a16 	vldr	s15, [pc, #88]	; 8007834 <scalbnf+0xb8>
 80077de:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80077e2:	e7da      	b.n	800779a <scalbnf+0x1e>
 80077e4:	0ddb      	lsrs	r3, r3, #23
 80077e6:	e7ec      	b.n	80077c2 <scalbnf+0x46>
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	dd06      	ble.n	80077fa <scalbnf+0x7e>
 80077ec:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80077f0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80077f4:	ee00 3a90 	vmov	s1, r3
 80077f8:	e7cf      	b.n	800779a <scalbnf+0x1e>
 80077fa:	f113 0f16 	cmn.w	r3, #22
 80077fe:	da06      	bge.n	800780e <scalbnf+0x92>
 8007800:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007804:	4298      	cmp	r0, r3
 8007806:	dcdf      	bgt.n	80077c8 <scalbnf+0x4c>
 8007808:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8007834 <scalbnf+0xb8>
 800780c:	e7de      	b.n	80077cc <scalbnf+0x50>
 800780e:	3319      	adds	r3, #25
 8007810:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007814:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007818:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007838 <scalbnf+0xbc>
 800781c:	ee07 3a10 	vmov	s14, r3
 8007820:	ee67 0a27 	vmul.f32	s1, s14, s15
 8007824:	e7b9      	b.n	800779a <scalbnf+0x1e>
 8007826:	bf00      	nop
 8007828:	ffff3cb0 	.word	0xffff3cb0
 800782c:	4c000000 	.word	0x4c000000
 8007830:	7149f2ca 	.word	0x7149f2ca
 8007834:	0da24260 	.word	0x0da24260
 8007838:	33000000 	.word	0x33000000

0800783c <copysignf>:
 800783c:	ee10 3a10 	vmov	r3, s0
 8007840:	ee10 2a90 	vmov	r2, s1
 8007844:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007848:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800784c:	4313      	orrs	r3, r2
 800784e:	ee00 3a10 	vmov	s0, r3
 8007852:	4770      	bx	lr

08007854 <_init>:
 8007854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007856:	bf00      	nop
 8007858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800785a:	bc08      	pop	{r3}
 800785c:	469e      	mov	lr, r3
 800785e:	4770      	bx	lr

08007860 <_fini>:
 8007860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007862:	bf00      	nop
 8007864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007866:	bc08      	pop	{r3}
 8007868:	469e      	mov	lr, r3
 800786a:	4770      	bx	lr
