

================================================================
== Vitis HLS Report for 'delete_patch_patches_parameters'
================================================================
* Date:           Sat Aug  3 00:46:51 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.124 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                               Loop Name                                              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_450_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0                 |        ?|        ?|         4|          1|          1|     ?|       yes|
        |- delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1  |       24|       24|         2|          1|          1|    24|       yes|
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      628|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      268|    -|
|Register             |        -|     -|      201|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      201|      928|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln450_1_fu_299_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln450_2_fu_315_p2     |         +|   0|  0|  19|           8|           1|
    |add_ln450_4_fu_407_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln450_5_fu_351_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln450_fu_273_p2       |         +|   0|  0|  19|           8|           2|
    |add_ln453_1_fu_386_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln453_fu_491_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln459_1_fu_598_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln459_fu_559_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln465_fu_592_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln470_1_fu_532_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln470_2_fu_620_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln470_3_fu_644_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln470_4_fu_661_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln470_5_fu_672_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln470_fu_526_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln477_1_fu_682_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln477_fu_694_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln483_1_fu_774_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln483_fu_740_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln489_fu_768_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln494_1_fu_808_p2     |         +|   0|  0|  19|           6|           6|
    |add_ln494_2_fu_825_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln494_fu_799_p2       |         +|   0|  0|  19|           6|           5|
    |i_13_fu_362_p2            |         +|   0|  0|  15|           8|           1|
    |i_fu_309_p2               |         +|   0|  0|  19|           8|           2|
    |bound19_fu_345_p2         |         -|   0|  0|  20|          13|          13|
    |sub_ln449_fu_305_p2       |         -|   0|  0|  19|           8|           8|
    |sub_ln450_1_fu_320_p2     |         -|   0|  0|  19|           8|           8|
    |sub_ln450_fu_279_p2       |         -|   0|  0|  19|           8|           8|
    |sub_ln470_1_fu_452_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln470_fu_428_p2       |         -|   0|  0|  12|           5|           5|
    |and_ln450_1_fu_485_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln450_fu_473_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln453_fu_553_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln477_fu_734_p2       |       and|   0|  0|   2|           1|           1|
    |empty_fu_285_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln450_fu_357_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln453_fu_368_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln459_fu_479_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln465_fu_467_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln477_fu_688_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln483_fu_700_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln489_fu_728_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln453_1_fu_548_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln453_fu_497_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln459_1_fu_571_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln459_fu_565_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln483_fu_746_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln450_1_fu_374_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln450_fu_400_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln453_1_fu_510_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln453_2_fu_392_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln453_fu_502_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln459_1_fu_584_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln459_2_fu_604_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln459_fu_576_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln477_1_fu_714_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln477_fu_706_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln483_1_fu_760_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln483_2_fu_780_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln483_fu_752_p3    |    select|   0|  0|   2|           1|           1|
    |umax16_fu_291_p3          |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln450_fu_462_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln453_fu_542_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln477_fu_722_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 628|         284|         235|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |a_2_reg_229                              |   9|          2|    2|          4|
    |a_reg_170                                |   9|          2|    2|          4|
    |ap_NS_fsm                                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  14|          3|    1|          3|
    |ap_phi_mux_a_2_phi_fu_233_p4             |   9|          2|    2|          4|
    |ap_phi_mux_a_phi_fu_174_p4               |   9|          2|    2|          4|
    |ap_phi_mux_b_4_phi_fu_255_p4             |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_198_p4               |   9|          2|    3|          6|
    |ap_phi_mux_c_phi_fu_210_p4               |   9|          2|    2|          4|
    |ap_phi_mux_i_11_phi_fu_153_p4            |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_186_p4  |   9|          2|    5|         10|
    |b_4_reg_251                              |   9|          2|    3|          6|
    |b_reg_194                                |   9|          2|    3|          6|
    |c_4_reg_262                              |   9|          2|    2|          4|
    |c_reg_206                                |   9|          2|    2|          4|
    |i_11_reg_150                             |   9|          2|    8|         16|
    |indvar_flatten13_reg_159                 |   9|          2|    6|         12|
    |indvar_flatten38_reg_139                 |   9|          2|   13|         26|
    |indvar_flatten46_reg_240                 |   9|          2|    5|         10|
    |indvar_flatten60_reg_218                 |   9|          2|    5|         10|
    |indvar_flatten_reg_182                   |   9|          2|    5|         10|
    |patches_parameters_address0              |  14|          3|    7|         21|
    |patches_parameters_d0                    |  14|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 268|         58|  124|        293|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_2_reg_229               |   2|   0|    2|          0|
    |a_reg_170                 |   2|   0|    2|          0|
    |add_ln450_1_reg_847       |   8|   0|    8|          0|
    |add_ln465_reg_924         |   2|   0|    2|          0|
    |add_ln470_5_reg_939       |   7|   0|    7|          0|
    |add_ln470_reg_902         |   6|   0|    6|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |b_4_reg_251               |   3|   0|    3|          0|
    |b_reg_194                 |   3|   0|    3|          0|
    |bound19_reg_857           |  10|   0|   13|          3|
    |c_4_reg_262               |   2|   0|    2|          0|
    |c_reg_206                 |   2|   0|    2|          0|
    |i_11_reg_150              |   8|   0|    8|          0|
    |icmp_ln450_reg_867        |   1|   0|    1|          0|
    |icmp_ln453_reg_871        |   1|   0|    1|          0|
    |icmp_ln477_reg_949        |   1|   0|    1|          0|
    |indvar_flatten13_reg_159  |   6|   0|    6|          0|
    |indvar_flatten38_reg_139  |  13|   0|   13|          0|
    |indvar_flatten46_reg_240  |   5|   0|    5|          0|
    |indvar_flatten60_reg_218  |   5|   0|    5|          0|
    |indvar_flatten_reg_182    |   5|   0|    5|          0|
    |select_ln450_1_reg_880    |   8|   0|    8|          0|
    |select_ln453_1_reg_897    |   2|   0|    2|          0|
    |select_ln459_1_reg_917    |   3|   0|    3|          0|
    |select_ln459_2_reg_929    |   5|   0|    5|          0|
    |select_ln459_reg_912      |   2|   0|    2|          0|
    |select_ln477_1_reg_953    |   2|   0|    2|          0|
    |select_ln483_1_reg_964    |   3|   0|    3|          0|
    |select_ln483_reg_959      |   2|   0|    2|          0|
    |trunc_ln450_reg_887       |   2|   0|    2|          0|
    |trunc_ln459_reg_907       |   4|   0|    4|          0|
    |icmp_ln450_reg_867        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 201|  32|  141|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|index                        |   in|    8|     ap_none|                            index|        scalar|
|n_patches                    |   in|    8|     ap_none|                        n_patches|        scalar|
|patches_parameters_address0  |  out|    7|   ap_memory|               patches_parameters|         array|
|patches_parameters_ce0       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_we0       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_d0        |  out|   32|   ap_memory|               patches_parameters|         array|
|patches_parameters_address1  |  out|    7|   ap_memory|               patches_parameters|         array|
|patches_parameters_ce1       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_q1        |   in|   32|   ap_memory|               patches_parameters|         array|
+-----------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches"   --->   Operation 11 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 12 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln450 = add i8 %n_patches_read, i8 255" [patchMaker.cpp:450]   --->   Operation 13 'add' 'add_ln450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 14 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%sub_ln450 = sub i8 %add_ln450, i8 %index_read" [patchMaker.cpp:450]   --->   Operation 14 'sub' 'sub_ln450' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 15 [1/1] (0.58ns)   --->   "%empty = icmp_ugt  i8 %sub_ln450, i8 2" [patchMaker.cpp:450]   --->   Operation 15 'icmp' 'empty' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln450_1)   --->   "%umax16 = select i1 %empty, i8 %sub_ln450, i8 2" [patchMaker.cpp:450]   --->   Operation 16 'select' 'umax16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln450_1 = add i8 %umax16, i8 %index_read" [patchMaker.cpp:450]   --->   Operation 17 'add' 'add_ln450_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln449 = sub i8 %n_patches_read, i8 %index_read" [patchMaker.cpp:449]   --->   Operation 18 'sub' 'sub_ln449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 19 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%i = add i8 %sub_ln449, i8 255" [patchMaker.cpp:450]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln450_2 = add i8 %add_ln450_1, i8 1" [patchMaker.cpp:450]   --->   Operation 20 'add' 'add_ln450_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 21 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%sub_ln450_1 = sub i8 %add_ln450_2, i8 %n_patches_read" [patchMaker.cpp:450]   --->   Operation 21 'sub' 'sub_ln450_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sub_ln450_1, i5 0" [patchMaker.cpp:450]   --->   Operation 22 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %sub_ln450_1, i3 0" [patchMaker.cpp:450]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl2 = zext i11 %tmp" [patchMaker.cpp:450]   --->   Operation 24 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%bound19 = sub i13 %p_shl, i13 %p_shl2" [patchMaker.cpp:450]   --->   Operation 25 'sub' 'bound19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln450 = br void" [patchMaker.cpp:450]   --->   Operation 26 'br' 'br_ln450' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i13 0, void %.lr.ph, i13 %add_ln450_5, void %.split12" [patchMaker.cpp:450]   --->   Operation 27 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_11 = phi i8 %i, void %.lr.ph, i8 %select_ln450_1, void %.split12"   --->   Operation 28 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i6 0, void %.lr.ph, i6 %select_ln453_2, void %.split12" [patchMaker.cpp:453]   --->   Operation 29 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%a = phi i2 0, void %.lr.ph, i2 %select_ln453_1, void %.split12" [patchMaker.cpp:453]   --->   Operation 30 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 0, void %.lr.ph, i5 %select_ln459_2, void %.split12" [patchMaker.cpp:459]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%b = phi i3 0, void %.lr.ph, i3 %select_ln459_1, void %.split12" [patchMaker.cpp:459]   --->   Operation 32 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c = phi i2 0, void %.lr.ph, i2 %add_ln465, void %.split12" [patchMaker.cpp:465]   --->   Operation 33 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.75ns)   --->   "%add_ln450_5 = add i13 %indvar_flatten38, i13 1" [patchMaker.cpp:450]   --->   Operation 34 'add' 'add_ln450_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.64ns)   --->   "%icmp_ln450 = icmp_eq  i13 %indvar_flatten38, i13 %bound19" [patchMaker.cpp:450]   --->   Operation 36 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:450]   --->   Operation 37 'br' 'br_ln450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.70ns)   --->   "%i_13 = add i8 %i_11, i8 1" [patchMaker.cpp:450]   --->   Operation 38 'add' 'i_13' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln453 = icmp_eq  i6 %indvar_flatten13, i6 24" [patchMaker.cpp:453]   --->   Operation 39 'icmp' 'icmp_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln450_1 = select i1 %icmp_ln453, i8 %i_13, i8 %i_11" [patchMaker.cpp:450]   --->   Operation 40 'select' 'select_ln450_1' <Predicate = (!icmp_ln450)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln450 = trunc i8 %select_ln450_1" [patchMaker.cpp:450]   --->   Operation 41 'trunc' 'trunc_ln450' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln453_1 = add i6 %indvar_flatten13, i6 1" [patchMaker.cpp:453]   --->   Operation 42 'add' 'add_ln453_1' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln453_2 = select i1 %icmp_ln453, i6 1, i6 %add_ln453_1" [patchMaker.cpp:453]   --->   Operation 43 'select' 'select_ln453_2' <Predicate = (!icmp_ln450)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln450 = select i1 %icmp_ln453, i2 0, i2 %a" [patchMaker.cpp:450]   --->   Operation 44 'select' 'select_ln450' <Predicate = (!icmp_ln450)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.43ns)   --->   "%add_ln450_4 = add i2 %trunc_ln450, i2 1" [patchMaker.cpp:450]   --->   Operation 45 'add' 'add_ln450_4' <Predicate = (!icmp_ln450)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i2 %add_ln450_4" [patchMaker.cpp:470]   --->   Operation 46 'zext' 'zext_ln470' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln450_4, i2 0" [patchMaker.cpp:470]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln470_1 = zext i4 %tmp_s" [patchMaker.cpp:470]   --->   Operation 48 'zext' 'zext_ln470_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.70ns)   --->   "%sub_ln470 = sub i5 %zext_ln470_1, i5 %zext_ln470" [patchMaker.cpp:470]   --->   Operation 49 'sub' 'sub_ln470' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln450 = sext i5 %sub_ln470" [patchMaker.cpp:450]   --->   Operation 50 'sext' 'sext_ln450' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln470_2 = zext i8 %select_ln450_1" [patchMaker.cpp:470]   --->   Operation 51 'zext' 'zext_ln470_2' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln450_1, i2 0" [patchMaker.cpp:470]   --->   Operation 52 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln470_3 = zext i10 %tmp_4" [patchMaker.cpp:470]   --->   Operation 53 'zext' 'zext_ln470_3' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.72ns)   --->   "%sub_ln470_1 = sub i11 %zext_ln470_3, i11 %zext_ln470_2" [patchMaker.cpp:470]   --->   Operation 54 'sub' 'sub_ln470_1' <Predicate = (!icmp_ln450)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln453 = sext i11 %sub_ln470_1" [patchMaker.cpp:453]   --->   Operation 55 'sext' 'sext_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.12ns)   --->   "%xor_ln450 = xor i1 %icmp_ln453, i1 1" [patchMaker.cpp:450]   --->   Operation 56 'xor' 'xor_ln450' <Predicate = (!icmp_ln450)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.34ns)   --->   "%icmp_ln465 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:465]   --->   Operation 57 'icmp' 'icmp_ln465' <Predicate = (!icmp_ln450)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln453)   --->   "%and_ln450 = and i1 %icmp_ln465, i1 %xor_ln450" [patchMaker.cpp:450]   --->   Operation 58 'and' 'and_ln450' <Predicate = (!icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.63ns)   --->   "%icmp_ln459 = icmp_eq  i5 %indvar_flatten, i5 8" [patchMaker.cpp:459]   --->   Operation 59 'icmp' 'icmp_ln459' <Predicate = (!icmp_ln450)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln450_1 = and i1 %icmp_ln459, i1 %xor_ln450" [patchMaker.cpp:450]   --->   Operation 60 'and' 'and_ln450_1' <Predicate = (!icmp_ln450)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.43ns)   --->   "%add_ln453 = add i2 %select_ln450, i2 1" [patchMaker.cpp:453]   --->   Operation 61 'add' 'add_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.12ns)   --->   "%or_ln453 = or i1 %and_ln450_1, i1 %icmp_ln453" [patchMaker.cpp:453]   --->   Operation 62 'or' 'or_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.27ns)   --->   "%select_ln453 = select i1 %or_ln453, i3 0, i3 %b" [patchMaker.cpp:453]   --->   Operation 63 'select' 'select_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln453_1 = select i1 %and_ln450_1, i2 %add_ln453, i2 %select_ln450" [patchMaker.cpp:453]   --->   Operation 64 'select' 'select_ln453_1' <Predicate = (!icmp_ln450)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln470_4 = zext i2 %select_ln453_1" [patchMaker.cpp:470]   --->   Operation 65 'zext' 'zext_ln470_4' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln470_5 = zext i2 %select_ln453_1" [patchMaker.cpp:470]   --->   Operation 66 'zext' 'zext_ln470_5' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln470 = add i6 %sext_ln450, i6 %zext_ln470_5" [patchMaker.cpp:470]   --->   Operation 67 'add' 'add_ln470' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.73ns)   --->   "%add_ln470_1 = add i12 %sext_ln453, i12 %zext_ln470_4" [patchMaker.cpp:470]   --->   Operation 68 'add' 'add_ln470_1' <Predicate = (!icmp_ln450)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln459 = trunc i12 %add_ln470_1" [patchMaker.cpp:459]   --->   Operation 69 'trunc' 'trunc_ln459' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln453)   --->   "%xor_ln453 = xor i1 %icmp_ln459, i1 1" [patchMaker.cpp:453]   --->   Operation 70 'xor' 'xor_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln453)   --->   "%or_ln453_1 = or i1 %icmp_ln453, i1 %xor_ln453" [patchMaker.cpp:453]   --->   Operation 71 'or' 'or_ln453_1' <Predicate = (!icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln453 = and i1 %and_ln450, i1 %or_ln453_1" [patchMaker.cpp:453]   --->   Operation 72 'and' 'and_ln453' <Predicate = (!icmp_ln450)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln459 = add i3 %select_ln453, i3 1" [patchMaker.cpp:459]   --->   Operation 73 'add' 'add_ln459' <Predicate = (!icmp_ln450)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln459)   --->   "%or_ln459 = or i1 %and_ln453, i1 %and_ln450_1" [patchMaker.cpp:459]   --->   Operation 74 'or' 'or_ln459' <Predicate = (!icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln459)   --->   "%or_ln459_1 = or i1 %or_ln459, i1 %icmp_ln453" [patchMaker.cpp:459]   --->   Operation 75 'or' 'or_ln459_1' <Predicate = (!icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln459 = select i1 %or_ln459_1, i2 0, i2 %c" [patchMaker.cpp:459]   --->   Operation 76 'select' 'select_ln459' <Predicate = (!icmp_ln450)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.27ns)   --->   "%select_ln459_1 = select i1 %and_ln453, i3 %add_ln459, i3 %select_ln453" [patchMaker.cpp:459]   --->   Operation 77 'select' 'select_ln459_1' <Predicate = (!icmp_ln450)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.43ns)   --->   "%add_ln465 = add i2 %select_ln459, i2 1" [patchMaker.cpp:465]   --->   Operation 78 'add' 'add_ln465' <Predicate = (!icmp_ln450)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln459_1 = add i5 %indvar_flatten, i5 1" [patchMaker.cpp:459]   --->   Operation 79 'add' 'add_ln459_1' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.27ns)   --->   "%select_ln459_2 = select i1 %or_ln453, i5 1, i5 %add_ln459_1" [patchMaker.cpp:459]   --->   Operation 80 'select' 'select_ln459_2' <Predicate = (!icmp_ln450)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln470_2)   --->   "%shl_ln470 = shl i6 %add_ln470, i6 2" [patchMaker.cpp:470]   --->   Operation 81 'shl' 'shl_ln470' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln470_2)   --->   "%zext_ln470_6 = zext i3 %select_ln459_1" [patchMaker.cpp:470]   --->   Operation 82 'zext' 'zext_ln470_6' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln470_2 = add i6 %shl_ln470, i6 %zext_ln470_6" [patchMaker.cpp:470]   --->   Operation 83 'add' 'add_ln470_2' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_44_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln470_2, i1 0" [patchMaker.cpp:470]   --->   Operation 84 'bitconcatenate' 'tmp_44_cast' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln459, i2 0" [patchMaker.cpp:470]   --->   Operation 85 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln470_7 = zext i3 %select_ln459_1" [patchMaker.cpp:470]   --->   Operation 86 'zext' 'zext_ln470_7' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln470_3 = add i6 %tmp_22, i6 %zext_ln470_7" [patchMaker.cpp:470]   --->   Operation 87 'add' 'add_ln470_3' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_46_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln470_3, i1 0" [patchMaker.cpp:470]   --->   Operation 88 'bitconcatenate' 'tmp_46_cast' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln470_8 = zext i2 %select_ln459" [patchMaker.cpp:470]   --->   Operation 89 'zext' 'zext_ln470_8' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln470_4 = add i7 %tmp_44_cast, i7 %zext_ln470_8" [patchMaker.cpp:470]   --->   Operation 90 'add' 'add_ln470_4' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln470_9 = zext i7 %add_ln470_4" [patchMaker.cpp:470]   --->   Operation 91 'zext' 'zext_ln470_9' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln470_9" [patchMaker.cpp:470]   --->   Operation 92 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln470_5 = add i7 %tmp_46_cast, i7 %zext_ln470_8" [patchMaker.cpp:470]   --->   Operation 93 'add' 'add_ln470_5' <Predicate = (!icmp_ln450)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/2] (0.60ns)   --->   "%patches_parameters_load = load i7 %patches_parameters_addr" [patchMaker.cpp:470]   --->   Operation 94 'load' 'patches_parameters_load' <Predicate = (!icmp_ln450)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_450_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 96 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 98 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln470_10 = zext i7 %add_ln470_5" [patchMaker.cpp:470]   --->   Operation 101 'zext' 'zext_ln470_10' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln470_10" [patchMaker.cpp:470]   --->   Operation 102 'getelementptr' 'patches_parameters_addr_16' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [patchMaker.cpp:465]   --->   Operation 103 'specloopname' 'specloopname_ln465' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_6 : Operation 104 [1/2] (0.60ns)   --->   "%patches_parameters_load = load i7 %patches_parameters_addr" [patchMaker.cpp:470]   --->   Operation 104 'load' 'patches_parameters_load' <Predicate = (!icmp_ln450)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 105 [1/1] (0.60ns)   --->   "%store_ln470 = store i32 %patches_parameters_load, i7 %patches_parameters_addr_16" [patchMaker.cpp:470]   --->   Operation 105 'store' 'store_ln470' <Predicate = (!icmp_ln450)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln450)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.38>
ST_7 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln477 = br void %._crit_edge.loopexit.preheader" [patchMaker.cpp:477]   --->   Operation 107 'br' 'br_ln477' <Predicate = true> <Delay = 0.38>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i5 %add_ln477_1, void %._crit_edge.loopexit, i5 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:477]   --->   Operation 108 'phi' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%a_2 = phi i2 %select_ln477_1, void %._crit_edge.loopexit, i2 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:477]   --->   Operation 109 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten46 = phi i5 %select_ln483_2, void %._crit_edge.loopexit, i5 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:483]   --->   Operation 110 'phi' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln483_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:483]   --->   Operation 111 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%c_4 = phi i2 %add_ln489, void %._crit_edge.loopexit, i2 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:489]   --->   Operation 112 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln477_1 = add i5 %indvar_flatten60, i5 1" [patchMaker.cpp:477]   --->   Operation 113 'add' 'add_ln477_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.63ns)   --->   "%icmp_ln477 = icmp_eq  i5 %indvar_flatten60, i5 24" [patchMaker.cpp:477]   --->   Operation 115 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln477 = br i1 %icmp_ln477, void %._crit_edge.loopexit, void" [patchMaker.cpp:477]   --->   Operation 116 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.43ns)   --->   "%add_ln477 = add i2 %a_2, i2 1" [patchMaker.cpp:477]   --->   Operation 117 'add' 'add_ln477' <Predicate = (!icmp_ln477)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.63ns)   --->   "%icmp_ln483 = icmp_eq  i5 %indvar_flatten46, i5 8" [patchMaker.cpp:483]   --->   Operation 118 'icmp' 'icmp_ln483' <Predicate = (!icmp_ln477)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.27ns)   --->   "%select_ln477 = select i1 %icmp_ln483, i3 0, i3 %b_4" [patchMaker.cpp:477]   --->   Operation 119 'select' 'select_ln477' <Predicate = (!icmp_ln477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.27ns)   --->   "%select_ln477_1 = select i1 %icmp_ln483, i2 %add_ln477, i2 %a_2" [patchMaker.cpp:477]   --->   Operation 120 'select' 'select_ln477_1' <Predicate = (!icmp_ln477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln477)   --->   "%xor_ln477 = xor i1 %icmp_ln483, i1 1" [patchMaker.cpp:477]   --->   Operation 121 'xor' 'xor_ln477' <Predicate = (!icmp_ln477)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.34ns)   --->   "%icmp_ln489 = icmp_eq  i2 %c_4, i2 2" [patchMaker.cpp:489]   --->   Operation 122 'icmp' 'icmp_ln489' <Predicate = (!icmp_ln477)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln477 = and i1 %icmp_ln489, i1 %xor_ln477" [patchMaker.cpp:477]   --->   Operation 123 'and' 'and_ln477' <Predicate = (!icmp_ln477)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.57ns)   --->   "%add_ln483 = add i3 %select_ln477, i3 1" [patchMaker.cpp:483]   --->   Operation 124 'add' 'add_ln483' <Predicate = (!icmp_ln477)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln483)   --->   "%or_ln483 = or i1 %and_ln477, i1 %icmp_ln483" [patchMaker.cpp:483]   --->   Operation 125 'or' 'or_ln483' <Predicate = (!icmp_ln477)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln483 = select i1 %or_ln483, i2 0, i2 %c_4" [patchMaker.cpp:483]   --->   Operation 126 'select' 'select_ln483' <Predicate = (!icmp_ln477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.27ns)   --->   "%select_ln483_1 = select i1 %and_ln477, i3 %add_ln483, i3 %select_ln477" [patchMaker.cpp:483]   --->   Operation 127 'select' 'select_ln483_1' <Predicate = (!icmp_ln477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.43ns)   --->   "%add_ln489 = add i2 %select_ln483, i2 1" [patchMaker.cpp:489]   --->   Operation 128 'add' 'add_ln489' <Predicate = (!icmp_ln477)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln483_1 = add i5 %indvar_flatten46, i5 1" [patchMaker.cpp:483]   --->   Operation 129 'add' 'add_ln483_1' <Predicate = (!icmp_ln477)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.27ns)   --->   "%select_ln483_2 = select i1 %icmp_ln483, i5 1, i5 %add_ln483_1" [patchMaker.cpp:483]   --->   Operation 130 'select' 'select_ln483_2' <Predicate = (!icmp_ln477)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.91>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 132 'speclooptripcount' 'empty_90' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln477_1, i2 0" [patchMaker.cpp:494]   --->   Operation 133 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i4 %tmp_5" [patchMaker.cpp:494]   --->   Operation 134 'zext' 'zext_ln494' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln494 = add i6 %zext_ln494, i6 24" [patchMaker.cpp:494]   --->   Operation 135 'add' 'add_ln494' <Predicate = (!icmp_ln477)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln494_1 = zext i3 %select_ln483_1" [patchMaker.cpp:494]   --->   Operation 138 'zext' 'zext_ln494_1' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln494_1 = add i6 %add_ln494, i6 %zext_ln494_1" [patchMaker.cpp:494]   --->   Operation 139 'add' 'add_ln494_1' <Predicate = (!icmp_ln477)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_49_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln494_1, i1 0" [patchMaker.cpp:494]   --->   Operation 140 'bitconcatenate' 'tmp_49_cast' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln494_2 = zext i2 %select_ln483" [patchMaker.cpp:494]   --->   Operation 142 'zext' 'zext_ln494_2' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln494_2 = add i7 %tmp_49_cast, i7 %zext_ln494_2" [patchMaker.cpp:494]   --->   Operation 143 'add' 'add_ln494_2' <Predicate = (!icmp_ln477)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln494_3 = zext i7 %add_ln494_2" [patchMaker.cpp:494]   --->   Operation 144 'zext' 'zext_ln494_3' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln494_3" [patchMaker.cpp:494]   --->   Operation 145 'getelementptr' 'patches_parameters_addr_17' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln489 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [patchMaker.cpp:489]   --->   Operation 146 'specloopname' 'specloopname_ln489' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.60ns)   --->   "%store_ln494 = store i32 0, i7 %patches_parameters_addr_17" [patchMaker.cpp:494]   --->   Operation 147 'store' 'store_ln494' <Predicate = (!icmp_ln477)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!icmp_ln477)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln498 = ret" [patchMaker.cpp:498]   --->   Operation 149 'ret' 'ret_ln498' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_patches_read             (read             ) [ 00100000000]
index_read                 (read             ) [ 00100000000]
add_ln450                  (add              ) [ 00000000000]
sub_ln450                  (sub              ) [ 00000000000]
empty                      (icmp             ) [ 00000000000]
umax16                     (select           ) [ 00000000000]
add_ln450_1                (add              ) [ 00100000000]
sub_ln449                  (sub              ) [ 00000000000]
i                          (add              ) [ 00111110000]
add_ln450_2                (add              ) [ 00000000000]
sub_ln450_1                (sub              ) [ 00000000000]
p_shl                      (bitconcatenate   ) [ 00000000000]
tmp                        (bitconcatenate   ) [ 00000000000]
p_shl2                     (zext             ) [ 00000000000]
bound19                    (sub              ) [ 00011110000]
br_ln450                   (br               ) [ 00111110000]
indvar_flatten38           (phi              ) [ 00010000000]
i_11                       (phi              ) [ 00010000000]
indvar_flatten13           (phi              ) [ 00010000000]
a                          (phi              ) [ 00011000000]
indvar_flatten             (phi              ) [ 00011000000]
b                          (phi              ) [ 00011000000]
c                          (phi              ) [ 00011000000]
add_ln450_5                (add              ) [ 00111110000]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
icmp_ln450                 (icmp             ) [ 00011110000]
br_ln450                   (br               ) [ 00000000000]
i_13                       (add              ) [ 00000000000]
icmp_ln453                 (icmp             ) [ 00011000000]
select_ln450_1             (select           ) [ 00111110000]
trunc_ln450                (trunc            ) [ 00011000000]
add_ln453_1                (add              ) [ 00000000000]
select_ln453_2             (select           ) [ 00111110000]
select_ln450               (select           ) [ 00000000000]
add_ln450_4                (add              ) [ 00000000000]
zext_ln470                 (zext             ) [ 00000000000]
tmp_s                      (bitconcatenate   ) [ 00000000000]
zext_ln470_1               (zext             ) [ 00000000000]
sub_ln470                  (sub              ) [ 00000000000]
sext_ln450                 (sext             ) [ 00000000000]
zext_ln470_2               (zext             ) [ 00000000000]
tmp_4                      (bitconcatenate   ) [ 00000000000]
zext_ln470_3               (zext             ) [ 00000000000]
sub_ln470_1                (sub              ) [ 00000000000]
sext_ln453                 (sext             ) [ 00000000000]
xor_ln450                  (xor              ) [ 00000000000]
icmp_ln465                 (icmp             ) [ 00000000000]
and_ln450                  (and              ) [ 00000000000]
icmp_ln459                 (icmp             ) [ 00000000000]
and_ln450_1                (and              ) [ 00000000000]
add_ln453                  (add              ) [ 00000000000]
or_ln453                   (or               ) [ 00000000000]
select_ln453               (select           ) [ 00000000000]
select_ln453_1             (select           ) [ 00110110000]
zext_ln470_4               (zext             ) [ 00000000000]
zext_ln470_5               (zext             ) [ 00000000000]
add_ln470                  (add              ) [ 00010100000]
add_ln470_1                (add              ) [ 00000000000]
trunc_ln459                (trunc            ) [ 00010100000]
xor_ln453                  (xor              ) [ 00000000000]
or_ln453_1                 (or               ) [ 00000000000]
and_ln453                  (and              ) [ 00000000000]
add_ln459                  (add              ) [ 00000000000]
or_ln459                   (or               ) [ 00000000000]
or_ln459_1                 (or               ) [ 00000000000]
select_ln459               (select           ) [ 00010100000]
select_ln459_1             (select           ) [ 00110110000]
add_ln465                  (add              ) [ 00110110000]
add_ln459_1                (add              ) [ 00000000000]
select_ln459_2             (select           ) [ 00110110000]
shl_ln470                  (shl              ) [ 00000000000]
zext_ln470_6               (zext             ) [ 00000000000]
add_ln470_2                (add              ) [ 00000000000]
tmp_44_cast                (bitconcatenate   ) [ 00000000000]
tmp_22                     (bitconcatenate   ) [ 00000000000]
zext_ln470_7               (zext             ) [ 00000000000]
add_ln470_3                (add              ) [ 00000000000]
tmp_46_cast                (bitconcatenate   ) [ 00000000000]
zext_ln470_8               (zext             ) [ 00000000000]
add_ln470_4                (add              ) [ 00000000000]
zext_ln470_9               (zext             ) [ 00000000000]
patches_parameters_addr    (getelementptr    ) [ 00010010000]
add_ln470_5                (add              ) [ 00010010000]
specloopname_ln0           (specloopname     ) [ 00000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
specloopname_ln0           (specloopname     ) [ 00000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
specloopname_ln0           (specloopname     ) [ 00000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
zext_ln470_10              (zext             ) [ 00000000000]
patches_parameters_addr_16 (getelementptr    ) [ 00000000000]
specloopname_ln465         (specloopname     ) [ 00000000000]
patches_parameters_load    (load             ) [ 00000000000]
store_ln470                (store            ) [ 00000000000]
br_ln0                     (br               ) [ 00111110000]
br_ln477                   (br               ) [ 00000001110]
indvar_flatten60           (phi              ) [ 00000000100]
a_2                        (phi              ) [ 00000000100]
indvar_flatten46           (phi              ) [ 00000000100]
b_4                        (phi              ) [ 00000000100]
c_4                        (phi              ) [ 00000000100]
add_ln477_1                (add              ) [ 00000001110]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
icmp_ln477                 (icmp             ) [ 00000000110]
br_ln477                   (br               ) [ 00000000000]
add_ln477                  (add              ) [ 00000000000]
icmp_ln483                 (icmp             ) [ 00000000000]
select_ln477               (select           ) [ 00000000000]
select_ln477_1             (select           ) [ 00000001110]
xor_ln477                  (xor              ) [ 00000000000]
icmp_ln489                 (icmp             ) [ 00000000000]
and_ln477                  (and              ) [ 00000000000]
add_ln483                  (add              ) [ 00000000000]
or_ln483                   (or               ) [ 00000000000]
select_ln483               (select           ) [ 00000000110]
select_ln483_1             (select           ) [ 00000001110]
add_ln489                  (add              ) [ 00000001110]
add_ln483_1                (add              ) [ 00000000000]
select_ln483_2             (select           ) [ 00000001110]
specloopname_ln0           (specloopname     ) [ 00000000000]
empty_90                   (speclooptripcount) [ 00000000000]
tmp_5                      (bitconcatenate   ) [ 00000000000]
zext_ln494                 (zext             ) [ 00000000000]
add_ln494                  (add              ) [ 00000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
specloopname_ln0           (specloopname     ) [ 00000000000]
zext_ln494_1               (zext             ) [ 00000000000]
add_ln494_1                (add              ) [ 00000000000]
tmp_49_cast                (bitconcatenate   ) [ 00000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000]
zext_ln494_2               (zext             ) [ 00000000000]
add_ln494_2                (add              ) [ 00000000000]
zext_ln494_3               (zext             ) [ 00000000000]
patches_parameters_addr_17 (getelementptr    ) [ 00000000000]
specloopname_ln489         (specloopname     ) [ 00000000000]
store_ln494                (store            ) [ 00000000000]
br_ln0                     (br               ) [ 00000001110]
ret_ln498                  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_patches">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_parameters">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_450_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="n_patches_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="index_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="patches_parameters_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_parameters_load/5 store_ln470/6 store_ln494/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="patches_parameters_addr_16_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_16/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="patches_parameters_addr_17_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_17/9 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar_flatten38_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="1"/>
<pin id="141" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten38 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten38_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="13" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten38/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_11_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_11 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_11_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="indvar_flatten13_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="1"/>
<pin id="161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten13_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="a_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="a_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="2" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="indvar_flatten_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="b_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="1"/>
<pin id="196" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="b_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="3" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="c_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="c_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="2" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_flatten60_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten60 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten60_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten60/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="a_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="a_2_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_2/8 "/>
</bind>
</comp>

<comp id="240" class="1005" name="indvar_flatten46_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="1"/>
<pin id="242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten46 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten46_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten46/8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="b_4_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_4 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="b_4_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_4/8 "/>
</bind>
</comp>

<comp id="262" class="1005" name="c_4_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_4 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="c_4_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_4/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln450_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln450_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln450/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="umax16_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax16/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln450_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sub_ln449_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="0" index="1" bw="8" slack="1"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln449/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln450_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln450_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="1"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln450_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_shl_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_shl2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bound19_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound19/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln450_5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450_5/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln450_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="13" slack="1"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln450/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln453_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln450_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln450_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln450_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln450/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln453_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln453_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln453_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_2/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln450_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="0" index="2" bw="2" slack="1"/>
<pin id="404" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln450/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln450_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450_4/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln470_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln470_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_1/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln470_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln470/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln450_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln450/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln470_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_2/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="1"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln470_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_3/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln470_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln470_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln453_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln453/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln450_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln465_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln465/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln450_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln450/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln459_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="1"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln450_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln450_1/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln453_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln453/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln453_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="1"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln453_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="1"/>
<pin id="506" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln453_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="0" index="2" bw="2" slack="0"/>
<pin id="514" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln470_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_4/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln470_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_5/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln470_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln470/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln470_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln470_1/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln459_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln459/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln453_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln453/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln453_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453_1/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln453_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln459_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln459_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln459_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="1"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln459_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln459_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="0" index="2" bw="2" slack="1"/>
<pin id="580" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln459/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln459_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="0" index="2" bw="3" slack="0"/>
<pin id="588" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln459_1/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln465_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln465/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln459_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459_1/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln459_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="0" index="2" bw="5" slack="0"/>
<pin id="608" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln459_2/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln470_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="1"/>
<pin id="614" dir="0" index="1" bw="3" slack="0"/>
<pin id="615" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln470/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln470_6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="1"/>
<pin id="619" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_6/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln470_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="0" index="1" bw="3" slack="0"/>
<pin id="623" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln470_2/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_44_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44_cast/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_22_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="4" slack="1"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln470_7_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="1"/>
<pin id="643" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_7/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln470_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="3" slack="0"/>
<pin id="647" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln470_3/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_46_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="0" index="1" bw="6" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46_cast/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln470_8_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="1"/>
<pin id="660" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_8/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln470_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="0" index="1" bw="2" slack="0"/>
<pin id="664" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln470_4/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln470_9_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_9/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln470_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln470_5/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln470_10_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="1"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln470_10/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln477_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln477_1/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln477_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="0" index="1" bw="5" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln477/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln477_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln477/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln483_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="0" index="1" bw="5" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln483/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln477_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="3" slack="0"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln477/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln477_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="2" slack="0"/>
<pin id="717" dir="0" index="2" bw="2" slack="0"/>
<pin id="718" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln477_1/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln477_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln477/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln489_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="0"/>
<pin id="730" dir="0" index="1" bw="2" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="and_ln477_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln477/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln483_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln483/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln483_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln483/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln483_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="2" slack="0"/>
<pin id="755" dir="0" index="2" bw="2" slack="0"/>
<pin id="756" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln483/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln483_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="3" slack="0"/>
<pin id="763" dir="0" index="2" bw="3" slack="0"/>
<pin id="764" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln483_1/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln489_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln489/8 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln483_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln483_1/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln483_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="5" slack="0"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln483_2/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_5_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="2" slack="1"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln494_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="0"/>
<pin id="797" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln494/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln494_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="0" index="1" bw="6" slack="0"/>
<pin id="802" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln494/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln494_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="1"/>
<pin id="807" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln494_1/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln494_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="0"/>
<pin id="810" dir="0" index="1" bw="3" slack="0"/>
<pin id="811" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln494_1/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_49_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="0"/>
<pin id="816" dir="0" index="1" bw="6" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_cast/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln494_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln494_2/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln494_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="0"/>
<pin id="827" dir="0" index="1" bw="2" slack="0"/>
<pin id="828" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln494_2/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln494_3_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln494_3/9 "/>
</bind>
</comp>

<comp id="836" class="1005" name="n_patches_read_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="index_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="1"/>
<pin id="844" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln450_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln450_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="i_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="1"/>
<pin id="854" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="857" class="1005" name="bound19_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="13" slack="1"/>
<pin id="859" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="bound19 "/>
</bind>
</comp>

<comp id="862" class="1005" name="add_ln450_5_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln450_5 "/>
</bind>
</comp>

<comp id="867" class="1005" name="icmp_ln450_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln450 "/>
</bind>
</comp>

<comp id="871" class="1005" name="icmp_ln453_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453 "/>
</bind>
</comp>

<comp id="880" class="1005" name="select_ln450_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln450_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="trunc_ln450_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="1"/>
<pin id="889" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln450 "/>
</bind>
</comp>

<comp id="892" class="1005" name="select_ln453_2_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln453_2 "/>
</bind>
</comp>

<comp id="897" class="1005" name="select_ln453_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln453_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="add_ln470_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="1"/>
<pin id="904" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln470 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln459_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln459 "/>
</bind>
</comp>

<comp id="912" class="1005" name="select_ln459_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="1"/>
<pin id="914" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln459 "/>
</bind>
</comp>

<comp id="917" class="1005" name="select_ln459_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="1"/>
<pin id="919" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln459_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="add_ln465_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2" slack="1"/>
<pin id="926" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln465 "/>
</bind>
</comp>

<comp id="929" class="1005" name="select_ln459_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="1"/>
<pin id="931" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln459_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="patches_parameters_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="1"/>
<pin id="936" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="add_ln470_5_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="7" slack="1"/>
<pin id="941" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln470_5 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln477_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="0"/>
<pin id="946" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln477_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="icmp_ln477_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln477 "/>
</bind>
</comp>

<comp id="953" class="1005" name="select_ln477_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="0"/>
<pin id="955" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln477_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="select_ln483_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="1"/>
<pin id="961" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln483 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln483_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="0"/>
<pin id="966" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln483_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="add_ln489_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="2" slack="0"/>
<pin id="972" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln489 "/>
</bind>
</comp>

<comp id="975" class="1005" name="select_ln483_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln483_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="111" pin="7"/><net_sink comp="111" pin=1"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="92" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="8" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="98" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="279" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="98" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="320" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="325" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="143" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="143" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="153" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="163" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="362" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="153" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="163" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="368" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="170" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="407" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="412" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="438" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="206" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="462" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="182" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="462" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="400" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="20" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="194" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="485" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="491" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="400" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="510" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="434" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="458" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="518" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="479" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="50" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="473" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="502" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="56" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="553" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="485" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="26" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="206" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="553" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="559" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="502" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="576" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="182" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="58" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="497" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="58" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="598" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="60" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="612" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="62" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="64" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="26" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="648"><net_src comp="634" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="62" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="64" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="665"><net_src comp="626" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="676"><net_src comp="650" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="658" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="686"><net_src comp="222" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="58" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="222" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="80" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="233" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="44" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="244" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="54" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="20" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="255" pin="4"/><net_sink comp="706" pin=2"/></net>

<net id="719"><net_src comp="700" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="694" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="233" pin="4"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="700" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="50" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="266" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="52" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="722" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="706" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="56" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="734" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="700" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="26" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="266" pin="4"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="734" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="740" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="706" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="752" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="44" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="244" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="58" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="700" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="58" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="774" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="46" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="26" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="40" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="812"><net_src comp="799" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="62" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="64" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="829"><net_src comp="814" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="839"><net_src comp="92" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="845"><net_src comp="98" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="850"><net_src comp="299" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="855"><net_src comp="309" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="860"><net_src comp="345" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="865"><net_src comp="351" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="870"><net_src comp="357" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="368" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="879"><net_src comp="871" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="883"><net_src comp="374" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="890"><net_src comp="382" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="895"><net_src comp="392" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="900"><net_src comp="510" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="905"><net_src comp="526" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="910"><net_src comp="538" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="915"><net_src comp="576" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="920"><net_src comp="584" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="927"><net_src comp="592" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="932"><net_src comp="604" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="937"><net_src comp="104" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="942"><net_src comp="672" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="947"><net_src comp="682" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="952"><net_src comp="688" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="714" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="962"><net_src comp="752" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="967"><net_src comp="760" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="973"><net_src comp="768" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="978"><net_src comp="780" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_parameters | {6 9 }
 - Input state : 
	Port: delete_patch_patches_parameters : index | {1 }
	Port: delete_patch_patches_parameters : n_patches | {1 }
	Port: delete_patch_patches_parameters : patches_parameters | {5 6 }
  - Chain level:
	State 1
		sub_ln450 : 1
		empty : 2
		umax16 : 3
		add_ln450_1 : 4
	State 2
		i : 1
		sub_ln450_1 : 1
		p_shl : 2
		tmp : 2
		p_shl2 : 3
		bound19 : 4
	State 3
		add_ln450_5 : 1
		icmp_ln450 : 1
		br_ln450 : 2
		i_13 : 1
		icmp_ln453 : 1
		select_ln450_1 : 2
		trunc_ln450 : 3
		add_ln453_1 : 1
		select_ln453_2 : 2
	State 4
		zext_ln470 : 1
		tmp_s : 1
		zext_ln470_1 : 2
		sub_ln470 : 3
		sext_ln450 : 4
		zext_ln470_3 : 1
		sub_ln470_1 : 2
		sext_ln453 : 3
		and_ln450 : 1
		and_ln450_1 : 1
		add_ln453 : 1
		or_ln453 : 1
		select_ln453 : 1
		select_ln453_1 : 1
		zext_ln470_4 : 2
		zext_ln470_5 : 2
		add_ln470 : 5
		add_ln470_1 : 3
		trunc_ln459 : 4
		xor_ln453 : 1
		or_ln453_1 : 1
		and_ln453 : 1
		add_ln459 : 2
		or_ln459 : 1
		or_ln459_1 : 1
		select_ln459 : 1
		select_ln459_1 : 3
		add_ln465 : 2
		select_ln459_2 : 1
	State 5
		add_ln470_2 : 1
		tmp_44_cast : 2
		add_ln470_3 : 1
		tmp_46_cast : 2
		add_ln470_4 : 3
		zext_ln470_9 : 4
		patches_parameters_addr : 5
		add_ln470_5 : 3
		patches_parameters_load : 6
	State 6
		patches_parameters_addr_16 : 1
		store_ln470 : 2
	State 7
	State 8
		add_ln477_1 : 1
		icmp_ln477 : 1
		br_ln477 : 2
		add_ln477 : 1
		icmp_ln483 : 1
		select_ln477 : 2
		select_ln477_1 : 2
		xor_ln477 : 2
		icmp_ln489 : 1
		and_ln477 : 2
		add_ln483 : 3
		or_ln483 : 2
		select_ln483 : 2
		select_ln483_1 : 2
		add_ln489 : 3
		add_ln483_1 : 1
		select_ln483_2 : 2
	State 9
		zext_ln494 : 1
		add_ln494 : 2
		add_ln494_1 : 3
		tmp_49_cast : 4
		add_ln494_2 : 5
		zext_ln494_3 : 6
		patches_parameters_addr_17 : 7
		store_ln494 : 8
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln450_fu_273     |    0    |    19   |
|          |     add_ln450_1_fu_299    |    0    |    15   |
|          |          i_fu_309         |    0    |    19   |
|          |     add_ln450_2_fu_315    |    0    |    19   |
|          |     add_ln450_5_fu_351    |    0    |    20   |
|          |        i_13_fu_362        |    0    |    15   |
|          |     add_ln453_1_fu_386    |    0    |    13   |
|          |     add_ln450_4_fu_407    |    0    |    9    |
|          |      add_ln453_fu_491     |    0    |    9    |
|          |      add_ln470_fu_526     |    0    |    12   |
|          |     add_ln470_1_fu_532    |    0    |    18   |
|          |      add_ln459_fu_559     |    0    |    10   |
|    add   |      add_ln465_fu_592     |    0    |    9    |
|          |     add_ln459_1_fu_598    |    0    |    12   |
|          |     add_ln470_2_fu_620    |    0    |    13   |
|          |     add_ln470_3_fu_644    |    0    |    13   |
|          |     add_ln470_4_fu_661    |    0    |    14   |
|          |     add_ln470_5_fu_672    |    0    |    14   |
|          |     add_ln477_1_fu_682    |    0    |    12   |
|          |      add_ln477_fu_694     |    0    |    9    |
|          |      add_ln483_fu_740     |    0    |    10   |
|          |      add_ln489_fu_768     |    0    |    9    |
|          |     add_ln483_1_fu_774    |    0    |    12   |
|          |      add_ln494_fu_799     |    0    |    19   |
|          |     add_ln494_1_fu_808    |    0    |    19   |
|          |     add_ln494_2_fu_825    |    0    |    14   |
|----------|---------------------------|---------|---------|
|          |      sub_ln450_fu_279     |    0    |    19   |
|          |      sub_ln449_fu_305     |    0    |    19   |
|    sub   |     sub_ln450_1_fu_320    |    0    |    19   |
|          |       bound19_fu_345      |    0    |    20   |
|          |      sub_ln470_fu_428     |    0    |    12   |
|          |     sub_ln470_1_fu_452    |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |        empty_fu_285       |    0    |    11   |
|          |     icmp_ln450_fu_357     |    0    |    12   |
|          |     icmp_ln453_fu_368     |    0    |    10   |
|   icmp   |     icmp_ln465_fu_467     |    0    |    8    |
|          |     icmp_ln459_fu_479     |    0    |    9    |
|          |     icmp_ln477_fu_688     |    0    |    9    |
|          |     icmp_ln483_fu_700     |    0    |    9    |
|          |     icmp_ln489_fu_728     |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |       umax16_fu_291       |    0    |    8    |
|          |   select_ln450_1_fu_374   |    0    |    8    |
|          |   select_ln453_2_fu_392   |    0    |    6    |
|          |    select_ln450_fu_400    |    0    |    2    |
|          |    select_ln453_fu_502    |    0    |    3    |
|          |   select_ln453_1_fu_510   |    0    |    2    |
|  select  |    select_ln459_fu_576    |    0    |    2    |
|          |   select_ln459_1_fu_584   |    0    |    3    |
|          |   select_ln459_2_fu_604   |    0    |    5    |
|          |    select_ln477_fu_706    |    0    |    3    |
|          |   select_ln477_1_fu_714   |    0    |    2    |
|          |    select_ln483_fu_752    |    0    |    2    |
|          |   select_ln483_1_fu_760   |    0    |    3    |
|          |   select_ln483_2_fu_780   |    0    |    5    |
|----------|---------------------------|---------|---------|
|          |      or_ln453_fu_497      |    0    |    2    |
|          |     or_ln453_1_fu_548     |    0    |    2    |
|    or    |      or_ln459_fu_565      |    0    |    2    |
|          |     or_ln459_1_fu_571     |    0    |    2    |
|          |      or_ln483_fu_746      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      and_ln450_fu_473     |    0    |    2    |
|    and   |     and_ln450_1_fu_485    |    0    |    2    |
|          |      and_ln453_fu_553     |    0    |    2    |
|          |      and_ln477_fu_734     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      xor_ln450_fu_462     |    0    |    2    |
|    xor   |      xor_ln453_fu_542     |    0    |    2    |
|          |      xor_ln477_fu_722     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | n_patches_read_read_fu_92 |    0    |    0    |
|          |   index_read_read_fu_98   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        p_shl_fu_325       |    0    |    0    |
|          |         tmp_fu_333        |    0    |    0    |
|          |        tmp_s_fu_416       |    0    |    0    |
|          |        tmp_4_fu_441       |    0    |    0    |
|bitconcatenate|     tmp_44_cast_fu_626    |    0    |    0    |
|          |       tmp_22_fu_634       |    0    |    0    |
|          |     tmp_46_cast_fu_650    |    0    |    0    |
|          |        tmp_5_fu_788       |    0    |    0    |
|          |     tmp_49_cast_fu_814    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       p_shl2_fu_341       |    0    |    0    |
|          |     zext_ln470_fu_412     |    0    |    0    |
|          |    zext_ln470_1_fu_424    |    0    |    0    |
|          |    zext_ln470_2_fu_438    |    0    |    0    |
|          |    zext_ln470_3_fu_448    |    0    |    0    |
|          |    zext_ln470_4_fu_518    |    0    |    0    |
|          |    zext_ln470_5_fu_522    |    0    |    0    |
|   zext   |    zext_ln470_6_fu_617    |    0    |    0    |
|          |    zext_ln470_7_fu_641    |    0    |    0    |
|          |    zext_ln470_8_fu_658    |    0    |    0    |
|          |    zext_ln470_9_fu_667    |    0    |    0    |
|          |    zext_ln470_10_fu_678   |    0    |    0    |
|          |     zext_ln494_fu_795     |    0    |    0    |
|          |    zext_ln494_1_fu_805    |    0    |    0    |
|          |    zext_ln494_2_fu_822    |    0    |    0    |
|          |    zext_ln494_3_fu_831    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln450_fu_382    |    0    |    0    |
|          |     trunc_ln459_fu_538    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln450_fu_434     |    0    |    0    |
|          |     sext_ln453_fu_458     |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln470_fu_612     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   617   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          a_2_reg_229          |    2   |
|           a_reg_170           |    2   |
|      add_ln450_1_reg_847      |    8   |
|      add_ln450_5_reg_862      |   13   |
|       add_ln465_reg_924       |    2   |
|      add_ln470_5_reg_939      |    7   |
|       add_ln470_reg_902       |    6   |
|      add_ln477_1_reg_944      |    5   |
|       add_ln489_reg_970       |    2   |
|          b_4_reg_251          |    3   |
|           b_reg_194           |    3   |
|        bound19_reg_857        |   13   |
|          c_4_reg_262          |    2   |
|           c_reg_206           |    2   |
|          i_11_reg_150         |    8   |
|           i_reg_852           |    8   |
|       icmp_ln450_reg_867      |    1   |
|       icmp_ln453_reg_871      |    1   |
|       icmp_ln477_reg_949      |    1   |
|       index_read_reg_842      |    8   |
|    indvar_flatten13_reg_159   |    6   |
|    indvar_flatten38_reg_139   |   13   |
|    indvar_flatten46_reg_240   |    5   |
|    indvar_flatten60_reg_218   |    5   |
|     indvar_flatten_reg_182    |    5   |
|     n_patches_read_reg_836    |    8   |
|patches_parameters_addr_reg_934|    7   |
|     select_ln450_1_reg_880    |    8   |
|     select_ln453_1_reg_897    |    2   |
|     select_ln453_2_reg_892    |    6   |
|     select_ln459_1_reg_917    |    3   |
|     select_ln459_2_reg_929    |    5   |
|      select_ln459_reg_912     |    2   |
|     select_ln477_1_reg_953    |    2   |
|     select_ln483_1_reg_964    |    3   |
|     select_ln483_2_reg_975    |    5   |
|      select_ln483_reg_959     |    2   |
|      trunc_ln450_reg_887      |    2   |
|      trunc_ln459_reg_907      |    4   |
+-------------------------------+--------+
|             Total             |   190  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_111   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_111   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_111   |  p2  |   2  |   0  |    0   ||    9    |
|        a_reg_170       |  p0  |   2  |   2  |    4   ||    9    |
| indvar_flatten_reg_182 |  p0  |   2  |   5  |   10   ||    9    |
|        b_reg_194       |  p0  |   2  |   3  |    6   ||    9    |
|        c_reg_206       |  p0  |   2  |   2  |    4   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   102  ||  2.709  ||    63   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   617  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   63   |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   190  |   680  |
+-----------+--------+--------+--------+
