
---------- Begin Simulation Statistics ----------
host_inst_rate                                 317303                       # Simulator instruction rate (inst/s)
host_mem_usage                                 388552                       # Number of bytes of host memory used
host_seconds                                    63.03                       # Real time elapsed on the host
host_tick_rate                              951987095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.060005                       # Number of seconds simulated
sim_ticks                                 60005195500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7242081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 66747.804992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 67843.579808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6150513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    72859768000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1091568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            497753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  40286467500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.081995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593814                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 66484.992005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64315.610856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                841741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   26801297007                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.323826                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              403118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           154714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  15976254999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 47587.209620                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.587455                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91785                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4367792035                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8486940                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 66676.924121                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 66803.039711                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6992254                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     99661065007                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176116                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1494686                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             652467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  56262722499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997622                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.564802                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8486940                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 66676.924121                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 66803.039711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6992254                       # number of overall hits
system.cpu.dcache.overall_miss_latency    99661065007                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176116                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1494686                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            652467                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  56262722499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592802                       # number of replacements
system.cpu.dcache.sampled_refs                 593826                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.564802                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7474758                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368305000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13101026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66341.715976                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64469.745223                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13100350                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 49916.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20794.206349                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       299500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13101026                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66341.715976                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64469.745223                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13100350                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44847000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.709784                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.409442                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13101026                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66341.715976                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64469.745223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13100350                       # number of overall hits
system.cpu.icache.overall_miss_latency       44847000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40487000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.409442                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13100350                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           557850080000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 44723.274615                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      5149080053                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                115132                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69035.804509                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  53884.607063                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          23637                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39406189500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.960237                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       570808                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6949                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       30383159000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.948542                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  563856                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63281.743040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47602.017794                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         15718741999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    11824008006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.595776                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594456                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        69035.823965                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   53884.622615                       # average overall mshr miss latency
system.l2.demand_hits                           23637                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39406960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.960238                       # miss rate for demand accesses
system.l2.demand_misses                        570819                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6949                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        30383760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.948543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   563867                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.482207                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.193611                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7900.476390                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3172.121849                       # Average occupied blocks per context
system.l2.overall_accesses                     594456                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       69035.823965                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  52331.211906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          23637                       # number of overall hits
system.l2.overall_miss_latency            39406960000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.960238                       # miss rate for overall accesses
system.l2.overall_misses                       570819                       # number of overall misses
system.l2.overall_mshr_hits                      6949                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       35532840553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.142219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  678999                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.924417                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        106430                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           75                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       131693                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           115132                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        16486                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         579583                       # number of replacements
system.l2.sampled_refs                         595967                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11072.598239                       # Cycle average of tags in use
system.l2.total_refs                           355063                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   559075210000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 96503199                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         113679                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       161003                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14890                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       203752                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         216671                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       740632                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19560228                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.513276                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.744539                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17549394     89.72%     89.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       248160      1.27%     90.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       259304      1.33%     92.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       252049      1.29%     93.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       204436      1.05%     94.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       128704      0.66%     95.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112282      0.57%     95.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65267      0.33%     96.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       740632      3.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19560228                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14887                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8976736                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.350718                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.350718                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9252221                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12913                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30830071                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6063595                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4178459                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1490154                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        65952                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6705565                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6673922                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31643                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6058950                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6027330                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31620                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        646615                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            646592                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            216671                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3080895                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7365051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       367430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31138301                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        822192                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009217                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3080895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       113683                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.324629                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21050382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.479227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.025414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       16766234     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          68512      0.33%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         127476      0.61%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         114288      0.54%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         136492      0.65%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         102239      0.49%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         168194      0.80%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         129930      0.62%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3437017     16.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21050382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2456809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159242                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               44001                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.587530                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6820000                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           646615                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6366750                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11347561                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.841296                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5356322                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.482727                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11381182                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19444                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5764936                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7519405                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2345958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       930094                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19090014                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6173385                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1764381                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13811187                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        63241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3034                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1490154                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141829                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2419042                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1999                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1232                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3921433                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       375090                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1232                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8633                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.425402                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.425402                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       858809      5.51%      5.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8179      0.05%      5.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4416850     28.36%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3101930     19.92%     53.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6503805     41.76%     95.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       685997      4.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15575570                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       132994                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008539                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           13      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2231      1.68%      1.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        59533     44.76%     46.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     46.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     46.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        69083     51.94%     98.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2134      1.60%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21050382                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.739919                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.362201                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14183614     67.38%     67.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2685575     12.76%     80.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1892709      8.99%     89.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1198029      5.69%     94.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       509592      2.42%     97.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       254104      1.21%     98.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       157636      0.75%     99.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        97198      0.46%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        71925      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21050382                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.662587                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19046013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15575570                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9045404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1730466                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8721728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3080906                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3080895                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       357835                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        75214                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7519405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       930094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23507191                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8048827                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       142317                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6672167                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1110164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        28683                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42471380                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27083246                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25467705                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3621020                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1490154                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1218213                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16274231                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3223686                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 54688                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
