
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038321                       # Number of seconds simulated
sim_ticks                                 38320523580                       # Number of ticks simulated
final_tick                               567884903517                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263185                       # Simulator instruction rate (inst/s)
host_op_rate                                   338736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2328828                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927104                       # Number of bytes of host memory used
host_seconds                                 16454.85                       # Real time elapsed on the host
sim_insts                                  4330667917                       # Number of instructions simulated
sim_ops                                    5573844038                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3945088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2864256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4175104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2336128                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13327232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3074432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3074432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30821                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22377                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        32618                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18251                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                104119                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24019                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24019                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102949742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     74744699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    108952165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60962841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               347783140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50104                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             173693                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80229384                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80229384                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80229384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102949742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     74744699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    108952165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60962841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              428012524                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91895741                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31002346                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25428806                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017434                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13147263                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093203                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157693                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87240                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170347099                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31002346                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15250896                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36603171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10818945                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9282300                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675960                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86699278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.414443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50096107     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656833      4.22%     62.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194331      3.68%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442619      3.97%     69.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3005810      3.47%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574739      1.82%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027787      1.19%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714997      3.13%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17986055     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86699278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337364                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.853700                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33706880                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8864936                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34820597                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544667                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762189                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079708                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202017762                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51051                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762189                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35380816                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4725142                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1432782                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33657348                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740993                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195160028                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12926                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1712703                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          102                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271090934                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910051330                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910051330                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102831670                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34393                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18352                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7281363                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19237636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10035158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240921                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3506914                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183999823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147792425                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       285280                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61091766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186781519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2313                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86699278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.704656                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.900590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32402667     37.37%     37.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17809677     20.54%     57.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12157089     14.02%     71.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7651228      8.83%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7471181      8.62%     89.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4448759      5.13%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373665      3.89%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       735719      0.85%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       649293      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86699278                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082640     70.19%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203182     13.17%     83.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       256614     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121597441     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018070      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15749742     10.66%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8411150      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147792425                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.608262                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1542478                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010437                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384111882                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245126981                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143657696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149334903                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262370                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7025507                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          468                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1057                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2293485                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762189                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3916724                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166923                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184034180                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298752                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19237636                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10035158                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18335                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6731                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1057                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362343                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145221930                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798194                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22977590                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586832                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8179396                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580290                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143801716                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143657696                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93728943                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261797008                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.563268                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358021                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61616441                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043119                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77937089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.570779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32617457     41.85%     41.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449983     26.24%     68.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378535     10.75%     78.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291426      5.51%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693191      4.74%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814966      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2013400      2.58%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1012453      1.30%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3665678      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77937089                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3665678                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258309772                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376847334                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5196463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.918957                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.918957                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.088190                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.088190                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655681236                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197080453                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189457372                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91895741                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31467082                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27518202                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1989484                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15800972                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15148875                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2257989                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62514                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37112315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175093919                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31467082                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17406864                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36048812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9772045                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5000174                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18291687                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       786275                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85932551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.345039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.164520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49883739     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1783192      2.08%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3273202      3.81%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3061453      3.56%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5062991      5.89%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5258448      6.12%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1242603      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          933935      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15432988     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85932551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342422                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905354                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38291874                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4846364                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34890449                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138355                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7765508                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3417989                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5724                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195863991                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7765508                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39903566                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2085727                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       503971                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33406512                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2267266                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190732278                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           60                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        760743                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       939571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253161334                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    868114319                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    868114319                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164933409                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88227892                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22492                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10983                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6014685                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29398468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6369903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106770                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2332600                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180549306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21945                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152463396                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201457                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53975312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148352620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85932551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774222                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.837708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30096755     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15903396     18.51%     53.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14023704     16.32%     69.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8476291      9.86%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8863687     10.31%     90.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5238179      6.10%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2296807      2.67%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       612622      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       421110      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85932551                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597678     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        193423     21.45%     87.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110588     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119562787     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1199496      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10964      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26289400     17.24%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5400749      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152463396                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.659091                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901689                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391962489                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234547041                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147519331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153365085                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       373001                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8375516                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1016                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          480                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1555369                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7765508                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1371627                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71538                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180571255                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29398468                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6369903                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10983                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          270                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          480                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1061044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230981                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149633968                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25273396                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2829428                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30544934                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22625286                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5271538                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.628301                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147682837                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147519331                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90615372                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221007589                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.605290                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410010                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110848326                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125890262                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54681843                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1994761                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78167043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     36309287     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16417160     21.00%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9190359     11.76%     79.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3108797      3.98%     83.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2987253      3.82%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1253177      1.60%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3344183      4.28%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       968618      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4588209      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78167043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110848326                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125890262                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25837483                       # Number of memory references committed
system.switch_cpus1.commit.loads             21022949                       # Number of loads committed
system.switch_cpus1.commit.membars              10962                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19717493                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109885073                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1698830                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4588209                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254150939                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368916040                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5963190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110848326                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125890262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110848326                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.829022                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.829022                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.206240                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.206240                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692290202                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193310694                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      201980743                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21924                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91895741                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30410356                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24714952                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2073225                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12817230                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11869909                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3210432                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87939                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30525913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168703465                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30410356                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15080341                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37098812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11148247                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8152430                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14948913                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       890206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84805466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.457371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.289553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47706654     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3260474      3.84%     60.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2629731      3.10%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6406986      7.55%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1731206      2.04%     72.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2230636      2.63%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1616061      1.91%     77.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          906507      1.07%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18317211     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84805466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.330922                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.835814                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31934562                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7963239                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35674834                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       245460                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8987362                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5194042                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201689985                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79028                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8987362                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34271825                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1665347                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2818669                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33524384                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3537871                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194604279                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41642                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1466861                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1091013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6961                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272453959                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    908515274                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    908515274                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167002771                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105451188                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40174                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22751                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9663956                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18139840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9248053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146202                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2901838                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184023282                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146217184                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288985                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63563074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194020123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84805466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.724148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.883013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30571606     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17943913     21.16%     57.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11677974     13.77%     70.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8670462     10.22%     81.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7460000      8.80%     90.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3852362      4.54%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3304794      3.90%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       619477      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       704878      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84805466                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854416     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172850     14.40%     85.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173038     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121825245     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2082349      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16176      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14513471      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7779943      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146217184                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.591120                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1200307                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008209                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378729126                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247625761                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142492805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147417491                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552736                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7148928                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          632                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2374333                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8987362                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         692856                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        82196                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184062061                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       397846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18139840                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9248053                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22601                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          632                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1241289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1165156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2406445                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143892298                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13620185                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2324886                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21192758                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20296368                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7572573                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.565821                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142587327                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142492805                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92867262                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262156005                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.550592                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354244                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97836218                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120152319                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63910832                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2078639                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75818104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.584744                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.128930                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30598990     40.36%     40.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20499648     27.04%     67.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8340895     11.00%     78.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4693743      6.19%     84.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3828185      5.05%     89.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1552354      2.05%     91.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1845394      2.43%     94.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       928382      1.22%     95.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3530513      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75818104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97836218                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120152319                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17864632                       # Number of memory references committed
system.switch_cpus2.commit.loads             10990912                       # Number of loads committed
system.switch_cpus2.commit.membars              16176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17263661                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108261509                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2446103                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3530513                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256350742                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          377119421                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                7090275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97836218                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120152319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97836218                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.939281                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.939281                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.064644                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.064644                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       647348895                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196935761                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186120829                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91895741                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31769066                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25856711                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2122536                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13552784                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12525904                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3271923                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93561                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35124284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173491694                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31769066                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15797827                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36461269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10891702                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7244961                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17169055                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       851668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87563227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51101958     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1969501      2.25%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2569748      2.93%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3864672      4.41%     67.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3748350      4.28%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2851106      3.26%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1696342      1.94%     77.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2537414      2.90%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17224136     19.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87563227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345708                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.887919                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36281102                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7125990                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35149226                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274470                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8732438                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5378868                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207574828                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8732438                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38205349                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1139733                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3186581                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33454342                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2844778                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201532087                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1872                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1230374                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       892208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1008                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280809442                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    938569298                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    938569298                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174611356                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106198035                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42603                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23990                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8032773                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18680631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9897643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191001                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3117108                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187305145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150901366                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281782                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60896757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185125530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6393                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87563227                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.723342                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895120                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31544584     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18871549     21.55%     57.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12151155     13.88%     71.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8324240      9.51%     80.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7786473      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4146703      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3058709      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       915386      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       764428      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87563227                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         742138     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152628     14.21%     83.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       179008     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125559117     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2132268      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17045      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14899267      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8293669      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150901366                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.642093                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1073783                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007116                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390721523                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248243239                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146661672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151975149                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       510659                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7158394                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          896                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2512432                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          705                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8732438                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         700416                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101705                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187345631                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1285993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18680631                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9897643                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23437                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         77113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          896                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1300788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2495708                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148011212                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14025017                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2890153                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22132594                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20732282                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8107577                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.610643                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146700497                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146661672                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94229235                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264611391                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.595957                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102260551                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125682374                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61663537                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2157477                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78830789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.594331                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143134                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31435074     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22158046     28.11%     67.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8171768     10.37%     78.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4677015      5.93%     84.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3898550      4.95%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1903913      2.42%     91.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1918941      2.43%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       817520      1.04%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3849962      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78830789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102260551                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125682374                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18907445                       # Number of memory references committed
system.switch_cpus3.commit.loads             11522234                       # Number of loads committed
system.switch_cpus3.commit.membars              17044                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18025833                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113285521                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2564416                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3849962                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262326738                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383428869                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4332514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102260551                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125682374                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102260551                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.898643                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.898643                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.112789                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.112789                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666065548                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202562790                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191709907                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34088                       # number of misc regfile writes
system.l20.replacements                         30832                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357475                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32880                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.872111                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173436                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.453933                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1693.835135                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.537496                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827068                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171649                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65386                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65386                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10721                       # number of Writeback hits
system.l20.Writeback_hits::total                10721                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65386                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65386                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65386                       # number of overall hits
system.l20.overall_hits::total                  65386                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30821                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30832                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30821                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30832                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30821                       # number of overall misses
system.l20.overall_misses::total                30832                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5245486858                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5246905326                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5245486858                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5246905326                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5245486858                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5246905326                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96207                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96218                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10721                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10721                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96207                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96218                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96207                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96218                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320361                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320439                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320361                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320439                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320361                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320439                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170191.974887                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170177.261482                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170191.974887                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170177.261482                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170191.974887                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170177.261482                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5368                       # number of writebacks
system.l20.writebacks::total                     5368                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30821                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30832                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30821                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30832                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30821                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30832                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4894431905                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4895725743                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4894431905                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4895725743                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4894431905                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4895725743                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320361                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320439                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320361                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320439                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320361                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320439                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158801.852795                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158787.160839                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158801.852795                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158787.160839                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158801.852795                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158787.160839                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22396                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          116634                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24444                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.771478                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.058669                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.065245                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1748.573047                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           270.303038                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013701                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000520                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.853795                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.131984                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32374                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32374                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7756                       # number of Writeback hits
system.l21.Writeback_hits::total                 7756                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32374                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32374                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32374                       # number of overall hits
system.l21.overall_hits::total                  32374                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22377                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22392                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22377                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22392                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22377                       # number of overall misses
system.l21.overall_misses::total                22392                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3431127157                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3433269375                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3431127157                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3433269375                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3431127157                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3433269375                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54751                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54766                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7756                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7756                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54751                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54766                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54751                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54766                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408705                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408867                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408705                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408867                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408705                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408867                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153332.759396                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153325.713424                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153332.759396                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153325.713424                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153332.759396                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153325.713424                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3308                       # number of writebacks
system.l21.writebacks::total                     3308                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22377                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22392                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22377                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22392                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22377                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22392                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3170161341                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3172127609                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3170161341                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3172127609                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3170161341                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3172127609                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408705                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408867                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408705                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408867                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408705                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408867                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141670.525137                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141663.433771                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141670.525137                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141663.433771                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141670.525137                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141663.433771                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         32632                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          148093                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34680                       # Sample count of references to valid blocks.
system.l22.avg_refs                          4.270271                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            5.035008                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     0.802094                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1681.294760                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           360.868138                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000392                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.820945                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.176205                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38496                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38496                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8369                       # number of Writeback hits
system.l22.Writeback_hits::total                 8369                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38496                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38496                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38496                       # number of overall hits
system.l22.overall_hits::total                  38496                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        32618                       # number of ReadReq misses
system.l22.ReadReq_misses::total                32631                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        32618                       # number of demand (read+write) misses
system.l22.demand_misses::total                 32631                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        32618                       # number of overall misses
system.l22.overall_misses::total                32631                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1448977                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5708394828                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5709843805                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1448977                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5708394828                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5709843805                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1448977                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5708394828                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5709843805                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71114                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71127                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8369                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8369                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71114                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71127                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71114                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71127                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.458672                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.458771                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.458672                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.458771                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.458672                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.458771                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 175007.505917                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 174982.188869                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 175007.505917                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 174982.188869                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 175007.505917                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 174982.188869                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4730                       # number of writebacks
system.l22.writebacks::total                     4730                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        32618                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           32631                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        32618                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            32631                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        32618                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           32631                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5336612356                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5337913693                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5336612356                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5337913693                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5336612356                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5337913693                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.458672                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.458771                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.458672                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.458771                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.458672                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.458771                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163609.429027                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 163584.128375                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163609.429027                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 163584.128375                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163609.429027                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 163584.128375                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18270                       # number of replacements
system.l23.tagsinuse                      2047.972265                       # Cycle average of tags in use
system.l23.total_refs                          209009                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20318                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.286888                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.829176                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.079377                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1658.594747                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           370.468966                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008706                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000527                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809861                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.180893                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999986                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35232                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35232                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19888                       # number of Writeback hits
system.l23.Writeback_hits::total                19888                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35232                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35232                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35232                       # number of overall hits
system.l23.overall_hits::total                  35232                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18243                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18256                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18251                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18264                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18251                       # number of overall misses
system.l23.overall_misses::total                18264                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3176514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2753161806                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2756338320                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1036369                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1036369                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3176514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2754198175                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2757374689                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3176514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2754198175                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2757374689                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53475                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53488                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19888                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19888                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            8                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53483                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53496                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53483                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53496                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341150                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341310                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341249                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341409                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341249                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341409                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244347.230769                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150916.066765                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150982.598598                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 129546.125000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 129546.125000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244347.230769                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150906.699633                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150973.208990                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244347.230769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150906.699633                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150973.208990                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10613                       # number of writebacks
system.l23.writebacks::total                    10613                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18243                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18256                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18251                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18264                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18251                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18264                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3027567                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2544804447                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2547832014                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       945729                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       945729                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3027567                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2545750176                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2548777743                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3027567                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2545750176                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2548777743                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341150                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341310                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341249                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341409                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341249                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341409                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 232889.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139494.844433                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139561.350460                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 118216.125000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 118216.125000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 232889.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139485.517287                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139552.000821                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 232889.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139485.517287                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139552.000821                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996515                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683610                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843345.934664                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996515                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675949                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675949                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675949                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675949                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675949                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675960                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675960                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675960                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675960                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96207                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191890832                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96463                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.268756                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494651                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505349                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11626193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11626193                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17390                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17390                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19335598                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19335598                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19335598                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19335598                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364970                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       365090                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        365090                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       365090                       # number of overall misses
system.cpu0.dcache.overall_misses::total       365090                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23983391636                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23983391636                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12409944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12409944                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23995801580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23995801580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23995801580                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23995801580                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700688                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700688                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700688                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700688                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030437                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018532                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65713.323385                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65713.323385                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 103416.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103416.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65725.715796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65725.715796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65725.715796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65725.715796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10721                       # number of writebacks
system.cpu0.dcache.writebacks::total            10721                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       268763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       268763                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       268883                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       268883                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       268883                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       268883                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96207                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96207                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96207                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5759156091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5759156091                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5759156091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5759156091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5759156091                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5759156091                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59862.131560                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59862.131560                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59862.131560                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59862.131560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59862.131560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59862.131560                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993972                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929757661                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715420.038745                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993972                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18291671                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18291671                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18291671                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18291671                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18291671                       # number of overall hits
system.cpu1.icache.overall_hits::total       18291671                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18291687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18291687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18291687                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18291687                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18291687                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18291687                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54751                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232719110                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55007                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4230.718090                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.678668                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.321332                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830776                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169224                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22935373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22935373                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4792590                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4792590                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10981                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10981                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10962                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10962                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27727963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27727963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27727963                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27727963                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       192276                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       192276                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       192276                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        192276                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       192276                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192276                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20813051048                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20813051048                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20813051048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20813051048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20813051048                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20813051048                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23127649                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23127649                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4792590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4792590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27920239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27920239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27920239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27920239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008314                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006887                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006887                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006887                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006887                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108245.704342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108245.704342                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108245.704342                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108245.704342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108245.704342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108245.704342                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7756                       # number of writebacks
system.cpu1.dcache.writebacks::total             7756                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137525                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137525                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137525                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54751                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54751                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54751                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3684497996                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3684497996                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3684497996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3684497996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3684497996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3684497996                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67295.537908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67295.537908                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67295.537908                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67295.537908                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67295.537908                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67295.537908                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996660                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020029652                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056511.395161                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996660                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14948897                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14948897                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14948897                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14948897                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14948897                       # number of overall hits
system.cpu2.icache.overall_hits::total       14948897                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1718387                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1718387                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14948913                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14948913                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14948913                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14948913                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14948913                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14948913                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71114                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180950122                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71370                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2535.380720                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.697648                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.302352                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901163                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098837                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10336758                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10336758                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6841368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6841368                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22260                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22260                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17178126                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17178126                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17178126                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17178126                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       157623                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       157623                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       157623                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        157623                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       157623                       # number of overall misses
system.cpu2.dcache.overall_misses::total       157623                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15181495875                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15181495875                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15181495875                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15181495875                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15181495875                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15181495875                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10494381                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10494381                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6841368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6841368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17335749                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17335749                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17335749                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17335749                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015020                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015020                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009092                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009092                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009092                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009092                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96315.232390                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96315.232390                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96315.232390                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96315.232390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96315.232390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96315.232390                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8369                       # number of writebacks
system.cpu2.dcache.writebacks::total             8369                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        86509                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        86509                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        86509                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        86509                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        86509                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        86509                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71114                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71114                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71114                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6010317767                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6010317767                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6010317767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6010317767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6010317767                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6010317767                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84516.660109                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84516.660109                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84516.660109                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84516.660109                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84516.660109                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84516.660109                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997124                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020392459                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057242.860887                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997124                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17169038                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17169038                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17169038                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17169038                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17169038                       # number of overall hits
system.cpu3.icache.overall_hits::total       17169038                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4279513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4279513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4279513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4279513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4279513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4279513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17169055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17169055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17169055                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17169055                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17169055                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17169055                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 251736.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 251736.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 251736.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 251736.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 251736.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 251736.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3189990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3189990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3189990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3189990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3189990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3189990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245383.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245383.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53483                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174522421                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53739                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3247.593387                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.239558                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.760442                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911092                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088908                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10672224                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10672224                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7346001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7346001                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17991                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17991                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17044                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17044                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18018225                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18018225                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18018225                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18018225                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135117                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135117                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4084                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4084                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       139201                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139201                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       139201                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139201                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11119106394                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11119106394                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    602330720                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    602330720                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11721437114                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11721437114                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11721437114                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11721437114                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10807341                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10807341                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7350085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7350085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17044                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17044                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18157426                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18157426                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18157426                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18157426                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012502                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012502                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000556                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000556                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007666                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007666                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007666                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007666                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82292.430960                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82292.430960                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 147485.484819                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 147485.484819                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84205.121472                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84205.121472                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84205.121472                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84205.121472                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3232390                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 107746.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19888                       # number of writebacks
system.cpu3.dcache.writebacks::total            19888                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81642                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81642                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4076                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4076                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85718                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85718                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85718                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85718                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53475                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53475                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53483                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53483                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53483                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3057643393                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3057643393                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1044369                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1044369                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3058687762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3058687762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3058687762                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3058687762                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57178.932080                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57178.932080                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 130546.125000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130546.125000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57189.906363                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57189.906363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57189.906363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57189.906363                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
