// Seed: 1783945130
module module_0 (
    input wire id_0,
    output wand id_1,
    output wor id_2,
    input supply0 id_3,
    output supply1 id_4
);
  assign id_2 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    input wand id_0,
    input supply1 _id_1,
    input supply0 id_2,
    output wor id_3
);
  logic [1  ^ "" ==  id_1 : 1] id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  );
  wire [1 : -1] id_9;
  supply1 id_10 = -1;
  assign id_7 = id_5;
endmodule
