# 5-stage SimpleRisc Processor
## Disclaimer:
This assignemnt was completed by
  1) Abhinava Sikdar 2017MT10724 www.github.com/abhisikdar
  2) Yashank Singh 2017MT10756 www.github.com/alyashgo

We take full responsibility for this repository.

# About:
In this assignmnet, we implemented a single cycle SimpleRisc processor with a 5-stage pipeline in LogiSim. This processor runs all SimpleRisc instructions and can execute any valid Sim- pleRisc program to give correct outputs (provided the instructions are given in hexadecimal).

