read -sv run_verilog_mid/adder_32b_10_72_d07549a240f44bf86a4ed87ad89013d1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_d07549a240f44bf86a4ed87ad89013d1_yosys.v
