
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={32,rS,rT,offset}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= IMMEXT.Out=>B_EX.In                                    Premise(F10)
	S13= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F11)
	S14= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack            Premise(F12)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F16)
	S19= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F17)
	S20= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F18)
	S21= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F32)
	S35= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F33)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S38= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F36)
	S39= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F44)
	S47= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F45)
	S48= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F46)
	S49= ALUOut_MEM.Out=>DCache.IEA                             Premise(F47)
	S50= DMem.MEM8WordOut=>DCache.WData                         Premise(F48)
	S51= DCache.Out=>DCacheReg.In                               Premise(F49)
	S52= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F50)
	S53= DCache.RLineEA=>DMMU.IEAR                              Premise(F51)
	S54= CP0.ASID=>DMMU.PID                                     Premise(F52)
	S55= DMMU.PID=pid                                           Path(S3,S54)
	S56= CP0.ASID=>DMMU.PID                                     Premise(F53)
	S57= DMMU.AddrR=>DMem.MEM8WordWAddr                         Premise(F54)
	S58= DCache.RLineData=>DMem.MEM8WordWData                   Premise(F55)
	S59= DAddrReg_DMMU2.Out=>DMem.RAddr                         Premise(F56)
	S60= DCache.Out=>DR_DMMU1.In                                Premise(F57)
	S61= DCacheReg.Out=>DR_DMMU2.In                             Premise(F58)
	S62= DMem.Out=>DR_WB.In                                     Premise(F59)
	S63= DCache.Hit=>FU.DCacheHit                               Premise(F60)
	S64= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F61)
	S65= ICache.Hit=>FU.ICacheHit                               Premise(F62)
	S66= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F63)
	S67= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F64)
	S68= IR_EX.Out=>FU.IR_EX                                    Premise(F65)
	S69= IR_ID.Out=>FU.IR_ID                                    Premise(F66)
	S70= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F67)
	S71= IR_MEM.Out=>FU.IR_MEM                                  Premise(F68)
	S72= IR_WB.Out=>FU.IR_WB                                    Premise(F69)
	S73= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F70)
	S74= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F71)
	S75= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F72)
	S76= GPR.Rdata1=>FU.InID1                                   Premise(F73)
	S77= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F74)
	S78= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F75)
	S79= MemDataSelL.Out=>FU.InWB                               Premise(F76)
	S80= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F77)
	S81= IR_ID.Out25_21=>GPR.RReg1                              Premise(F78)
	S82= MemDataSelL.Out=>GPR.WData                             Premise(F79)
	S83= IR_WB.Out20_16=>GPR.WReg                               Premise(F80)
	S84= IMMU.Addr=>IAddrReg.In                                 Premise(F81)
	S85= PC.Out=>ICache.IEA                                     Premise(F82)
	S86= ICache.IEA=addr                                        Path(S4,S85)
	S87= ICache.Hit=ICacheHit(addr)                             ICache-Search(S86)
	S88= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S87,S32)
	S89= FU.ICacheHit=ICacheHit(addr)                           Path(S87,S65)
	S90= PC.Out=>ICache.IEA                                     Premise(F83)
	S91= IMem.MEM8WordOut=>ICache.WData                         Premise(F84)
	S92= ICache.Out=>ICacheReg.In                               Premise(F85)
	S93= IR_ID.Out15_0=>IMMEXT.In                               Premise(F86)
	S94= PC.Out=>IMMU.IEA                                       Premise(F87)
	S95= IMMU.IEA=addr                                          Path(S4,S94)
	S96= CP0.ASID=>IMMU.PID                                     Premise(F88)
	S97= IMMU.PID=pid                                           Path(S3,S96)
	S98= IMMU.Addr={pid,addr}                                   IMMU-Search(S97,S95)
	S99= IAddrReg.In={pid,addr}                                 Path(S98,S84)
	S100= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S97,S95)
	S101= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S100,S33)
	S102= IAddrReg.Out=>IMem.RAddr                              Premise(F89)
	S103= ICacheReg.Out=>IRMux.CacheData                        Premise(F90)
	S104= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F91)
	S105= IMem.Out=>IRMux.MemData                               Premise(F92)
	S106= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F93)
	S107= IR_MEM.Out=>IR_DMMU1.In                               Premise(F94)
	S108= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F95)
	S109= IR_ID.Out=>IR_EX.In                                   Premise(F96)
	S110= ICache.Out=>IR_ID.In                                  Premise(F97)
	S111= IRMux.Out=>IR_ID.In                                   Premise(F98)
	S112= ICache.Out=>IR_IMMU.In                                Premise(F99)
	S113= IR_EX.Out=>IR_MEM.In                                  Premise(F100)
	S114= IR_DMMU2.Out=>IR_WB.In                                Premise(F101)
	S115= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F102)
	S116= DR_WB.Out=>MemDataSelL.In                             Premise(F103)
	S117= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F104)
	S118= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F105)
	S119= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F106)
	S120= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F107)
	S121= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F108)
	S122= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F109)
	S123= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F110)
	S124= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F111)
	S125= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F112)
	S126= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F113)
	S127= IR_EX.Out31_26=>CU_EX.Op                              Premise(F114)
	S128= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F115)
	S129= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F116)
	S130= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F117)
	S131= IR_ID.Out31_26=>CU_ID.Op                              Premise(F118)
	S132= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F119)
	S133= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F120)
	S134= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F121)
	S135= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F122)
	S136= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F123)
	S137= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F124)
	S138= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F125)
	S139= IR_WB.Out31_26=>CU_WB.Op                              Premise(F126)
	S140= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F127)
	S141= CtrlA_EX=0                                            Premise(F128)
	S142= CtrlB_EX=0                                            Premise(F129)
	S143= CtrlALUOut_MEM=0                                      Premise(F130)
	S144= CtrlALUOut_DMMU1=0                                    Premise(F131)
	S145= CtrlALUOut_DMMU2=0                                    Premise(F132)
	S146= CtrlALUOut_WB=0                                       Premise(F133)
	S147= CtrlA_MEM=0                                           Premise(F134)
	S148= CtrlA_WB=0                                            Premise(F135)
	S149= CtrlB_MEM=0                                           Premise(F136)
	S150= CtrlB_WB=0                                            Premise(F137)
	S151= CtrlDCache=0                                          Premise(F138)
	S152= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S153= DMMU.IEAR=DCacheRLineEA()                             Path(S152,S53)
	S154= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S55,S153)
	S155= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S154,S57)
	S156= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S157= DMem.MEM8WordWData=DCacheRLineData()                  Path(S156,S58)
	S158= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S159= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S158,S14)
	S160= CtrlICache=0                                          Premise(F139)
	S161= CtrlIMMU=0                                            Premise(F140)
	S162= CtrlDMMU=0                                            Premise(F141)
	S163= CtrlDAddrReg_DMMU1=0                                  Premise(F142)
	S164= CtrlDAddrReg_DMMU2=0                                  Premise(F143)
	S165= CtrlDAddrReg_MEM=0                                    Premise(F144)
	S166= CtrlDAddrReg_WB=0                                     Premise(F145)
	S167= CtrlDMem=0                                            Premise(F146)
	S168= CtrlDMem8Word=0                                       Premise(F147)
	S169= CtrlDCacheReg=0                                       Premise(F148)
	S170= CtrlASIDIn=0                                          Premise(F149)
	S171= CtrlCP0=0                                             Premise(F150)
	S172= CP0[ASID]=pid                                         CP0-Hold(S0,S171)
	S173= CtrlEPCIn=0                                           Premise(F151)
	S174= CtrlExCodeIn=0                                        Premise(F152)
	S175= CtrlDR_DMMU1=0                                        Premise(F153)
	S176= CtrlDR_DMMU2=0                                        Premise(F154)
	S177= CtrlDR_WB=0                                           Premise(F155)
	S178= CtrlIR_DMMU1=0                                        Premise(F156)
	S179= CtrlIR_DMMU2=0                                        Premise(F157)
	S180= CtrlIR_EX=0                                           Premise(F158)
	S181= CtrlIR_ID=0                                           Premise(F159)
	S182= CtrlIR_IMMU=1                                         Premise(F160)
	S183= CtrlIR_MEM=0                                          Premise(F161)
	S184= CtrlIR_WB=0                                           Premise(F162)
	S185= CtrlGPR=0                                             Premise(F163)
	S186= CtrlIAddrReg=1                                        Premise(F164)
	S187= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S99,S186)
	S188= CtrlPC=0                                              Premise(F165)
	S189= CtrlPCInc=0                                           Premise(F166)
	S190= PC[Out]=addr                                          PC-Hold(S1,S188,S189)
	S191= CtrlIMem=0                                            Premise(F167)
	S192= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S2,S191)
	S193= CtrlICacheReg=1                                       Premise(F168)
	S194= CtrlIRMux=0                                           Premise(F169)
	S195= GPR[rS]=base                                          Premise(F170)

IMMU	S196= CP0.ASID=pid                                          CP0-Read-ASID(S172)
	S197= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S187)
	S198= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S187)
	S199= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S187)
	S200= PC.Out=addr                                           PC-Out(S190)
	S201= A_EX.Out=>ALU.A                                       Premise(F171)
	S202= B_EX.Out=>ALU.B                                       Premise(F172)
	S203= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F173)
	S204= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F174)
	S205= ALU.Out=>ALUOut_MEM.In                                Premise(F175)
	S206= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F176)
	S207= FU.OutID1=>A_EX.In                                    Premise(F177)
	S208= IMMEXT.Out=>B_EX.In                                   Premise(F178)
	S209= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F179)
	S210= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F180)
	S211= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F181)
	S212= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F182)
	S213= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F183)
	S214= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F184)
	S215= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F185)
	S216= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F186)
	S217= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F187)
	S218= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F188)
	S219= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F189)
	S220= FU.Bub_ID=>CU_ID.Bub                                  Premise(F190)
	S221= FU.Halt_ID=>CU_ID.Halt                                Premise(F191)
	S222= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F192)
	S223= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F193)
	S224= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F194)
	S225= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F195)
	S226= FU.Bub_IF=>CU_IF.Bub                                  Premise(F196)
	S227= FU.Halt_IF=>CU_IF.Halt                                Premise(F197)
	S228= ICache.Hit=>CU_IF.ICacheHit                           Premise(F198)
	S229= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F199)
	S230= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F200)
	S231= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F201)
	S232= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F202)
	S233= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F203)
	S234= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F204)
	S235= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F205)
	S236= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F206)
	S237= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F207)
	S238= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F208)
	S239= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F209)
	S240= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F210)
	S241= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F211)
	S242= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F212)
	S243= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F213)
	S244= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F214)
	S245= ALUOut_MEM.Out=>DCache.IEA                            Premise(F215)
	S246= DMem.MEM8WordOut=>DCache.WData                        Premise(F216)
	S247= DCache.Out=>DCacheReg.In                              Premise(F217)
	S248= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F218)
	S249= DCache.RLineEA=>DMMU.IEAR                             Premise(F219)
	S250= CP0.ASID=>DMMU.PID                                    Premise(F220)
	S251= DMMU.PID=pid                                          Path(S196,S250)
	S252= CP0.ASID=>DMMU.PID                                    Premise(F221)
	S253= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F222)
	S254= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F223)
	S255= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F224)
	S256= DCache.Out=>DR_DMMU1.In                               Premise(F225)
	S257= DCacheReg.Out=>DR_DMMU2.In                            Premise(F226)
	S258= DMem.Out=>DR_WB.In                                    Premise(F227)
	S259= DCache.Hit=>FU.DCacheHit                              Premise(F228)
	S260= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F229)
	S261= ICache.Hit=>FU.ICacheHit                              Premise(F230)
	S262= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F231)
	S263= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F232)
	S264= IR_EX.Out=>FU.IR_EX                                   Premise(F233)
	S265= IR_ID.Out=>FU.IR_ID                                   Premise(F234)
	S266= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F235)
	S267= IR_MEM.Out=>FU.IR_MEM                                 Premise(F236)
	S268= IR_WB.Out=>FU.IR_WB                                   Premise(F237)
	S269= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F238)
	S270= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F239)
	S271= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F240)
	S272= GPR.Rdata1=>FU.InID1                                  Premise(F241)
	S273= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F242)
	S274= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F243)
	S275= MemDataSelL.Out=>FU.InWB                              Premise(F244)
	S276= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F245)
	S277= IR_ID.Out25_21=>GPR.RReg1                             Premise(F246)
	S278= MemDataSelL.Out=>GPR.WData                            Premise(F247)
	S279= IR_WB.Out20_16=>GPR.WReg                              Premise(F248)
	S280= IMMU.Addr=>IAddrReg.In                                Premise(F249)
	S281= PC.Out=>ICache.IEA                                    Premise(F250)
	S282= ICache.IEA=addr                                       Path(S200,S281)
	S283= ICache.Hit=ICacheHit(addr)                            ICache-Search(S282)
	S284= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S283,S228)
	S285= FU.ICacheHit=ICacheHit(addr)                          Path(S283,S261)
	S286= PC.Out=>ICache.IEA                                    Premise(F251)
	S287= IMem.MEM8WordOut=>ICache.WData                        Premise(F252)
	S288= ICache.Out=>ICacheReg.In                              Premise(F253)
	S289= IR_ID.Out15_0=>IMMEXT.In                              Premise(F254)
	S290= PC.Out=>IMMU.IEA                                      Premise(F255)
	S291= IMMU.IEA=addr                                         Path(S200,S290)
	S292= CP0.ASID=>IMMU.PID                                    Premise(F256)
	S293= IMMU.PID=pid                                          Path(S196,S292)
	S294= IMMU.Addr={pid,addr}                                  IMMU-Search(S293,S291)
	S295= IAddrReg.In={pid,addr}                                Path(S294,S280)
	S296= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S293,S291)
	S297= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S296,S229)
	S298= IAddrReg.Out=>IMem.RAddr                              Premise(F257)
	S299= IMem.RAddr={pid,addr}                                 Path(S197,S298)
	S300= IMem.Out={32,rS,rT,offset}                            IMem-Read(S299,S192)
	S301= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S299,S192)
	S302= ICache.WData=IMemGet8Word({pid,addr})                 Path(S301,S287)
	S303= ICacheReg.Out=>IRMux.CacheData                        Premise(F258)
	S304= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F259)
	S305= IMem.Out=>IRMux.MemData                               Premise(F260)
	S306= IRMux.MemData={32,rS,rT,offset}                       Path(S300,S305)
	S307= IRMux.Out={32,rS,rT,offset}                           IRMux-Select2(S306)
	S308= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F261)
	S309= IR_MEM.Out=>IR_DMMU1.In                               Premise(F262)
	S310= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F263)
	S311= IR_ID.Out=>IR_EX.In                                   Premise(F264)
	S312= ICache.Out=>IR_ID.In                                  Premise(F265)
	S313= IRMux.Out=>IR_ID.In                                   Premise(F266)
	S314= IR_ID.In={32,rS,rT,offset}                            Path(S307,S313)
	S315= ICache.Out=>IR_IMMU.In                                Premise(F267)
	S316= IR_EX.Out=>IR_MEM.In                                  Premise(F268)
	S317= IR_DMMU2.Out=>IR_WB.In                                Premise(F269)
	S318= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F270)
	S319= DR_WB.Out=>MemDataSelL.In                             Premise(F271)
	S320= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F272)
	S321= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F273)
	S322= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F274)
	S323= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F275)
	S324= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F276)
	S325= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F277)
	S326= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F278)
	S327= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F279)
	S328= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F280)
	S329= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F281)
	S330= IR_EX.Out31_26=>CU_EX.Op                              Premise(F282)
	S331= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F283)
	S332= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F284)
	S333= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F285)
	S334= IR_ID.Out31_26=>CU_ID.Op                              Premise(F286)
	S335= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F287)
	S336= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F288)
	S337= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F289)
	S338= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F290)
	S339= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F291)
	S340= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F292)
	S341= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F293)
	S342= IR_WB.Out31_26=>CU_WB.Op                              Premise(F294)
	S343= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F295)
	S344= CtrlA_EX=0                                            Premise(F296)
	S345= CtrlB_EX=0                                            Premise(F297)
	S346= CtrlALUOut_MEM=0                                      Premise(F298)
	S347= CtrlALUOut_DMMU1=0                                    Premise(F299)
	S348= CtrlALUOut_DMMU2=0                                    Premise(F300)
	S349= CtrlALUOut_WB=0                                       Premise(F301)
	S350= CtrlA_MEM=0                                           Premise(F302)
	S351= CtrlA_WB=0                                            Premise(F303)
	S352= CtrlB_MEM=0                                           Premise(F304)
	S353= CtrlB_WB=0                                            Premise(F305)
	S354= CtrlDCache=0                                          Premise(F306)
	S355= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S356= DMMU.IEAR=DCacheRLineEA()                             Path(S355,S249)
	S357= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S251,S356)
	S358= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S357,S253)
	S359= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S360= DMem.MEM8WordWData=DCacheRLineData()                  Path(S359,S254)
	S361= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S362= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S361,S210)
	S363= CtrlICache=1                                          Premise(F307)
	S364= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S282,S302,S363)
	S365= CtrlIMMU=0                                            Premise(F308)
	S366= CtrlDMMU=0                                            Premise(F309)
	S367= CtrlDAddrReg_DMMU1=0                                  Premise(F310)
	S368= CtrlDAddrReg_DMMU2=0                                  Premise(F311)
	S369= CtrlDAddrReg_MEM=0                                    Premise(F312)
	S370= CtrlDAddrReg_WB=0                                     Premise(F313)
	S371= CtrlDMem=0                                            Premise(F314)
	S372= CtrlDMem8Word=0                                       Premise(F315)
	S373= CtrlDCacheReg=0                                       Premise(F316)
	S374= CtrlASIDIn=0                                          Premise(F317)
	S375= CtrlCP0=0                                             Premise(F318)
	S376= CP0[ASID]=pid                                         CP0-Hold(S172,S375)
	S377= CtrlEPCIn=0                                           Premise(F319)
	S378= CtrlExCodeIn=0                                        Premise(F320)
	S379= CtrlDR_DMMU1=0                                        Premise(F321)
	S380= CtrlDR_DMMU2=0                                        Premise(F322)
	S381= CtrlDR_WB=0                                           Premise(F323)
	S382= CtrlIR_DMMU1=0                                        Premise(F324)
	S383= CtrlIR_DMMU2=0                                        Premise(F325)
	S384= CtrlIR_EX=0                                           Premise(F326)
	S385= CtrlIR_ID=1                                           Premise(F327)
	S386= [IR_ID]={32,rS,rT,offset}                             IR_ID-Write(S314,S385)
	S387= CtrlIR_IMMU=0                                         Premise(F328)
	S388= CtrlIR_MEM=0                                          Premise(F329)
	S389= CtrlIR_WB=0                                           Premise(F330)
	S390= CtrlGPR=0                                             Premise(F331)
	S391= GPR[rS]=base                                          GPR-Hold(S195,S390)
	S392= CtrlIAddrReg=0                                        Premise(F332)
	S393= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S187,S392)
	S394= CtrlPC=0                                              Premise(F333)
	S395= CtrlPCInc=1                                           Premise(F334)
	S396= PC[Out]=addr+4                                        PC-Inc(S190,S394,S395)
	S397= PC[CIA]=addr                                          PC-Inc(S190,S394,S395)
	S398= CtrlIMem=0                                            Premise(F335)
	S399= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S192,S398)
	S400= CtrlICacheReg=0                                       Premise(F336)
	S401= CtrlIRMux=0                                           Premise(F337)

ID	S402= CP0.ASID=pid                                          CP0-Read-ASID(S376)
	S403= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S386)
	S404= IR_ID.Out31_26=32                                     IR-Out(S386)
	S405= IR_ID.Out25_21=rS                                     IR-Out(S386)
	S406= IR_ID.Out20_16=rT                                     IR-Out(S386)
	S407= IR_ID.Out15_0=offset                                  IR-Out(S386)
	S408= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S393)
	S409= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S393)
	S410= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S393)
	S411= PC.Out=addr+4                                         PC-Out(S396)
	S412= PC.CIA=addr                                           PC-Out(S397)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S397)
	S414= A_EX.Out=>ALU.A                                       Premise(F338)
	S415= B_EX.Out=>ALU.B                                       Premise(F339)
	S416= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F340)
	S417= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F341)
	S418= ALU.Out=>ALUOut_MEM.In                                Premise(F342)
	S419= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F343)
	S420= FU.OutID1=>A_EX.In                                    Premise(F344)
	S421= IMMEXT.Out=>B_EX.In                                   Premise(F345)
	S422= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F346)
	S423= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F347)
	S424= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F348)
	S425= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F349)
	S426= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F350)
	S427= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F351)
	S428= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F352)
	S429= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F353)
	S430= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F354)
	S431= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F355)
	S432= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F356)
	S433= FU.Bub_ID=>CU_ID.Bub                                  Premise(F357)
	S434= FU.Halt_ID=>CU_ID.Halt                                Premise(F358)
	S435= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F359)
	S436= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F360)
	S437= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F361)
	S438= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F362)
	S439= FU.Bub_IF=>CU_IF.Bub                                  Premise(F363)
	S440= FU.Halt_IF=>CU_IF.Halt                                Premise(F364)
	S441= ICache.Hit=>CU_IF.ICacheHit                           Premise(F365)
	S442= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F366)
	S443= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F367)
	S444= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F368)
	S445= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F369)
	S446= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F370)
	S447= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F371)
	S448= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F372)
	S449= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F373)
	S450= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F374)
	S451= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F375)
	S452= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F376)
	S453= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F377)
	S454= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F378)
	S455= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F379)
	S456= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F380)
	S457= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F381)
	S458= ALUOut_MEM.Out=>DCache.IEA                            Premise(F382)
	S459= DMem.MEM8WordOut=>DCache.WData                        Premise(F383)
	S460= DCache.Out=>DCacheReg.In                              Premise(F384)
	S461= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F385)
	S462= DCache.RLineEA=>DMMU.IEAR                             Premise(F386)
	S463= CP0.ASID=>DMMU.PID                                    Premise(F387)
	S464= DMMU.PID=pid                                          Path(S402,S463)
	S465= CP0.ASID=>DMMU.PID                                    Premise(F388)
	S466= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F389)
	S467= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F390)
	S468= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F391)
	S469= DCache.Out=>DR_DMMU1.In                               Premise(F392)
	S470= DCacheReg.Out=>DR_DMMU2.In                            Premise(F393)
	S471= DMem.Out=>DR_WB.In                                    Premise(F394)
	S472= DCache.Hit=>FU.DCacheHit                              Premise(F395)
	S473= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F396)
	S474= ICache.Hit=>FU.ICacheHit                              Premise(F397)
	S475= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F398)
	S476= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F399)
	S477= IR_EX.Out=>FU.IR_EX                                   Premise(F400)
	S478= IR_ID.Out=>FU.IR_ID                                   Premise(F401)
	S479= FU.IR_ID={32,rS,rT,offset}                            Path(S403,S478)
	S480= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F402)
	S481= IR_MEM.Out=>FU.IR_MEM                                 Premise(F403)
	S482= IR_WB.Out=>FU.IR_WB                                   Premise(F404)
	S483= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F405)
	S484= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F406)
	S485= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F407)
	S486= GPR.Rdata1=>FU.InID1                                  Premise(F408)
	S487= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F409)
	S488= FU.InID1_RReg=rS                                      Path(S405,S487)
	S489= FU.InID2_RReg=5'b00000                                Premise(F410)
	S490= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F411)
	S491= MemDataSelL.Out=>FU.InWB                              Premise(F412)
	S492= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F413)
	S493= IR_ID.Out25_21=>GPR.RReg1                             Premise(F414)
	S494= GPR.RReg1=rS                                          Path(S405,S493)
	S495= GPR.Rdata1=base                                       GPR-Read(S494,S391)
	S496= FU.InID1=base                                         Path(S495,S486)
	S497= FU.OutID1=FU(base)                                    FU-Forward(S496)
	S498= A_EX.In=FU(base)                                      Path(S497,S420)
	S499= MemDataSelL.Out=>GPR.WData                            Premise(F415)
	S500= IR_WB.Out20_16=>GPR.WReg                              Premise(F416)
	S501= IMMU.Addr=>IAddrReg.In                                Premise(F417)
	S502= PC.Out=>ICache.IEA                                    Premise(F418)
	S503= ICache.IEA=addr+4                                     Path(S411,S502)
	S504= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S503)
	S505= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S504,S441)
	S506= FU.ICacheHit=ICacheHit(addr+4)                        Path(S504,S474)
	S507= PC.Out=>ICache.IEA                                    Premise(F419)
	S508= IMem.MEM8WordOut=>ICache.WData                        Premise(F420)
	S509= ICache.Out=>ICacheReg.In                              Premise(F421)
	S510= IR_ID.Out15_0=>IMMEXT.In                              Premise(F422)
	S511= IMMEXT.In=offset                                      Path(S407,S510)
	S512= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S511)
	S513= B_EX.In={16{offset[15]},offset}                       Path(S512,S421)
	S514= PC.Out=>IMMU.IEA                                      Premise(F423)
	S515= IMMU.IEA=addr+4                                       Path(S411,S514)
	S516= CP0.ASID=>IMMU.PID                                    Premise(F424)
	S517= IMMU.PID=pid                                          Path(S402,S516)
	S518= IMMU.Addr={pid,addr+4}                                IMMU-Search(S517,S515)
	S519= IAddrReg.In={pid,addr+4}                              Path(S518,S501)
	S520= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S517,S515)
	S521= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S520,S442)
	S522= IAddrReg.Out=>IMem.RAddr                              Premise(F425)
	S523= IMem.RAddr={pid,addr}                                 Path(S408,S522)
	S524= IMem.Out={32,rS,rT,offset}                            IMem-Read(S523,S399)
	S525= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S523,S399)
	S526= ICache.WData=IMemGet8Word({pid,addr})                 Path(S525,S508)
	S527= ICacheReg.Out=>IRMux.CacheData                        Premise(F426)
	S528= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F427)
	S529= IMem.Out=>IRMux.MemData                               Premise(F428)
	S530= IRMux.MemData={32,rS,rT,offset}                       Path(S524,S529)
	S531= IRMux.Out={32,rS,rT,offset}                           IRMux-Select2(S530)
	S532= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F429)
	S533= IR_MEM.Out=>IR_DMMU1.In                               Premise(F430)
	S534= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F431)
	S535= IR_ID.Out=>IR_EX.In                                   Premise(F432)
	S536= IR_EX.In={32,rS,rT,offset}                            Path(S403,S535)
	S537= ICache.Out=>IR_ID.In                                  Premise(F433)
	S538= IRMux.Out=>IR_ID.In                                   Premise(F434)
	S539= IR_ID.In={32,rS,rT,offset}                            Path(S531,S538)
	S540= ICache.Out=>IR_IMMU.In                                Premise(F435)
	S541= IR_EX.Out=>IR_MEM.In                                  Premise(F436)
	S542= IR_DMMU2.Out=>IR_WB.In                                Premise(F437)
	S543= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F438)
	S544= DR_WB.Out=>MemDataSelL.In                             Premise(F439)
	S545= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F440)
	S546= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F441)
	S547= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F442)
	S548= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F443)
	S549= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F444)
	S550= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F445)
	S551= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F446)
	S552= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F447)
	S553= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F448)
	S554= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F449)
	S555= IR_EX.Out31_26=>CU_EX.Op                              Premise(F450)
	S556= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F451)
	S557= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F452)
	S558= CU_ID.IRFunc1=rT                                      Path(S406,S557)
	S559= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F453)
	S560= CU_ID.IRFunc2=rS                                      Path(S405,S559)
	S561= IR_ID.Out31_26=>CU_ID.Op                              Premise(F454)
	S562= CU_ID.Op=32                                           Path(S404,S561)
	S563= CU_ID.Func=alu_add                                    CU_ID(S562)
	S564= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S562)
	S565= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F455)
	S566= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F456)
	S567= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F457)
	S568= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F458)
	S569= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F459)
	S570= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F460)
	S571= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F461)
	S572= IR_WB.Out31_26=>CU_WB.Op                              Premise(F462)
	S573= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F463)
	S574= CtrlA_EX=1                                            Premise(F464)
	S575= [A_EX]=FU(base)                                       A_EX-Write(S498,S574)
	S576= CtrlB_EX=1                                            Premise(F465)
	S577= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S513,S576)
	S578= CtrlALUOut_MEM=0                                      Premise(F466)
	S579= CtrlALUOut_DMMU1=0                                    Premise(F467)
	S580= CtrlALUOut_DMMU2=0                                    Premise(F468)
	S581= CtrlALUOut_WB=0                                       Premise(F469)
	S582= CtrlA_MEM=0                                           Premise(F470)
	S583= CtrlA_WB=0                                            Premise(F471)
	S584= CtrlB_MEM=0                                           Premise(F472)
	S585= CtrlB_WB=0                                            Premise(F473)
	S586= CtrlDCache=0                                          Premise(F474)
	S587= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S588= DMMU.IEAR=DCacheRLineEA()                             Path(S587,S462)
	S589= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S464,S588)
	S590= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S589,S466)
	S591= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S592= DMem.MEM8WordWData=DCacheRLineData()                  Path(S591,S467)
	S593= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S594= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S593,S423)
	S595= CtrlICache=0                                          Premise(F475)
	S596= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S364,S595)
	S597= CtrlIMMU=0                                            Premise(F476)
	S598= CtrlDMMU=0                                            Premise(F477)
	S599= CtrlDAddrReg_DMMU1=0                                  Premise(F478)
	S600= CtrlDAddrReg_DMMU2=0                                  Premise(F479)
	S601= CtrlDAddrReg_MEM=0                                    Premise(F480)
	S602= CtrlDAddrReg_WB=0                                     Premise(F481)
	S603= CtrlDMem=0                                            Premise(F482)
	S604= CtrlDMem8Word=0                                       Premise(F483)
	S605= CtrlDCacheReg=0                                       Premise(F484)
	S606= CtrlASIDIn=0                                          Premise(F485)
	S607= CtrlCP0=0                                             Premise(F486)
	S608= CP0[ASID]=pid                                         CP0-Hold(S376,S607)
	S609= CtrlEPCIn=0                                           Premise(F487)
	S610= CtrlExCodeIn=0                                        Premise(F488)
	S611= CtrlDR_DMMU1=0                                        Premise(F489)
	S612= CtrlDR_DMMU2=0                                        Premise(F490)
	S613= CtrlDR_WB=0                                           Premise(F491)
	S614= CtrlIR_DMMU1=0                                        Premise(F492)
	S615= CtrlIR_DMMU2=0                                        Premise(F493)
	S616= CtrlIR_EX=1                                           Premise(F494)
	S617= [IR_EX]={32,rS,rT,offset}                             IR_EX-Write(S536,S616)
	S618= CtrlIR_ID=0                                           Premise(F495)
	S619= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S386,S618)
	S620= CtrlIR_IMMU=0                                         Premise(F496)
	S621= CtrlIR_MEM=0                                          Premise(F497)
	S622= CtrlIR_WB=0                                           Premise(F498)
	S623= CtrlGPR=0                                             Premise(F499)
	S624= GPR[rS]=base                                          GPR-Hold(S391,S623)
	S625= CtrlIAddrReg=0                                        Premise(F500)
	S626= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S393,S625)
	S627= CtrlPC=0                                              Premise(F501)
	S628= CtrlPCInc=0                                           Premise(F502)
	S629= PC[CIA]=addr                                          PC-Hold(S397,S628)
	S630= PC[Out]=addr+4                                        PC-Hold(S396,S627,S628)
	S631= CtrlIMem=0                                            Premise(F503)
	S632= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S399,S631)
	S633= CtrlICacheReg=0                                       Premise(F504)
	S634= CtrlIRMux=0                                           Premise(F505)

EX	S635= A_EX.Out=FU(base)                                     A_EX-Out(S575)
	S636= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S575)
	S637= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S575)
	S638= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S577)
	S639= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S577)
	S640= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S577)
	S641= CP0.ASID=pid                                          CP0-Read-ASID(S608)
	S642= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S617)
	S643= IR_EX.Out31_26=32                                     IR_EX-Out(S617)
	S644= IR_EX.Out25_21=rS                                     IR_EX-Out(S617)
	S645= IR_EX.Out20_16=rT                                     IR_EX-Out(S617)
	S646= IR_EX.Out15_0=offset                                  IR_EX-Out(S617)
	S647= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S619)
	S648= IR_ID.Out31_26=32                                     IR-Out(S619)
	S649= IR_ID.Out25_21=rS                                     IR-Out(S619)
	S650= IR_ID.Out20_16=rT                                     IR-Out(S619)
	S651= IR_ID.Out15_0=offset                                  IR-Out(S619)
	S652= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S626)
	S653= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S626)
	S654= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S626)
	S655= PC.CIA=addr                                           PC-Out(S629)
	S656= PC.CIA31_28=addr[31:28]                               PC-Out(S629)
	S657= PC.Out=addr+4                                         PC-Out(S630)
	S658= A_EX.Out=>ALU.A                                       Premise(F506)
	S659= ALU.A=FU(base)                                        Path(S635,S658)
	S660= B_EX.Out=>ALU.B                                       Premise(F507)
	S661= ALU.B={16{offset[15]},offset}                         Path(S638,S660)
	S662= ALU.Func=6'b010010                                    Premise(F508)
	S663= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S659,S661)
	S664= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S659,S661)
	S665= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S659,S661)
	S666= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S659,S661)
	S667= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S659,S661)
	S668= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F509)
	S669= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F510)
	S670= ALU.Out=>ALUOut_MEM.In                                Premise(F511)
	S671= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S663,S670)
	S672= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F512)
	S673= FU.OutID1=>A_EX.In                                    Premise(F513)
	S674= IMMEXT.Out=>B_EX.In                                   Premise(F514)
	S675= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F515)
	S676= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F516)
	S677= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F517)
	S678= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F518)
	S679= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F519)
	S680= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F520)
	S681= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F521)
	S682= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F522)
	S683= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F523)
	S684= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F524)
	S685= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F525)
	S686= FU.Bub_ID=>CU_ID.Bub                                  Premise(F526)
	S687= FU.Halt_ID=>CU_ID.Halt                                Premise(F527)
	S688= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F528)
	S689= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F529)
	S690= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F530)
	S691= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F531)
	S692= FU.Bub_IF=>CU_IF.Bub                                  Premise(F532)
	S693= FU.Halt_IF=>CU_IF.Halt                                Premise(F533)
	S694= ICache.Hit=>CU_IF.ICacheHit                           Premise(F534)
	S695= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F535)
	S696= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F536)
	S697= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F537)
	S698= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F538)
	S699= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F539)
	S700= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F540)
	S701= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F541)
	S702= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F542)
	S703= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F543)
	S704= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F544)
	S705= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F545)
	S706= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F546)
	S707= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F547)
	S708= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F548)
	S709= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F549)
	S710= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F550)
	S711= ALUOut_MEM.Out=>DCache.IEA                            Premise(F551)
	S712= DMem.MEM8WordOut=>DCache.WData                        Premise(F552)
	S713= DCache.Out=>DCacheReg.In                              Premise(F553)
	S714= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F554)
	S715= DCache.RLineEA=>DMMU.IEAR                             Premise(F555)
	S716= CP0.ASID=>DMMU.PID                                    Premise(F556)
	S717= DMMU.PID=pid                                          Path(S641,S716)
	S718= CP0.ASID=>DMMU.PID                                    Premise(F557)
	S719= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F558)
	S720= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F559)
	S721= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F560)
	S722= DCache.Out=>DR_DMMU1.In                               Premise(F561)
	S723= DCacheReg.Out=>DR_DMMU2.In                            Premise(F562)
	S724= DMem.Out=>DR_WB.In                                    Premise(F563)
	S725= DCache.Hit=>FU.DCacheHit                              Premise(F564)
	S726= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F565)
	S727= ICache.Hit=>FU.ICacheHit                              Premise(F566)
	S728= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F567)
	S729= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F568)
	S730= IR_EX.Out=>FU.IR_EX                                   Premise(F569)
	S731= FU.IR_EX={32,rS,rT,offset}                            Path(S642,S730)
	S732= IR_ID.Out=>FU.IR_ID                                   Premise(F570)
	S733= FU.IR_ID={32,rS,rT,offset}                            Path(S647,S732)
	S734= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F571)
	S735= IR_MEM.Out=>FU.IR_MEM                                 Premise(F572)
	S736= IR_WB.Out=>FU.IR_WB                                   Premise(F573)
	S737= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F574)
	S738= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F575)
	S739= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F576)
	S740= FU.InEX_WReg=rT                                       Path(S645,S739)
	S741= GPR.Rdata1=>FU.InID1                                  Premise(F577)
	S742= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F578)
	S743= FU.InID1_RReg=rS                                      Path(S649,S742)
	S744= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F579)
	S745= MemDataSelL.Out=>FU.InWB                              Premise(F580)
	S746= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F581)
	S747= IR_ID.Out25_21=>GPR.RReg1                             Premise(F582)
	S748= GPR.RReg1=rS                                          Path(S649,S747)
	S749= GPR.Rdata1=base                                       GPR-Read(S748,S624)
	S750= FU.InID1=base                                         Path(S749,S741)
	S751= FU.OutID1=FU(base)                                    FU-Forward(S750)
	S752= A_EX.In=FU(base)                                      Path(S751,S673)
	S753= MemDataSelL.Out=>GPR.WData                            Premise(F583)
	S754= IR_WB.Out20_16=>GPR.WReg                              Premise(F584)
	S755= IMMU.Addr=>IAddrReg.In                                Premise(F585)
	S756= PC.Out=>ICache.IEA                                    Premise(F586)
	S757= ICache.IEA=addr+4                                     Path(S657,S756)
	S758= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S757)
	S759= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S758,S694)
	S760= FU.ICacheHit=ICacheHit(addr+4)                        Path(S758,S727)
	S761= PC.Out=>ICache.IEA                                    Premise(F587)
	S762= IMem.MEM8WordOut=>ICache.WData                        Premise(F588)
	S763= ICache.Out=>ICacheReg.In                              Premise(F589)
	S764= IR_ID.Out15_0=>IMMEXT.In                              Premise(F590)
	S765= IMMEXT.In=offset                                      Path(S651,S764)
	S766= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S765)
	S767= B_EX.In={16{offset[15]},offset}                       Path(S766,S674)
	S768= PC.Out=>IMMU.IEA                                      Premise(F591)
	S769= IMMU.IEA=addr+4                                       Path(S657,S768)
	S770= CP0.ASID=>IMMU.PID                                    Premise(F592)
	S771= IMMU.PID=pid                                          Path(S641,S770)
	S772= IMMU.Addr={pid,addr+4}                                IMMU-Search(S771,S769)
	S773= IAddrReg.In={pid,addr+4}                              Path(S772,S755)
	S774= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S771,S769)
	S775= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S774,S695)
	S776= IAddrReg.Out=>IMem.RAddr                              Premise(F593)
	S777= IMem.RAddr={pid,addr}                                 Path(S652,S776)
	S778= IMem.Out={32,rS,rT,offset}                            IMem-Read(S777,S632)
	S779= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S777,S632)
	S780= ICache.WData=IMemGet8Word({pid,addr})                 Path(S779,S762)
	S781= ICacheReg.Out=>IRMux.CacheData                        Premise(F594)
	S782= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F595)
	S783= IMem.Out=>IRMux.MemData                               Premise(F596)
	S784= IRMux.MemData={32,rS,rT,offset}                       Path(S778,S783)
	S785= IRMux.Out={32,rS,rT,offset}                           IRMux-Select2(S784)
	S786= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F597)
	S787= IR_MEM.Out=>IR_DMMU1.In                               Premise(F598)
	S788= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F599)
	S789= IR_ID.Out=>IR_EX.In                                   Premise(F600)
	S790= IR_EX.In={32,rS,rT,offset}                            Path(S647,S789)
	S791= ICache.Out=>IR_ID.In                                  Premise(F601)
	S792= IRMux.Out=>IR_ID.In                                   Premise(F602)
	S793= IR_ID.In={32,rS,rT,offset}                            Path(S785,S792)
	S794= ICache.Out=>IR_IMMU.In                                Premise(F603)
	S795= IR_EX.Out=>IR_MEM.In                                  Premise(F604)
	S796= IR_MEM.In={32,rS,rT,offset}                           Path(S642,S795)
	S797= IR_DMMU2.Out=>IR_WB.In                                Premise(F605)
	S798= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F606)
	S799= DR_WB.Out=>MemDataSelL.In                             Premise(F607)
	S800= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F608)
	S801= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F609)
	S802= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F610)
	S803= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F611)
	S804= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F612)
	S805= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F613)
	S806= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F614)
	S807= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F615)
	S808= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F616)
	S809= CU_EX.IRFunc1=rT                                      Path(S645,S808)
	S810= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F617)
	S811= CU_EX.IRFunc2=rS                                      Path(S644,S810)
	S812= IR_EX.Out31_26=>CU_EX.Op                              Premise(F618)
	S813= CU_EX.Op=32                                           Path(S643,S812)
	S814= CU_EX.Func=alu_add                                    CU_EX(S813)
	S815= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S813)
	S816= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F619)
	S817= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F620)
	S818= CU_ID.IRFunc1=rT                                      Path(S650,S817)
	S819= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F621)
	S820= CU_ID.IRFunc2=rS                                      Path(S649,S819)
	S821= IR_ID.Out31_26=>CU_ID.Op                              Premise(F622)
	S822= CU_ID.Op=32                                           Path(S648,S821)
	S823= CU_ID.Func=alu_add                                    CU_ID(S822)
	S824= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S822)
	S825= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F623)
	S826= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F624)
	S827= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F625)
	S828= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F626)
	S829= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F627)
	S830= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F628)
	S831= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F629)
	S832= IR_WB.Out31_26=>CU_WB.Op                              Premise(F630)
	S833= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F631)
	S834= CtrlA_EX=0                                            Premise(F632)
	S835= [A_EX]=FU(base)                                       A_EX-Hold(S575,S834)
	S836= CtrlB_EX=0                                            Premise(F633)
	S837= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S577,S836)
	S838= CtrlALUOut_MEM=1                                      Premise(F634)
	S839= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S671,S838)
	S840= CtrlALUOut_DMMU1=0                                    Premise(F635)
	S841= CtrlALUOut_DMMU2=0                                    Premise(F636)
	S842= CtrlALUOut_WB=0                                       Premise(F637)
	S843= CtrlA_MEM=0                                           Premise(F638)
	S844= CtrlA_WB=0                                            Premise(F639)
	S845= CtrlB_MEM=0                                           Premise(F640)
	S846= CtrlB_WB=0                                            Premise(F641)
	S847= CtrlDCache=0                                          Premise(F642)
	S848= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S849= DMMU.IEAR=DCacheRLineEA()                             Path(S848,S715)
	S850= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S717,S849)
	S851= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S850,S719)
	S852= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S853= DMem.MEM8WordWData=DCacheRLineData()                  Path(S852,S720)
	S854= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S855= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S854,S676)
	S856= CtrlICache=0                                          Premise(F643)
	S857= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S596,S856)
	S858= CtrlIMMU=0                                            Premise(F644)
	S859= CtrlDMMU=0                                            Premise(F645)
	S860= CtrlDAddrReg_DMMU1=0                                  Premise(F646)
	S861= CtrlDAddrReg_DMMU2=0                                  Premise(F647)
	S862= CtrlDAddrReg_MEM=0                                    Premise(F648)
	S863= CtrlDAddrReg_WB=0                                     Premise(F649)
	S864= CtrlDMem=0                                            Premise(F650)
	S865= CtrlDMem8Word=0                                       Premise(F651)
	S866= CtrlDCacheReg=0                                       Premise(F652)
	S867= CtrlASIDIn=0                                          Premise(F653)
	S868= CtrlCP0=0                                             Premise(F654)
	S869= CP0[ASID]=pid                                         CP0-Hold(S608,S868)
	S870= CtrlEPCIn=0                                           Premise(F655)
	S871= CtrlExCodeIn=0                                        Premise(F656)
	S872= CtrlDR_DMMU1=0                                        Premise(F657)
	S873= CtrlDR_DMMU2=0                                        Premise(F658)
	S874= CtrlDR_WB=0                                           Premise(F659)
	S875= CtrlIR_DMMU1=0                                        Premise(F660)
	S876= CtrlIR_DMMU2=0                                        Premise(F661)
	S877= CtrlIR_EX=0                                           Premise(F662)
	S878= [IR_EX]={32,rS,rT,offset}                             IR_EX-Hold(S617,S877)
	S879= CtrlIR_ID=0                                           Premise(F663)
	S880= [IR_ID]={32,rS,rT,offset}                             IR_ID-Hold(S619,S879)
	S881= CtrlIR_IMMU=0                                         Premise(F664)
	S882= CtrlIR_MEM=1                                          Premise(F665)
	S883= [IR_MEM]={32,rS,rT,offset}                            IR_MEM-Write(S796,S882)
	S884= CtrlIR_WB=0                                           Premise(F666)
	S885= CtrlGPR=0                                             Premise(F667)
	S886= GPR[rS]=base                                          GPR-Hold(S624,S885)
	S887= CtrlIAddrReg=0                                        Premise(F668)
	S888= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S626,S887)
	S889= CtrlPC=0                                              Premise(F669)
	S890= CtrlPCInc=0                                           Premise(F670)
	S891= PC[CIA]=addr                                          PC-Hold(S629,S890)
	S892= PC[Out]=addr+4                                        PC-Hold(S630,S889,S890)
	S893= CtrlIMem=0                                            Premise(F671)
	S894= IMem[{pid,addr}]={32,rS,rT,offset}                    IMem-Hold(S632,S893)
	S895= CtrlICacheReg=0                                       Premise(F672)
	S896= CtrlIRMux=0                                           Premise(F673)
	S897= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F674)
	S898= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F675)

MEM	S899= A_EX.Out=FU(base)                                     A_EX-Out(S835)
	S900= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S835)
	S901= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S835)
	S902= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S837)
	S903= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S837)
	S904= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S837)
	S905= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S839)
	S906= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S839)
	S907= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S839)
	S908= CP0.ASID=pid                                          CP0-Read-ASID(S869)
	S909= IR_EX.Out={32,rS,rT,offset}                           IR_EX-Out(S878)
	S910= IR_EX.Out31_26=32                                     IR_EX-Out(S878)
	S911= IR_EX.Out25_21=rS                                     IR_EX-Out(S878)
	S912= IR_EX.Out20_16=rT                                     IR_EX-Out(S878)
	S913= IR_EX.Out15_0=offset                                  IR_EX-Out(S878)
	S914= IR_ID.Out={32,rS,rT,offset}                           IR-Out(S880)
	S915= IR_ID.Out31_26=32                                     IR-Out(S880)
	S916= IR_ID.Out25_21=rS                                     IR-Out(S880)
	S917= IR_ID.Out20_16=rT                                     IR-Out(S880)
	S918= IR_ID.Out15_0=offset                                  IR-Out(S880)
	S919= IR_MEM.Out={32,rS,rT,offset}                          IR_MEM-Out(S883)
	S920= IR_MEM.Out31_26=32                                    IR_MEM-Out(S883)
	S921= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S883)
	S922= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S883)
	S923= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S883)
	S924= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S888)
	S925= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S888)
	S926= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S888)
	S927= PC.CIA=addr                                           PC-Out(S891)
	S928= PC.CIA31_28=addr[31:28]                               PC-Out(S891)
	S929= PC.Out=addr+4                                         PC-Out(S892)
	S930= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S931= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S932= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S933= A_EX.Out=>ALU.A                                       Premise(F676)
	S934= ALU.A=FU(base)                                        Path(S899,S933)
	S935= B_EX.Out=>ALU.B                                       Premise(F677)
	S936= ALU.B={16{offset[15]},offset}                         Path(S902,S935)
	S937= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F678)
	S938= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S905,S937)
	S939= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F679)
	S940= ALU.Out=>ALUOut_MEM.In                                Premise(F680)
	S941= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F681)
	S942= FU.OutID1=>A_EX.In                                    Premise(F682)
	S943= IMMEXT.Out=>B_EX.In                                   Premise(F683)
	S944= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F684)
	S945= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F685)
	S946= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S932,S945)
	S947= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F686)
	S948= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F687)
	S949= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F688)
	S950= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F689)
	S951= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F690)
	S952= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F691)
	S953= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F692)
	S954= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F693)
	S955= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F694)
	S956= FU.Bub_ID=>CU_ID.Bub                                  Premise(F695)
	S957= FU.Halt_ID=>CU_ID.Halt                                Premise(F696)
	S958= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F697)
	S959= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F698)
	S960= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F699)
	S961= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F700)
	S962= FU.Bub_IF=>CU_IF.Bub                                  Premise(F701)
	S963= FU.Halt_IF=>CU_IF.Halt                                Premise(F702)
	S964= ICache.Hit=>CU_IF.ICacheHit                           Premise(F703)
	S965= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F704)
	S966= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F705)
	S967= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F706)
	S968= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F707)
	S969= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F708)
	S970= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F709)
	S971= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F710)
	S972= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F711)
	S973= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F712)
	S974= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F713)
	S975= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F714)
	S976= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F715)
	S977= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F716)
	S978= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F717)
	S979= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F718)
	S980= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F719)
	S981= ALUOut_MEM.Out=>DCache.IEA                            Premise(F720)
	S982= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S905,S981)
	S983= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S982)
	S984= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S983,S970)
	S985= DMem.MEM8WordOut=>DCache.WData                        Premise(F721)
	S986= DCache.Out=>DCacheReg.In                              Premise(F722)
	S987= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F723)
	S988= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S905,S987)
	S989= DCache.RLineEA=>DMMU.IEAR                             Premise(F724)
	S990= DMMU.IEAR=DCacheRLineEA()                             Path(S930,S989)
	S991= CP0.ASID=>DMMU.PID                                    Premise(F725)
	S992= DMMU.PID=pid                                          Path(S908,S991)
	S993= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S992,S988)
	S994= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S992,S990)
	S995= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S993,S978)
	S996= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S992,S988)
	S997= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S996,S971)
	S998= CP0.ASID=>DMMU.PID                                    Premise(F726)
	S999= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F727)
	S1000= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S994,S999)
	S1001= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F728)
	S1002= DMem.MEM8WordWData=DCacheRLineData()                 Path(S931,S1001)
	S1003= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F729)
	S1004= DCache.Out=>DR_DMMU1.In                              Premise(F730)
	S1005= DCacheReg.Out=>DR_DMMU2.In                           Premise(F731)
	S1006= DMem.Out=>DR_WB.In                                   Premise(F732)
	S1007= DCache.Hit=>FU.DCacheHit                             Premise(F733)
	S1008= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S983,S1007)
	S1009= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F734)
	S1010= ICache.Hit=>FU.ICacheHit                             Premise(F735)
	S1011= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F736)
	S1012= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F737)
	S1013= IR_EX.Out=>FU.IR_EX                                  Premise(F738)
	S1014= FU.IR_EX={32,rS,rT,offset}                           Path(S909,S1013)
	S1015= IR_ID.Out=>FU.IR_ID                                  Premise(F739)
	S1016= FU.IR_ID={32,rS,rT,offset}                           Path(S914,S1015)
	S1017= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F740)
	S1018= IR_MEM.Out=>FU.IR_MEM                                Premise(F741)
	S1019= FU.IR_MEM={32,rS,rT,offset}                          Path(S919,S1018)
	S1020= IR_WB.Out=>FU.IR_WB                                  Premise(F742)
	S1021= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F743)
	S1022= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F744)
	S1023= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F745)
	S1024= FU.InEX_WReg=rT                                      Path(S912,S1023)
	S1025= GPR.Rdata1=>FU.InID1                                 Premise(F746)
	S1026= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F747)
	S1027= FU.InID1_RReg=rS                                     Path(S916,S1026)
	S1028= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F748)
	S1029= FU.InMEM_WReg=rT                                     Path(S922,S1028)
	S1030= MemDataSelL.Out=>FU.InWB                             Premise(F749)
	S1031= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F750)
	S1032= IR_ID.Out25_21=>GPR.RReg1                            Premise(F751)
	S1033= GPR.RReg1=rS                                         Path(S916,S1032)
	S1034= GPR.Rdata1=base                                      GPR-Read(S1033,S886)
	S1035= FU.InID1=base                                        Path(S1034,S1025)
	S1036= FU.OutID1=FU(base)                                   FU-Forward(S1035)
	S1037= A_EX.In=FU(base)                                     Path(S1036,S942)
	S1038= MemDataSelL.Out=>GPR.WData                           Premise(F752)
	S1039= IR_WB.Out20_16=>GPR.WReg                             Premise(F753)
	S1040= IMMU.Addr=>IAddrReg.In                               Premise(F754)
	S1041= PC.Out=>ICache.IEA                                   Premise(F755)
	S1042= ICache.IEA=addr+4                                    Path(S929,S1041)
	S1043= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1042)
	S1044= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1043,S964)
	S1045= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1043,S1010)
	S1046= PC.Out=>ICache.IEA                                   Premise(F756)
	S1047= IMem.MEM8WordOut=>ICache.WData                       Premise(F757)
	S1048= ICache.Out=>ICacheReg.In                             Premise(F758)
	S1049= IR_ID.Out15_0=>IMMEXT.In                             Premise(F759)
	S1050= IMMEXT.In=offset                                     Path(S918,S1049)
	S1051= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1050)
	S1052= B_EX.In={16{offset[15]},offset}                      Path(S1051,S943)
	S1053= PC.Out=>IMMU.IEA                                     Premise(F760)
	S1054= IMMU.IEA=addr+4                                      Path(S929,S1053)
	S1055= CP0.ASID=>IMMU.PID                                   Premise(F761)
	S1056= IMMU.PID=pid                                         Path(S908,S1055)
	S1057= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1056,S1054)
	S1058= IAddrReg.In={pid,addr+4}                             Path(S1057,S1040)
	S1059= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1056,S1054)
	S1060= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1059,S965)
	S1061= IAddrReg.Out=>IMem.RAddr                             Premise(F762)
	S1062= IMem.RAddr={pid,addr}                                Path(S924,S1061)
	S1063= IMem.Out={32,rS,rT,offset}                           IMem-Read(S1062,S894)
	S1064= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1062,S894)
	S1065= ICache.WData=IMemGet8Word({pid,addr})                Path(S1064,S1047)
	S1066= ICacheReg.Out=>IRMux.CacheData                       Premise(F763)
	S1067= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F764)
	S1068= IMem.Out=>IRMux.MemData                              Premise(F765)
	S1069= IRMux.MemData={32,rS,rT,offset}                      Path(S1063,S1068)
	S1070= IRMux.Out={32,rS,rT,offset}                          IRMux-Select2(S1069)
	S1071= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F766)
	S1072= IR_MEM.Out=>IR_DMMU1.In                              Premise(F767)
	S1073= IR_DMMU1.In={32,rS,rT,offset}                        Path(S919,S1072)
	S1074= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F768)
	S1075= IR_ID.Out=>IR_EX.In                                  Premise(F769)
	S1076= IR_EX.In={32,rS,rT,offset}                           Path(S914,S1075)
	S1077= ICache.Out=>IR_ID.In                                 Premise(F770)
	S1078= IRMux.Out=>IR_ID.In                                  Premise(F771)
	S1079= IR_ID.In={32,rS,rT,offset}                           Path(S1070,S1078)
	S1080= ICache.Out=>IR_IMMU.In                               Premise(F772)
	S1081= IR_EX.Out=>IR_MEM.In                                 Premise(F773)
	S1082= IR_MEM.In={32,rS,rT,offset}                          Path(S909,S1081)
	S1083= IR_DMMU2.Out=>IR_WB.In                               Premise(F774)
	S1084= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F775)
	S1085= DR_WB.Out=>MemDataSelL.In                            Premise(F776)
	S1086= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F777)
	S1087= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F778)
	S1088= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F779)
	S1089= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F780)
	S1090= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F781)
	S1091= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F782)
	S1092= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F783)
	S1093= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F784)
	S1094= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F785)
	S1095= CU_EX.IRFunc1=rT                                     Path(S912,S1094)
	S1096= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F786)
	S1097= CU_EX.IRFunc2=rS                                     Path(S911,S1096)
	S1098= IR_EX.Out31_26=>CU_EX.Op                             Premise(F787)
	S1099= CU_EX.Op=32                                          Path(S910,S1098)
	S1100= CU_EX.Func=alu_add                                   CU_EX(S1099)
	S1101= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1099)
	S1102= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F788)
	S1103= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F789)
	S1104= CU_ID.IRFunc1=rT                                     Path(S917,S1103)
	S1105= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F790)
	S1106= CU_ID.IRFunc2=rS                                     Path(S916,S1105)
	S1107= IR_ID.Out31_26=>CU_ID.Op                             Premise(F791)
	S1108= CU_ID.Op=32                                          Path(S915,S1107)
	S1109= CU_ID.Func=alu_add                                   CU_ID(S1108)
	S1110= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1108)
	S1111= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F792)
	S1112= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F793)
	S1113= CU_MEM.IRFunc1=rT                                    Path(S922,S1112)
	S1114= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F794)
	S1115= CU_MEM.IRFunc2=rS                                    Path(S921,S1114)
	S1116= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F795)
	S1117= CU_MEM.Op=32                                         Path(S920,S1116)
	S1118= CU_MEM.Func=alu_add                                  CU_MEM(S1117)
	S1119= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1117)
	S1120= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F796)
	S1121= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F797)
	S1122= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F798)
	S1123= IR_WB.Out31_26=>CU_WB.Op                             Premise(F799)
	S1124= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F800)
	S1125= CtrlA_EX=0                                           Premise(F801)
	S1126= [A_EX]=FU(base)                                      A_EX-Hold(S835,S1125)
	S1127= CtrlB_EX=0                                           Premise(F802)
	S1128= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S837,S1127)
	S1129= CtrlALUOut_MEM=0                                     Premise(F803)
	S1130= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S839,S1129)
	S1131= CtrlALUOut_DMMU1=1                                   Premise(F804)
	S1132= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Write(S938,S1131)
	S1133= CtrlALUOut_DMMU2=0                                   Premise(F805)
	S1134= CtrlALUOut_WB=0                                      Premise(F806)
	S1135= CtrlA_MEM=0                                          Premise(F807)
	S1136= CtrlA_WB=0                                           Premise(F808)
	S1137= CtrlB_MEM=0                                          Premise(F809)
	S1138= CtrlB_WB=0                                           Premise(F810)
	S1139= CtrlDCache=0                                         Premise(F811)
	S1140= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S898,S1139)
	S1141= CtrlICache=0                                         Premise(F812)
	S1142= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S857,S1141)
	S1143= CtrlIMMU=0                                           Premise(F813)
	S1144= CtrlDMMU=0                                           Premise(F814)
	S1145= CtrlDAddrReg_DMMU1=1                                 Premise(F815)
	S1146= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S995,S1145)
	S1147= CtrlDAddrReg_DMMU2=0                                 Premise(F816)
	S1148= CtrlDAddrReg_MEM=0                                   Premise(F817)
	S1149= CtrlDAddrReg_WB=0                                    Premise(F818)
	S1150= CtrlDMem=0                                           Premise(F819)
	S1151= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S897,S1150)
	S1152= CtrlDMem8Word=0                                      Premise(F820)
	S1153= CtrlDCacheReg=1                                      Premise(F821)
	S1154= CtrlASIDIn=0                                         Premise(F822)
	S1155= CtrlCP0=0                                            Premise(F823)
	S1156= CP0[ASID]=pid                                        CP0-Hold(S869,S1155)
	S1157= CtrlEPCIn=0                                          Premise(F824)
	S1158= CtrlExCodeIn=0                                       Premise(F825)
	S1159= CtrlDR_DMMU1=1                                       Premise(F826)
	S1160= CtrlDR_DMMU2=0                                       Premise(F827)
	S1161= CtrlDR_WB=0                                          Premise(F828)
	S1162= CtrlIR_DMMU1=1                                       Premise(F829)
	S1163= [IR_DMMU1]={32,rS,rT,offset}                         IR_DMMU1-Write(S1073,S1162)
	S1164= CtrlIR_DMMU2=0                                       Premise(F830)
	S1165= CtrlIR_EX=0                                          Premise(F831)
	S1166= [IR_EX]={32,rS,rT,offset}                            IR_EX-Hold(S878,S1165)
	S1167= CtrlIR_ID=0                                          Premise(F832)
	S1168= [IR_ID]={32,rS,rT,offset}                            IR_ID-Hold(S880,S1167)
	S1169= CtrlIR_IMMU=0                                        Premise(F833)
	S1170= CtrlIR_MEM=0                                         Premise(F834)
	S1171= [IR_MEM]={32,rS,rT,offset}                           IR_MEM-Hold(S883,S1170)
	S1172= CtrlIR_WB=0                                          Premise(F835)
	S1173= CtrlGPR=0                                            Premise(F836)
	S1174= GPR[rS]=base                                         GPR-Hold(S886,S1173)
	S1175= CtrlIAddrReg=0                                       Premise(F837)
	S1176= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S888,S1175)
	S1177= CtrlPC=0                                             Premise(F838)
	S1178= CtrlPCInc=0                                          Premise(F839)
	S1179= PC[CIA]=addr                                         PC-Hold(S891,S1178)
	S1180= PC[Out]=addr+4                                       PC-Hold(S892,S1177,S1178)
	S1181= CtrlIMem=0                                           Premise(F840)
	S1182= IMem[{pid,addr}]={32,rS,rT,offset}                   IMem-Hold(S894,S1181)
	S1183= CtrlICacheReg=0                                      Premise(F841)
	S1184= CtrlIRMux=0                                          Premise(F842)

DMMU1	S1185= A_EX.Out=FU(base)                                    A_EX-Out(S1126)
	S1186= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1126)
	S1187= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1126)
	S1188= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1128)
	S1189= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1128)
	S1190= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1128)
	S1191= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1130)
	S1192= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1130)
	S1193= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1130)
	S1194= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1132)
	S1195= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1132)
	S1196= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1132)
	S1197= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1198= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1199= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1200= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1146)
	S1201= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1146)
	S1202= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1146)
	S1203= CP0.ASID=pid                                         CP0-Read-ASID(S1156)
	S1204= IR_DMMU1.Out={32,rS,rT,offset}                       IR_DMMU1-Out(S1163)
	S1205= IR_DMMU1.Out31_26=32                                 IR_DMMU1-Out(S1163)
	S1206= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1163)
	S1207= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1163)
	S1208= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1163)
	S1209= IR_EX.Out={32,rS,rT,offset}                          IR_EX-Out(S1166)
	S1210= IR_EX.Out31_26=32                                    IR_EX-Out(S1166)
	S1211= IR_EX.Out25_21=rS                                    IR_EX-Out(S1166)
	S1212= IR_EX.Out20_16=rT                                    IR_EX-Out(S1166)
	S1213= IR_EX.Out15_0=offset                                 IR_EX-Out(S1166)
	S1214= IR_ID.Out={32,rS,rT,offset}                          IR-Out(S1168)
	S1215= IR_ID.Out31_26=32                                    IR-Out(S1168)
	S1216= IR_ID.Out25_21=rS                                    IR-Out(S1168)
	S1217= IR_ID.Out20_16=rT                                    IR-Out(S1168)
	S1218= IR_ID.Out15_0=offset                                 IR-Out(S1168)
	S1219= IR_MEM.Out={32,rS,rT,offset}                         IR_MEM-Out(S1171)
	S1220= IR_MEM.Out31_26=32                                   IR_MEM-Out(S1171)
	S1221= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1171)
	S1222= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1171)
	S1223= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1171)
	S1224= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1176)
	S1225= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1176)
	S1226= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1176)
	S1227= PC.CIA=addr                                          PC-Out(S1179)
	S1228= PC.CIA31_28=addr[31:28]                              PC-Out(S1179)
	S1229= PC.Out=addr+4                                        PC-Out(S1180)
	S1230= A_EX.Out=>ALU.A                                      Premise(F843)
	S1231= ALU.A=FU(base)                                       Path(S1185,S1230)
	S1232= B_EX.Out=>ALU.B                                      Premise(F844)
	S1233= ALU.B={16{offset[15]},offset}                        Path(S1188,S1232)
	S1234= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F845)
	S1235= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1191,S1234)
	S1236= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F846)
	S1237= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1194,S1236)
	S1238= ALU.Out=>ALUOut_MEM.In                               Premise(F847)
	S1239= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F848)
	S1240= FU.OutID1=>A_EX.In                                   Premise(F849)
	S1241= IMMEXT.Out=>B_EX.In                                  Premise(F850)
	S1242= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F851)
	S1243= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F852)
	S1244= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1199,S1243)
	S1245= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F853)
	S1246= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F854)
	S1247= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F855)
	S1248= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F856)
	S1249= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F857)
	S1250= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F858)
	S1251= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F859)
	S1252= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F860)
	S1253= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F861)
	S1254= FU.Bub_ID=>CU_ID.Bub                                 Premise(F862)
	S1255= FU.Halt_ID=>CU_ID.Halt                               Premise(F863)
	S1256= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F864)
	S1257= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F865)
	S1258= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F866)
	S1259= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F867)
	S1260= FU.Bub_IF=>CU_IF.Bub                                 Premise(F868)
	S1261= FU.Halt_IF=>CU_IF.Halt                               Premise(F869)
	S1262= ICache.Hit=>CU_IF.ICacheHit                          Premise(F870)
	S1263= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F871)
	S1264= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F872)
	S1265= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F873)
	S1266= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F874)
	S1267= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F875)
	S1268= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F876)
	S1269= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F877)
	S1270= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F878)
	S1271= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F879)
	S1272= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F880)
	S1273= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F881)
	S1274= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F882)
	S1275= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F883)
	S1276= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F884)
	S1277= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F885)
	S1278= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1200,S1277)
	S1279= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F886)
	S1280= ALUOut_MEM.Out=>DCache.IEA                           Premise(F887)
	S1281= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1191,S1280)
	S1282= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1281)
	S1283= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1282,S1268)
	S1284= DMem.MEM8WordOut=>DCache.WData                       Premise(F888)
	S1285= DCache.Out=>DCacheReg.In                             Premise(F889)
	S1286= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F890)
	S1287= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1191,S1286)
	S1288= DCache.RLineEA=>DMMU.IEAR                            Premise(F891)
	S1289= DMMU.IEAR=DCacheRLineEA()                            Path(S1197,S1288)
	S1290= CP0.ASID=>DMMU.PID                                   Premise(F892)
	S1291= DMMU.PID=pid                                         Path(S1203,S1290)
	S1292= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1291,S1287)
	S1293= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1291,S1289)
	S1294= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1292,S1276)
	S1295= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1291,S1287)
	S1296= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1295,S1269)
	S1297= CP0.ASID=>DMMU.PID                                   Premise(F893)
	S1298= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F894)
	S1299= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1293,S1298)
	S1300= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F895)
	S1301= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1198,S1300)
	S1302= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F896)
	S1303= DCache.Out=>DR_DMMU1.In                              Premise(F897)
	S1304= DCacheReg.Out=>DR_DMMU2.In                           Premise(F898)
	S1305= DMem.Out=>DR_WB.In                                   Premise(F899)
	S1306= DCache.Hit=>FU.DCacheHit                             Premise(F900)
	S1307= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1282,S1306)
	S1308= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F901)
	S1309= ICache.Hit=>FU.ICacheHit                             Premise(F902)
	S1310= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F903)
	S1311= FU.IR_DMMU1={32,rS,rT,offset}                        Path(S1204,S1310)
	S1312= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F904)
	S1313= IR_EX.Out=>FU.IR_EX                                  Premise(F905)
	S1314= FU.IR_EX={32,rS,rT,offset}                           Path(S1209,S1313)
	S1315= IR_ID.Out=>FU.IR_ID                                  Premise(F906)
	S1316= FU.IR_ID={32,rS,rT,offset}                           Path(S1214,S1315)
	S1317= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F907)
	S1318= IR_MEM.Out=>FU.IR_MEM                                Premise(F908)
	S1319= FU.IR_MEM={32,rS,rT,offset}                          Path(S1219,S1318)
	S1320= IR_WB.Out=>FU.IR_WB                                  Premise(F909)
	S1321= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F910)
	S1322= FU.InDMMU1_WReg=rT                                   Path(S1207,S1321)
	S1323= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F911)
	S1324= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F912)
	S1325= FU.InEX_WReg=rT                                      Path(S1212,S1324)
	S1326= GPR.Rdata1=>FU.InID1                                 Premise(F913)
	S1327= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F914)
	S1328= FU.InID1_RReg=rS                                     Path(S1216,S1327)
	S1329= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F915)
	S1330= FU.InMEM_WReg=rT                                     Path(S1222,S1329)
	S1331= MemDataSelL.Out=>FU.InWB                             Premise(F916)
	S1332= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F917)
	S1333= IR_ID.Out25_21=>GPR.RReg1                            Premise(F918)
	S1334= GPR.RReg1=rS                                         Path(S1216,S1333)
	S1335= GPR.Rdata1=base                                      GPR-Read(S1334,S1174)
	S1336= FU.InID1=base                                        Path(S1335,S1326)
	S1337= FU.OutID1=FU(base)                                   FU-Forward(S1336)
	S1338= A_EX.In=FU(base)                                     Path(S1337,S1240)
	S1339= MemDataSelL.Out=>GPR.WData                           Premise(F919)
	S1340= IR_WB.Out20_16=>GPR.WReg                             Premise(F920)
	S1341= IMMU.Addr=>IAddrReg.In                               Premise(F921)
	S1342= PC.Out=>ICache.IEA                                   Premise(F922)
	S1343= ICache.IEA=addr+4                                    Path(S1229,S1342)
	S1344= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1343)
	S1345= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1344,S1262)
	S1346= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1344,S1309)
	S1347= PC.Out=>ICache.IEA                                   Premise(F923)
	S1348= IMem.MEM8WordOut=>ICache.WData                       Premise(F924)
	S1349= ICache.Out=>ICacheReg.In                             Premise(F925)
	S1350= IR_ID.Out15_0=>IMMEXT.In                             Premise(F926)
	S1351= IMMEXT.In=offset                                     Path(S1218,S1350)
	S1352= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1351)
	S1353= B_EX.In={16{offset[15]},offset}                      Path(S1352,S1241)
	S1354= PC.Out=>IMMU.IEA                                     Premise(F927)
	S1355= IMMU.IEA=addr+4                                      Path(S1229,S1354)
	S1356= CP0.ASID=>IMMU.PID                                   Premise(F928)
	S1357= IMMU.PID=pid                                         Path(S1203,S1356)
	S1358= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1357,S1355)
	S1359= IAddrReg.In={pid,addr+4}                             Path(S1358,S1341)
	S1360= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1357,S1355)
	S1361= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1360,S1263)
	S1362= IAddrReg.Out=>IMem.RAddr                             Premise(F929)
	S1363= IMem.RAddr={pid,addr}                                Path(S1224,S1362)
	S1364= IMem.Out={32,rS,rT,offset}                           IMem-Read(S1363,S1182)
	S1365= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1363,S1182)
	S1366= ICache.WData=IMemGet8Word({pid,addr})                Path(S1365,S1348)
	S1367= ICacheReg.Out=>IRMux.CacheData                       Premise(F930)
	S1368= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F931)
	S1369= IMem.Out=>IRMux.MemData                              Premise(F932)
	S1370= IRMux.MemData={32,rS,rT,offset}                      Path(S1364,S1369)
	S1371= IRMux.Out={32,rS,rT,offset}                          IRMux-Select2(S1370)
	S1372= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F933)
	S1373= IR_MEM.Out=>IR_DMMU1.In                              Premise(F934)
	S1374= IR_DMMU1.In={32,rS,rT,offset}                        Path(S1219,S1373)
	S1375= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F935)
	S1376= IR_DMMU2.In={32,rS,rT,offset}                        Path(S1204,S1375)
	S1377= IR_ID.Out=>IR_EX.In                                  Premise(F936)
	S1378= IR_EX.In={32,rS,rT,offset}                           Path(S1214,S1377)
	S1379= ICache.Out=>IR_ID.In                                 Premise(F937)
	S1380= IRMux.Out=>IR_ID.In                                  Premise(F938)
	S1381= IR_ID.In={32,rS,rT,offset}                           Path(S1371,S1380)
	S1382= ICache.Out=>IR_IMMU.In                               Premise(F939)
	S1383= IR_EX.Out=>IR_MEM.In                                 Premise(F940)
	S1384= IR_MEM.In={32,rS,rT,offset}                          Path(S1209,S1383)
	S1385= IR_DMMU2.Out=>IR_WB.In                               Premise(F941)
	S1386= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F942)
	S1387= DR_WB.Out=>MemDataSelL.In                            Premise(F943)
	S1388= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F944)
	S1389= CU_DMMU1.IRFunc1=rT                                  Path(S1207,S1388)
	S1390= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F945)
	S1391= CU_DMMU1.IRFunc2=rS                                  Path(S1206,S1390)
	S1392= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F946)
	S1393= CU_DMMU1.Op=32                                       Path(S1205,S1392)
	S1394= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1393)
	S1395= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S1393)
	S1396= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F947)
	S1397= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F948)
	S1398= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F949)
	S1399= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F950)
	S1400= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F951)
	S1401= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F952)
	S1402= CU_EX.IRFunc1=rT                                     Path(S1212,S1401)
	S1403= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F953)
	S1404= CU_EX.IRFunc2=rS                                     Path(S1211,S1403)
	S1405= IR_EX.Out31_26=>CU_EX.Op                             Premise(F954)
	S1406= CU_EX.Op=32                                          Path(S1210,S1405)
	S1407= CU_EX.Func=alu_add                                   CU_EX(S1406)
	S1408= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1406)
	S1409= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F955)
	S1410= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F956)
	S1411= CU_ID.IRFunc1=rT                                     Path(S1217,S1410)
	S1412= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F957)
	S1413= CU_ID.IRFunc2=rS                                     Path(S1216,S1412)
	S1414= IR_ID.Out31_26=>CU_ID.Op                             Premise(F958)
	S1415= CU_ID.Op=32                                          Path(S1215,S1414)
	S1416= CU_ID.Func=alu_add                                   CU_ID(S1415)
	S1417= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1415)
	S1418= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F959)
	S1419= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F960)
	S1420= CU_MEM.IRFunc1=rT                                    Path(S1222,S1419)
	S1421= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F961)
	S1422= CU_MEM.IRFunc2=rS                                    Path(S1221,S1421)
	S1423= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F962)
	S1424= CU_MEM.Op=32                                         Path(S1220,S1423)
	S1425= CU_MEM.Func=alu_add                                  CU_MEM(S1424)
	S1426= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1424)
	S1427= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F963)
	S1428= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F964)
	S1429= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F965)
	S1430= IR_WB.Out31_26=>CU_WB.Op                             Premise(F966)
	S1431= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F967)
	S1432= CtrlA_EX=0                                           Premise(F968)
	S1433= [A_EX]=FU(base)                                      A_EX-Hold(S1126,S1432)
	S1434= CtrlB_EX=0                                           Premise(F969)
	S1435= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1128,S1434)
	S1436= CtrlALUOut_MEM=0                                     Premise(F970)
	S1437= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1130,S1436)
	S1438= CtrlALUOut_DMMU1=0                                   Premise(F971)
	S1439= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1132,S1438)
	S1440= CtrlALUOut_DMMU2=1                                   Premise(F972)
	S1441= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S1237,S1440)
	S1442= CtrlALUOut_WB=0                                      Premise(F973)
	S1443= CtrlA_MEM=0                                          Premise(F974)
	S1444= CtrlA_WB=0                                           Premise(F975)
	S1445= CtrlB_MEM=0                                          Premise(F976)
	S1446= CtrlB_WB=0                                           Premise(F977)
	S1447= CtrlDCache=0                                         Premise(F978)
	S1448= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S1140,S1447)
	S1449= CtrlICache=0                                         Premise(F979)
	S1450= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1142,S1449)
	S1451= CtrlIMMU=0                                           Premise(F980)
	S1452= CtrlDMMU=0                                           Premise(F981)
	S1453= CtrlDAddrReg_DMMU1=0                                 Premise(F982)
	S1454= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1146,S1453)
	S1455= CtrlDAddrReg_DMMU2=1                                 Premise(F983)
	S1456= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S1278,S1455)
	S1457= CtrlDAddrReg_MEM=0                                   Premise(F984)
	S1458= CtrlDAddrReg_WB=0                                    Premise(F985)
	S1459= CtrlDMem=0                                           Premise(F986)
	S1460= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1151,S1459)
	S1461= CtrlDMem8Word=1                                      Premise(F987)
	S1462= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Write8Word(S1299,S1301,S1461)
	S1463= CtrlDCacheReg=0                                      Premise(F988)
	S1464= CtrlASIDIn=0                                         Premise(F989)
	S1465= CtrlCP0=0                                            Premise(F990)
	S1466= CP0[ASID]=pid                                        CP0-Hold(S1156,S1465)
	S1467= CtrlEPCIn=0                                          Premise(F991)
	S1468= CtrlExCodeIn=0                                       Premise(F992)
	S1469= CtrlDR_DMMU1=0                                       Premise(F993)
	S1470= CtrlDR_DMMU2=1                                       Premise(F994)
	S1471= CtrlDR_WB=0                                          Premise(F995)
	S1472= CtrlIR_DMMU1=0                                       Premise(F996)
	S1473= [IR_DMMU1]={32,rS,rT,offset}                         IR_DMMU1-Hold(S1163,S1472)
	S1474= CtrlIR_DMMU2=1                                       Premise(F997)
	S1475= [IR_DMMU2]={32,rS,rT,offset}                         IR_DMMU2-Write(S1376,S1474)
	S1476= CtrlIR_EX=0                                          Premise(F998)
	S1477= [IR_EX]={32,rS,rT,offset}                            IR_EX-Hold(S1166,S1476)
	S1478= CtrlIR_ID=0                                          Premise(F999)
	S1479= [IR_ID]={32,rS,rT,offset}                            IR_ID-Hold(S1168,S1478)
	S1480= CtrlIR_IMMU=0                                        Premise(F1000)
	S1481= CtrlIR_MEM=0                                         Premise(F1001)
	S1482= [IR_MEM]={32,rS,rT,offset}                           IR_MEM-Hold(S1171,S1481)
	S1483= CtrlIR_WB=0                                          Premise(F1002)
	S1484= CtrlGPR=0                                            Premise(F1003)
	S1485= GPR[rS]=base                                         GPR-Hold(S1174,S1484)
	S1486= CtrlIAddrReg=0                                       Premise(F1004)
	S1487= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1176,S1486)
	S1488= CtrlPC=0                                             Premise(F1005)
	S1489= CtrlPCInc=0                                          Premise(F1006)
	S1490= PC[CIA]=addr                                         PC-Hold(S1179,S1489)
	S1491= PC[Out]=addr+4                                       PC-Hold(S1180,S1488,S1489)
	S1492= CtrlIMem=0                                           Premise(F1007)
	S1493= IMem[{pid,addr}]={32,rS,rT,offset}                   IMem-Hold(S1182,S1492)
	S1494= CtrlICacheReg=0                                      Premise(F1008)
	S1495= CtrlIRMux=0                                          Premise(F1009)

DMMU2	S1496= A_EX.Out=FU(base)                                    A_EX-Out(S1433)
	S1497= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1433)
	S1498= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1433)
	S1499= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1435)
	S1500= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1435)
	S1501= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1435)
	S1502= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1437)
	S1503= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1437)
	S1504= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1437)
	S1505= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1439)
	S1506= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1439)
	S1507= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1439)
	S1508= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1441)
	S1509= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1441)
	S1510= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1441)
	S1511= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1512= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1513= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1514= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1454)
	S1515= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1454)
	S1516= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1454)
	S1517= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1456)
	S1518= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1456)
	S1519= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1456)
	S1520= CP0.ASID=pid                                         CP0-Read-ASID(S1466)
	S1521= IR_DMMU1.Out={32,rS,rT,offset}                       IR_DMMU1-Out(S1473)
	S1522= IR_DMMU1.Out31_26=32                                 IR_DMMU1-Out(S1473)
	S1523= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1473)
	S1524= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1473)
	S1525= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1473)
	S1526= IR_DMMU2.Out={32,rS,rT,offset}                       IR_DMMU2-Out(S1475)
	S1527= IR_DMMU2.Out31_26=32                                 IR_DMMU2-Out(S1475)
	S1528= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1475)
	S1529= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1475)
	S1530= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1475)
	S1531= IR_EX.Out={32,rS,rT,offset}                          IR_EX-Out(S1477)
	S1532= IR_EX.Out31_26=32                                    IR_EX-Out(S1477)
	S1533= IR_EX.Out25_21=rS                                    IR_EX-Out(S1477)
	S1534= IR_EX.Out20_16=rT                                    IR_EX-Out(S1477)
	S1535= IR_EX.Out15_0=offset                                 IR_EX-Out(S1477)
	S1536= IR_ID.Out={32,rS,rT,offset}                          IR-Out(S1479)
	S1537= IR_ID.Out31_26=32                                    IR-Out(S1479)
	S1538= IR_ID.Out25_21=rS                                    IR-Out(S1479)
	S1539= IR_ID.Out20_16=rT                                    IR-Out(S1479)
	S1540= IR_ID.Out15_0=offset                                 IR-Out(S1479)
	S1541= IR_MEM.Out={32,rS,rT,offset}                         IR_MEM-Out(S1482)
	S1542= IR_MEM.Out31_26=32                                   IR_MEM-Out(S1482)
	S1543= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1482)
	S1544= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1482)
	S1545= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1482)
	S1546= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1487)
	S1547= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1487)
	S1548= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1487)
	S1549= PC.CIA=addr                                          PC-Out(S1490)
	S1550= PC.CIA31_28=addr[31:28]                              PC-Out(S1490)
	S1551= PC.Out=addr+4                                        PC-Out(S1491)
	S1552= A_EX.Out=>ALU.A                                      Premise(F1010)
	S1553= ALU.A=FU(base)                                       Path(S1496,S1552)
	S1554= B_EX.Out=>ALU.B                                      Premise(F1011)
	S1555= ALU.B={16{offset[15]},offset}                        Path(S1499,S1554)
	S1556= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1012)
	S1557= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1502,S1556)
	S1558= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1013)
	S1559= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1505,S1558)
	S1560= ALU.Out=>ALUOut_MEM.In                               Premise(F1014)
	S1561= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1015)
	S1562= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1508,S1561)
	S1563= FU.OutID1=>A_EX.In                                   Premise(F1016)
	S1564= IMMEXT.Out=>B_EX.In                                  Premise(F1017)
	S1565= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1018)
	S1566= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F1019)
	S1567= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1513,S1566)
	S1568= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1020)
	S1569= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1021)
	S1570= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1022)
	S1571= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1023)
	S1572= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1024)
	S1573= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1025)
	S1574= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1026)
	S1575= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1027)
	S1576= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1028)
	S1577= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1029)
	S1578= FU.Halt_ID=>CU_ID.Halt                               Premise(F1030)
	S1579= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1031)
	S1580= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1032)
	S1581= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1033)
	S1582= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1034)
	S1583= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1035)
	S1584= FU.Halt_IF=>CU_IF.Halt                               Premise(F1036)
	S1585= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1037)
	S1586= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1038)
	S1587= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1039)
	S1588= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1040)
	S1589= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1041)
	S1590= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1042)
	S1591= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1043)
	S1592= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1044)
	S1593= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1045)
	S1594= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1046)
	S1595= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1047)
	S1596= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1048)
	S1597= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1049)
	S1598= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1050)
	S1599= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1051)
	S1600= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1052)
	S1601= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1514,S1600)
	S1602= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1053)
	S1603= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1508,S1602)
	S1604= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1603)
	S1605= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1604,S1591)
	S1606= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1054)
	S1607= DMem.MEM8WordOut=>DCache.WData                       Premise(F1055)
	S1608= DCache.Out=>DCacheReg.In                             Premise(F1056)
	S1609= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1057)
	S1610= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1502,S1609)
	S1611= DCache.RLineEA=>DMMU.IEAR                            Premise(F1058)
	S1612= DMMU.IEAR=DCacheRLineEA()                            Path(S1511,S1611)
	S1613= CP0.ASID=>DMMU.PID                                   Premise(F1059)
	S1614= DMMU.PID=pid                                         Path(S1520,S1613)
	S1615= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1614,S1610)
	S1616= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1614,S1612)
	S1617= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1615,S1599)
	S1618= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1614,S1610)
	S1619= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1618,S1592)
	S1620= CP0.ASID=>DMMU.PID                                   Premise(F1060)
	S1621= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F1061)
	S1622= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1616,S1621)
	S1623= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F1062)
	S1624= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1512,S1623)
	S1625= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F1063)
	S1626= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1517,S1625)
	S1627= DCache.Out=>DR_DMMU1.In                              Premise(F1064)
	S1628= DCacheReg.Out=>DR_DMMU2.In                           Premise(F1065)
	S1629= DMem.Out=>DR_WB.In                                   Premise(F1066)
	S1630= DCache.Hit=>FU.DCacheHit                             Premise(F1067)
	S1631= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1604,S1630)
	S1632= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1068)
	S1633= ICache.Hit=>FU.ICacheHit                             Premise(F1069)
	S1634= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1070)
	S1635= FU.IR_DMMU1={32,rS,rT,offset}                        Path(S1521,S1634)
	S1636= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1071)
	S1637= FU.IR_DMMU2={32,rS,rT,offset}                        Path(S1526,S1636)
	S1638= IR_EX.Out=>FU.IR_EX                                  Premise(F1072)
	S1639= FU.IR_EX={32,rS,rT,offset}                           Path(S1531,S1638)
	S1640= IR_ID.Out=>FU.IR_ID                                  Premise(F1073)
	S1641= FU.IR_ID={32,rS,rT,offset}                           Path(S1536,S1640)
	S1642= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1074)
	S1643= IR_MEM.Out=>FU.IR_MEM                                Premise(F1075)
	S1644= FU.IR_MEM={32,rS,rT,offset}                          Path(S1541,S1643)
	S1645= IR_WB.Out=>FU.IR_WB                                  Premise(F1076)
	S1646= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1077)
	S1647= FU.InDMMU1_WReg=rT                                   Path(S1524,S1646)
	S1648= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1078)
	S1649= FU.InDMMU2_WReg=rT                                   Path(S1529,S1648)
	S1650= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1079)
	S1651= FU.InEX_WReg=rT                                      Path(S1534,S1650)
	S1652= GPR.Rdata1=>FU.InID1                                 Premise(F1080)
	S1653= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1081)
	S1654= FU.InID1_RReg=rS                                     Path(S1538,S1653)
	S1655= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1082)
	S1656= FU.InMEM_WReg=rT                                     Path(S1544,S1655)
	S1657= MemDataSelL.Out=>FU.InWB                             Premise(F1083)
	S1658= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1084)
	S1659= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1085)
	S1660= GPR.RReg1=rS                                         Path(S1538,S1659)
	S1661= GPR.Rdata1=base                                      GPR-Read(S1660,S1485)
	S1662= FU.InID1=base                                        Path(S1661,S1652)
	S1663= FU.OutID1=FU(base)                                   FU-Forward(S1662)
	S1664= A_EX.In=FU(base)                                     Path(S1663,S1563)
	S1665= MemDataSelL.Out=>GPR.WData                           Premise(F1086)
	S1666= IR_WB.Out20_16=>GPR.WReg                             Premise(F1087)
	S1667= IMMU.Addr=>IAddrReg.In                               Premise(F1088)
	S1668= PC.Out=>ICache.IEA                                   Premise(F1089)
	S1669= ICache.IEA=addr+4                                    Path(S1551,S1668)
	S1670= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1669)
	S1671= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1670,S1585)
	S1672= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1670,S1633)
	S1673= PC.Out=>ICache.IEA                                   Premise(F1090)
	S1674= IMem.MEM8WordOut=>ICache.WData                       Premise(F1091)
	S1675= ICache.Out=>ICacheReg.In                             Premise(F1092)
	S1676= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1093)
	S1677= IMMEXT.In=offset                                     Path(S1540,S1676)
	S1678= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1677)
	S1679= B_EX.In={16{offset[15]},offset}                      Path(S1678,S1564)
	S1680= PC.Out=>IMMU.IEA                                     Premise(F1094)
	S1681= IMMU.IEA=addr+4                                      Path(S1551,S1680)
	S1682= CP0.ASID=>IMMU.PID                                   Premise(F1095)
	S1683= IMMU.PID=pid                                         Path(S1520,S1682)
	S1684= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1683,S1681)
	S1685= IAddrReg.In={pid,addr+4}                             Path(S1684,S1667)
	S1686= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1683,S1681)
	S1687= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1686,S1586)
	S1688= IAddrReg.Out=>IMem.RAddr                             Premise(F1096)
	S1689= IMem.RAddr={pid,addr}                                Path(S1546,S1688)
	S1690= IMem.Out={32,rS,rT,offset}                           IMem-Read(S1689,S1493)
	S1691= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1689,S1493)
	S1692= ICache.WData=IMemGet8Word({pid,addr})                Path(S1691,S1674)
	S1693= ICacheReg.Out=>IRMux.CacheData                       Premise(F1097)
	S1694= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1098)
	S1695= IMem.Out=>IRMux.MemData                              Premise(F1099)
	S1696= IRMux.MemData={32,rS,rT,offset}                      Path(S1690,S1695)
	S1697= IRMux.Out={32,rS,rT,offset}                          IRMux-Select2(S1696)
	S1698= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1100)
	S1699= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1101)
	S1700= IR_DMMU1.In={32,rS,rT,offset}                        Path(S1541,S1699)
	S1701= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1102)
	S1702= IR_DMMU2.In={32,rS,rT,offset}                        Path(S1521,S1701)
	S1703= IR_ID.Out=>IR_EX.In                                  Premise(F1103)
	S1704= IR_EX.In={32,rS,rT,offset}                           Path(S1536,S1703)
	S1705= ICache.Out=>IR_ID.In                                 Premise(F1104)
	S1706= IRMux.Out=>IR_ID.In                                  Premise(F1105)
	S1707= IR_ID.In={32,rS,rT,offset}                           Path(S1697,S1706)
	S1708= ICache.Out=>IR_IMMU.In                               Premise(F1106)
	S1709= IR_EX.Out=>IR_MEM.In                                 Premise(F1107)
	S1710= IR_MEM.In={32,rS,rT,offset}                          Path(S1531,S1709)
	S1711= IR_DMMU2.Out=>IR_WB.In                               Premise(F1108)
	S1712= IR_WB.In={32,rS,rT,offset}                           Path(S1526,S1711)
	S1713= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1109)
	S1714= DR_WB.Out=>MemDataSelL.In                            Premise(F1110)
	S1715= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1111)
	S1716= CU_DMMU1.IRFunc1=rT                                  Path(S1524,S1715)
	S1717= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1112)
	S1718= CU_DMMU1.IRFunc2=rS                                  Path(S1523,S1717)
	S1719= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1113)
	S1720= CU_DMMU1.Op=32                                       Path(S1522,S1719)
	S1721= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1720)
	S1722= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S1720)
	S1723= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1114)
	S1724= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1115)
	S1725= CU_DMMU2.IRFunc1=rT                                  Path(S1529,S1724)
	S1726= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1116)
	S1727= CU_DMMU2.IRFunc2=rS                                  Path(S1528,S1726)
	S1728= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1117)
	S1729= CU_DMMU2.Op=32                                       Path(S1527,S1728)
	S1730= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1729)
	S1731= CU_DMMU2.MemDataSelFunc=mds_lwz                      CU_DMMU2(S1729)
	S1732= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1118)
	S1733= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1119)
	S1734= CU_EX.IRFunc1=rT                                     Path(S1534,S1733)
	S1735= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1120)
	S1736= CU_EX.IRFunc2=rS                                     Path(S1533,S1735)
	S1737= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1121)
	S1738= CU_EX.Op=32                                          Path(S1532,S1737)
	S1739= CU_EX.Func=alu_add                                   CU_EX(S1738)
	S1740= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1738)
	S1741= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1122)
	S1742= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1123)
	S1743= CU_ID.IRFunc1=rT                                     Path(S1539,S1742)
	S1744= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1124)
	S1745= CU_ID.IRFunc2=rS                                     Path(S1538,S1744)
	S1746= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1125)
	S1747= CU_ID.Op=32                                          Path(S1537,S1746)
	S1748= CU_ID.Func=alu_add                                   CU_ID(S1747)
	S1749= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1747)
	S1750= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1126)
	S1751= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1127)
	S1752= CU_MEM.IRFunc1=rT                                    Path(S1544,S1751)
	S1753= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1128)
	S1754= CU_MEM.IRFunc2=rS                                    Path(S1543,S1753)
	S1755= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1129)
	S1756= CU_MEM.Op=32                                         Path(S1542,S1755)
	S1757= CU_MEM.Func=alu_add                                  CU_MEM(S1756)
	S1758= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1756)
	S1759= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1130)
	S1760= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1131)
	S1761= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1132)
	S1762= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1133)
	S1763= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1134)
	S1764= CtrlA_EX=0                                           Premise(F1135)
	S1765= [A_EX]=FU(base)                                      A_EX-Hold(S1433,S1764)
	S1766= CtrlB_EX=0                                           Premise(F1136)
	S1767= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1435,S1766)
	S1768= CtrlALUOut_MEM=0                                     Premise(F1137)
	S1769= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1437,S1768)
	S1770= CtrlALUOut_DMMU1=0                                   Premise(F1138)
	S1771= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1439,S1770)
	S1772= CtrlALUOut_DMMU2=0                                   Premise(F1139)
	S1773= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1441,S1772)
	S1774= CtrlALUOut_WB=1                                      Premise(F1140)
	S1775= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S1562,S1774)
	S1776= CtrlA_MEM=0                                          Premise(F1141)
	S1777= CtrlA_WB=0                                           Premise(F1142)
	S1778= CtrlB_MEM=0                                          Premise(F1143)
	S1779= CtrlB_WB=0                                           Premise(F1144)
	S1780= CtrlDCache=1                                         Premise(F1145)
	S1781= CtrlICache=0                                         Premise(F1146)
	S1782= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1450,S1781)
	S1783= CtrlIMMU=0                                           Premise(F1147)
	S1784= CtrlDMMU=0                                           Premise(F1148)
	S1785= CtrlDAddrReg_DMMU1=0                                 Premise(F1149)
	S1786= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1454,S1785)
	S1787= CtrlDAddrReg_DMMU2=0                                 Premise(F1150)
	S1788= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1456,S1787)
	S1789= CtrlDAddrReg_MEM=0                                   Premise(F1151)
	S1790= CtrlDAddrReg_WB=0                                    Premise(F1152)
	S1791= CtrlDMem=0                                           Premise(F1153)
	S1792= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1460,S1791)
	S1793= CtrlDMem8Word=0                                      Premise(F1154)
	S1794= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1462,S1793)
	S1795= DMem.Out=a                                           DMem-Read(S1626,S1460,S1791,S1793)
	S1796= DR_WB.In=a                                           Path(S1795,S1629)
	S1797= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1626,S1460,S1791,S1793)
	S1798= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S1797,S1607)
	S1799= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S1603,S1798,S1780)
	S1800= CtrlDCacheReg=0                                      Premise(F1155)
	S1801= CtrlASIDIn=0                                         Premise(F1156)
	S1802= CtrlCP0=0                                            Premise(F1157)
	S1803= CP0[ASID]=pid                                        CP0-Hold(S1466,S1802)
	S1804= CtrlEPCIn=0                                          Premise(F1158)
	S1805= CtrlExCodeIn=0                                       Premise(F1159)
	S1806= CtrlDR_DMMU1=0                                       Premise(F1160)
	S1807= CtrlDR_DMMU2=0                                       Premise(F1161)
	S1808= CtrlDR_WB=1                                          Premise(F1162)
	S1809= [DR_WB]=a                                            DR_WB-Write(S1796,S1808)
	S1810= CtrlIR_DMMU1=0                                       Premise(F1163)
	S1811= [IR_DMMU1]={32,rS,rT,offset}                         IR_DMMU1-Hold(S1473,S1810)
	S1812= CtrlIR_DMMU2=0                                       Premise(F1164)
	S1813= [IR_DMMU2]={32,rS,rT,offset}                         IR_DMMU2-Hold(S1475,S1812)
	S1814= CtrlIR_EX=0                                          Premise(F1165)
	S1815= [IR_EX]={32,rS,rT,offset}                            IR_EX-Hold(S1477,S1814)
	S1816= CtrlIR_ID=0                                          Premise(F1166)
	S1817= [IR_ID]={32,rS,rT,offset}                            IR_ID-Hold(S1479,S1816)
	S1818= CtrlIR_IMMU=0                                        Premise(F1167)
	S1819= CtrlIR_MEM=0                                         Premise(F1168)
	S1820= [IR_MEM]={32,rS,rT,offset}                           IR_MEM-Hold(S1482,S1819)
	S1821= CtrlIR_WB=1                                          Premise(F1169)
	S1822= [IR_WB]={32,rS,rT,offset}                            IR_WB-Write(S1712,S1821)
	S1823= CtrlGPR=0                                            Premise(F1170)
	S1824= GPR[rS]=base                                         GPR-Hold(S1485,S1823)
	S1825= CtrlIAddrReg=0                                       Premise(F1171)
	S1826= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1487,S1825)
	S1827= CtrlPC=0                                             Premise(F1172)
	S1828= CtrlPCInc=0                                          Premise(F1173)
	S1829= PC[CIA]=addr                                         PC-Hold(S1490,S1828)
	S1830= PC[Out]=addr+4                                       PC-Hold(S1491,S1827,S1828)
	S1831= CtrlIMem=0                                           Premise(F1174)
	S1832= IMem[{pid,addr}]={32,rS,rT,offset}                   IMem-Hold(S1493,S1831)
	S1833= CtrlICacheReg=0                                      Premise(F1175)
	S1834= CtrlIRMux=0                                          Premise(F1176)

WB	S1835= A_EX.Out=FU(base)                                    A_EX-Out(S1765)
	S1836= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1765)
	S1837= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1765)
	S1838= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1767)
	S1839= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1767)
	S1840= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1767)
	S1841= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1769)
	S1842= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1769)
	S1843= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1769)
	S1844= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1771)
	S1845= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1771)
	S1846= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1771)
	S1847= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1773)
	S1848= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1773)
	S1849= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1773)
	S1850= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1775)
	S1851= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1775)
	S1852= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1775)
	S1853= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1786)
	S1854= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1786)
	S1855= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1786)
	S1856= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1788)
	S1857= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1788)
	S1858= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1788)
	S1859= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1860= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1861= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1862= CP0.ASID=pid                                         CP0-Read-ASID(S1803)
	S1863= DR_WB.Out=a                                          DR_WB-Out(S1809)
	S1864= DR_WB.Out1_0={a}[1:0]                                DR_WB-Out(S1809)
	S1865= DR_WB.Out4_0={a}[4:0]                                DR_WB-Out(S1809)
	S1866= IR_DMMU1.Out={32,rS,rT,offset}                       IR_DMMU1-Out(S1811)
	S1867= IR_DMMU1.Out31_26=32                                 IR_DMMU1-Out(S1811)
	S1868= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1811)
	S1869= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1811)
	S1870= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1811)
	S1871= IR_DMMU2.Out={32,rS,rT,offset}                       IR_DMMU2-Out(S1813)
	S1872= IR_DMMU2.Out31_26=32                                 IR_DMMU2-Out(S1813)
	S1873= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1813)
	S1874= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1813)
	S1875= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1813)
	S1876= IR_EX.Out={32,rS,rT,offset}                          IR_EX-Out(S1815)
	S1877= IR_EX.Out31_26=32                                    IR_EX-Out(S1815)
	S1878= IR_EX.Out25_21=rS                                    IR_EX-Out(S1815)
	S1879= IR_EX.Out20_16=rT                                    IR_EX-Out(S1815)
	S1880= IR_EX.Out15_0=offset                                 IR_EX-Out(S1815)
	S1881= IR_ID.Out={32,rS,rT,offset}                          IR-Out(S1817)
	S1882= IR_ID.Out31_26=32                                    IR-Out(S1817)
	S1883= IR_ID.Out25_21=rS                                    IR-Out(S1817)
	S1884= IR_ID.Out20_16=rT                                    IR-Out(S1817)
	S1885= IR_ID.Out15_0=offset                                 IR-Out(S1817)
	S1886= IR_MEM.Out={32,rS,rT,offset}                         IR_MEM-Out(S1820)
	S1887= IR_MEM.Out31_26=32                                   IR_MEM-Out(S1820)
	S1888= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1820)
	S1889= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1820)
	S1890= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1820)
	S1891= IR_WB.Out={32,rS,rT,offset}                          IR-Out(S1822)
	S1892= IR_WB.Out31_26=32                                    IR-Out(S1822)
	S1893= IR_WB.Out25_21=rS                                    IR-Out(S1822)
	S1894= IR_WB.Out20_16=rT                                    IR-Out(S1822)
	S1895= IR_WB.Out15_0=offset                                 IR-Out(S1822)
	S1896= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1826)
	S1897= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1826)
	S1898= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1826)
	S1899= PC.CIA=addr                                          PC-Out(S1829)
	S1900= PC.CIA31_28=addr[31:28]                              PC-Out(S1829)
	S1901= PC.Out=addr+4                                        PC-Out(S1830)
	S1902= A_EX.Out=>ALU.A                                      Premise(F1177)
	S1903= ALU.A=FU(base)                                       Path(S1835,S1902)
	S1904= B_EX.Out=>ALU.B                                      Premise(F1178)
	S1905= ALU.B={16{offset[15]},offset}                        Path(S1838,S1904)
	S1906= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1179)
	S1907= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1841,S1906)
	S1908= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1180)
	S1909= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1844,S1908)
	S1910= ALU.Out=>ALUOut_MEM.In                               Premise(F1181)
	S1911= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1182)
	S1912= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1847,S1911)
	S1913= FU.OutID1=>A_EX.In                                   Premise(F1183)
	S1914= IMMEXT.Out=>B_EX.In                                  Premise(F1184)
	S1915= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1185)
	S1916= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F1186)
	S1917= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1861,S1916)
	S1918= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1187)
	S1919= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1188)
	S1920= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1189)
	S1921= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1190)
	S1922= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1191)
	S1923= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1192)
	S1924= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1193)
	S1925= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1194)
	S1926= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1195)
	S1927= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1196)
	S1928= FU.Halt_ID=>CU_ID.Halt                               Premise(F1197)
	S1929= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1198)
	S1930= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1199)
	S1931= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1200)
	S1932= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1201)
	S1933= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1202)
	S1934= FU.Halt_IF=>CU_IF.Halt                               Premise(F1203)
	S1935= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1204)
	S1936= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1205)
	S1937= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1206)
	S1938= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1207)
	S1939= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1208)
	S1940= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1209)
	S1941= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1210)
	S1942= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1211)
	S1943= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1212)
	S1944= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1213)
	S1945= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1214)
	S1946= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1215)
	S1947= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1216)
	S1948= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1217)
	S1949= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1218)
	S1950= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1219)
	S1951= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1853,S1950)
	S1952= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1220)
	S1953= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1847,S1952)
	S1954= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1953)
	S1955= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1954,S1941)
	S1956= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1221)
	S1957= DMem.MEM8WordOut=>DCache.WData                       Premise(F1222)
	S1958= DCache.Out=>DCacheReg.In                             Premise(F1223)
	S1959= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1224)
	S1960= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1841,S1959)
	S1961= DCache.RLineEA=>DMMU.IEAR                            Premise(F1225)
	S1962= DMMU.IEAR=DCacheRLineEA()                            Path(S1859,S1961)
	S1963= CP0.ASID=>DMMU.PID                                   Premise(F1226)
	S1964= DMMU.PID=pid                                         Path(S1862,S1963)
	S1965= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1964,S1960)
	S1966= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1964,S1962)
	S1967= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1965,S1949)
	S1968= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1964,S1960)
	S1969= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1968,S1942)
	S1970= CP0.ASID=>DMMU.PID                                   Premise(F1227)
	S1971= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F1228)
	S1972= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1966,S1971)
	S1973= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F1229)
	S1974= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1860,S1973)
	S1975= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F1230)
	S1976= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1856,S1975)
	S1977= DCache.Out=>DR_DMMU1.In                              Premise(F1231)
	S1978= DCacheReg.Out=>DR_DMMU2.In                           Premise(F1232)
	S1979= DMem.Out=>DR_WB.In                                   Premise(F1233)
	S1980= DCache.Hit=>FU.DCacheHit                             Premise(F1234)
	S1981= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1954,S1980)
	S1982= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1235)
	S1983= ICache.Hit=>FU.ICacheHit                             Premise(F1236)
	S1984= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1237)
	S1985= FU.IR_DMMU1={32,rS,rT,offset}                        Path(S1866,S1984)
	S1986= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1238)
	S1987= FU.IR_DMMU2={32,rS,rT,offset}                        Path(S1871,S1986)
	S1988= IR_EX.Out=>FU.IR_EX                                  Premise(F1239)
	S1989= FU.IR_EX={32,rS,rT,offset}                           Path(S1876,S1988)
	S1990= IR_ID.Out=>FU.IR_ID                                  Premise(F1240)
	S1991= FU.IR_ID={32,rS,rT,offset}                           Path(S1881,S1990)
	S1992= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1241)
	S1993= IR_MEM.Out=>FU.IR_MEM                                Premise(F1242)
	S1994= FU.IR_MEM={32,rS,rT,offset}                          Path(S1886,S1993)
	S1995= IR_WB.Out=>FU.IR_WB                                  Premise(F1243)
	S1996= FU.IR_WB={32,rS,rT,offset}                           Path(S1891,S1995)
	S1997= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1244)
	S1998= FU.InDMMU1_WReg=rT                                   Path(S1869,S1997)
	S1999= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1245)
	S2000= FU.InDMMU2_WReg=rT                                   Path(S1874,S1999)
	S2001= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1246)
	S2002= FU.InEX_WReg=rT                                      Path(S1879,S2001)
	S2003= GPR.Rdata1=>FU.InID1                                 Premise(F1247)
	S2004= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1248)
	S2005= FU.InID1_RReg=rS                                     Path(S1883,S2004)
	S2006= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1249)
	S2007= FU.InMEM_WReg=rT                                     Path(S1889,S2006)
	S2008= MemDataSelL.Out=>FU.InWB                             Premise(F1250)
	S2009= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1251)
	S2010= FU.InWB_WReg=rT                                      Path(S1894,S2009)
	S2011= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1252)
	S2012= GPR.RReg1=rS                                         Path(S1883,S2011)
	S2013= GPR.Rdata1=base                                      GPR-Read(S2012,S1824)
	S2014= FU.InID1=base                                        Path(S2013,S2003)
	S2015= FU.OutID1=FU(base)                                   FU-Forward(S2014)
	S2016= A_EX.In=FU(base)                                     Path(S2015,S1913)
	S2017= MemDataSelL.Out=>GPR.WData                           Premise(F1253)
	S2018= IR_WB.Out20_16=>GPR.WReg                             Premise(F1254)
	S2019= GPR.WReg=rT                                          Path(S1894,S2018)
	S2020= IMMU.Addr=>IAddrReg.In                               Premise(F1255)
	S2021= PC.Out=>ICache.IEA                                   Premise(F1256)
	S2022= ICache.IEA=addr+4                                    Path(S1901,S2021)
	S2023= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S2022)
	S2024= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S2023,S1935)
	S2025= FU.ICacheHit=ICacheHit(addr+4)                       Path(S2023,S1983)
	S2026= PC.Out=>ICache.IEA                                   Premise(F1257)
	S2027= IMem.MEM8WordOut=>ICache.WData                       Premise(F1258)
	S2028= ICache.Out=>ICacheReg.In                             Premise(F1259)
	S2029= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1260)
	S2030= IMMEXT.In=offset                                     Path(S1885,S2029)
	S2031= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S2030)
	S2032= B_EX.In={16{offset[15]},offset}                      Path(S2031,S1914)
	S2033= PC.Out=>IMMU.IEA                                     Premise(F1261)
	S2034= IMMU.IEA=addr+4                                      Path(S1901,S2033)
	S2035= CP0.ASID=>IMMU.PID                                   Premise(F1262)
	S2036= IMMU.PID=pid                                         Path(S1862,S2035)
	S2037= IMMU.Addr={pid,addr+4}                               IMMU-Search(S2036,S2034)
	S2038= IAddrReg.In={pid,addr+4}                             Path(S2037,S2020)
	S2039= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S2036,S2034)
	S2040= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S2039,S1936)
	S2041= IAddrReg.Out=>IMem.RAddr                             Premise(F1263)
	S2042= IMem.RAddr={pid,addr}                                Path(S1896,S2041)
	S2043= IMem.Out={32,rS,rT,offset}                           IMem-Read(S2042,S1832)
	S2044= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S2042,S1832)
	S2045= ICache.WData=IMemGet8Word({pid,addr})                Path(S2044,S2027)
	S2046= ICacheReg.Out=>IRMux.CacheData                       Premise(F1264)
	S2047= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1265)
	S2048= IMem.Out=>IRMux.MemData                              Premise(F1266)
	S2049= IRMux.MemData={32,rS,rT,offset}                      Path(S2043,S2048)
	S2050= IRMux.Out={32,rS,rT,offset}                          IRMux-Select2(S2049)
	S2051= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1267)
	S2052= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1268)
	S2053= IR_DMMU1.In={32,rS,rT,offset}                        Path(S1886,S2052)
	S2054= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1269)
	S2055= IR_DMMU2.In={32,rS,rT,offset}                        Path(S1866,S2054)
	S2056= IR_ID.Out=>IR_EX.In                                  Premise(F1270)
	S2057= IR_EX.In={32,rS,rT,offset}                           Path(S1881,S2056)
	S2058= ICache.Out=>IR_ID.In                                 Premise(F1271)
	S2059= IRMux.Out=>IR_ID.In                                  Premise(F1272)
	S2060= IR_ID.In={32,rS,rT,offset}                           Path(S2050,S2059)
	S2061= ICache.Out=>IR_IMMU.In                               Premise(F1273)
	S2062= IR_EX.Out=>IR_MEM.In                                 Premise(F1274)
	S2063= IR_MEM.In={32,rS,rT,offset}                          Path(S1876,S2062)
	S2064= IR_DMMU2.Out=>IR_WB.In                               Premise(F1275)
	S2065= IR_WB.In={32,rS,rT,offset}                           Path(S1871,S2064)
	S2066= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1276)
	S2067= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S1851,S2066)
	S2068= MemDataSelL.Func=6'b001001                           Premise(F1277)
	S2069= DR_WB.Out=>MemDataSelL.In                            Premise(F1278)
	S2070= MemDataSelL.In=a                                     Path(S1863,S2069)
	S2071= MemDataSelL.Out={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S2070,S2067)
	S2072= FU.InWB={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S2071,S2008)
	S2073= GPR.WData={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S2071,S2017)
	S2074= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1279)
	S2075= CU_DMMU1.IRFunc1=rT                                  Path(S1869,S2074)
	S2076= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1280)
	S2077= CU_DMMU1.IRFunc2=rS                                  Path(S1868,S2076)
	S2078= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1281)
	S2079= CU_DMMU1.Op=32                                       Path(S1867,S2078)
	S2080= CU_DMMU1.Func=alu_add                                CU_DMMU1(S2079)
	S2081= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S2079)
	S2082= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1282)
	S2083= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1283)
	S2084= CU_DMMU2.IRFunc1=rT                                  Path(S1874,S2083)
	S2085= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1284)
	S2086= CU_DMMU2.IRFunc2=rS                                  Path(S1873,S2085)
	S2087= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1285)
	S2088= CU_DMMU2.Op=32                                       Path(S1872,S2087)
	S2089= CU_DMMU2.Func=alu_add                                CU_DMMU2(S2088)
	S2090= CU_DMMU2.MemDataSelFunc=mds_lwz                      CU_DMMU2(S2088)
	S2091= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1286)
	S2092= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1287)
	S2093= CU_EX.IRFunc1=rT                                     Path(S1879,S2092)
	S2094= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1288)
	S2095= CU_EX.IRFunc2=rS                                     Path(S1878,S2094)
	S2096= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1289)
	S2097= CU_EX.Op=32                                          Path(S1877,S2096)
	S2098= CU_EX.Func=alu_add                                   CU_EX(S2097)
	S2099= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S2097)
	S2100= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1290)
	S2101= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1291)
	S2102= CU_ID.IRFunc1=rT                                     Path(S1884,S2101)
	S2103= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1292)
	S2104= CU_ID.IRFunc2=rS                                     Path(S1883,S2103)
	S2105= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1293)
	S2106= CU_ID.Op=32                                          Path(S1882,S2105)
	S2107= CU_ID.Func=alu_add                                   CU_ID(S2106)
	S2108= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S2106)
	S2109= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1294)
	S2110= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1295)
	S2111= CU_MEM.IRFunc1=rT                                    Path(S1889,S2110)
	S2112= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1296)
	S2113= CU_MEM.IRFunc2=rS                                    Path(S1888,S2112)
	S2114= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1297)
	S2115= CU_MEM.Op=32                                         Path(S1887,S2114)
	S2116= CU_MEM.Func=alu_add                                  CU_MEM(S2115)
	S2117= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S2115)
	S2118= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1298)
	S2119= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1299)
	S2120= CU_WB.IRFunc1=rT                                     Path(S1894,S2119)
	S2121= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1300)
	S2122= CU_WB.IRFunc2=rS                                     Path(S1893,S2121)
	S2123= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1301)
	S2124= CU_WB.Op=32                                          Path(S1892,S2123)
	S2125= CU_WB.Func=alu_add                                   CU_WB(S2124)
	S2126= CU_WB.MemDataSelFunc=mds_lwz                         CU_WB(S2124)
	S2127= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1302)
	S2128= CtrlA_EX=0                                           Premise(F1303)
	S2129= [A_EX]=FU(base)                                      A_EX-Hold(S1765,S2128)
	S2130= CtrlB_EX=0                                           Premise(F1304)
	S2131= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1767,S2130)
	S2132= CtrlALUOut_MEM=0                                     Premise(F1305)
	S2133= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1769,S2132)
	S2134= CtrlALUOut_DMMU1=0                                   Premise(F1306)
	S2135= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1771,S2134)
	S2136= CtrlALUOut_DMMU2=0                                   Premise(F1307)
	S2137= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1773,S2136)
	S2138= CtrlALUOut_WB=0                                      Premise(F1308)
	S2139= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1775,S2138)
	S2140= CtrlA_MEM=0                                          Premise(F1309)
	S2141= CtrlA_WB=0                                           Premise(F1310)
	S2142= CtrlB_MEM=0                                          Premise(F1311)
	S2143= CtrlB_WB=0                                           Premise(F1312)
	S2144= CtrlDCache=0                                         Premise(F1313)
	S2145= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1799,S2144)
	S2146= CtrlICache=0                                         Premise(F1314)
	S2147= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1782,S2146)
	S2148= CtrlIMMU=0                                           Premise(F1315)
	S2149= CtrlDMMU=0                                           Premise(F1316)
	S2150= CtrlDAddrReg_DMMU1=0                                 Premise(F1317)
	S2151= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1786,S2150)
	S2152= CtrlDAddrReg_DMMU2=0                                 Premise(F1318)
	S2153= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1788,S2152)
	S2154= CtrlDAddrReg_MEM=0                                   Premise(F1319)
	S2155= CtrlDAddrReg_WB=0                                    Premise(F1320)
	S2156= CtrlDMem=0                                           Premise(F1321)
	S2157= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1792,S2156)
	S2158= CtrlDMem8Word=0                                      Premise(F1322)
	S2159= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1794,S2158)
	S2160= DMem.Out=a                                           DMem-Read(S1976,S1792,S2156,S2158)
	S2161= DR_WB.In=a                                           Path(S2160,S1979)
	S2162= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1976,S1792,S2156,S2158)
	S2163= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S2162,S1957)
	S2164= CtrlDCacheReg=0                                      Premise(F1323)
	S2165= CtrlASIDIn=0                                         Premise(F1324)
	S2166= CtrlCP0=0                                            Premise(F1325)
	S2167= CP0[ASID]=pid                                        CP0-Hold(S1803,S2166)
	S2168= CtrlEPCIn=0                                          Premise(F1326)
	S2169= CtrlExCodeIn=0                                       Premise(F1327)
	S2170= CtrlDR_DMMU1=0                                       Premise(F1328)
	S2171= CtrlDR_DMMU2=0                                       Premise(F1329)
	S2172= CtrlDR_WB=0                                          Premise(F1330)
	S2173= [DR_WB]=a                                            DR_WB-Hold(S1809,S2172)
	S2174= CtrlIR_DMMU1=0                                       Premise(F1331)
	S2175= [IR_DMMU1]={32,rS,rT,offset}                         IR_DMMU1-Hold(S1811,S2174)
	S2176= CtrlIR_DMMU2=0                                       Premise(F1332)
	S2177= [IR_DMMU2]={32,rS,rT,offset}                         IR_DMMU2-Hold(S1813,S2176)
	S2178= CtrlIR_EX=0                                          Premise(F1333)
	S2179= [IR_EX]={32,rS,rT,offset}                            IR_EX-Hold(S1815,S2178)
	S2180= CtrlIR_ID=0                                          Premise(F1334)
	S2181= [IR_ID]={32,rS,rT,offset}                            IR_ID-Hold(S1817,S2180)
	S2182= CtrlIR_IMMU=0                                        Premise(F1335)
	S2183= CtrlIR_MEM=0                                         Premise(F1336)
	S2184= [IR_MEM]={32,rS,rT,offset}                           IR_MEM-Hold(S1820,S2183)
	S2185= CtrlIR_WB=0                                          Premise(F1337)
	S2186= [IR_WB]={32,rS,rT,offset}                            IR_WB-Hold(S1822,S2185)
	S2187= CtrlGPR=1                                            Premise(F1338)
	S2188= GPR[rT]={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S2019,S2073,S2187)
	S2189= CtrlIAddrReg=0                                       Premise(F1339)
	S2190= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1826,S2189)
	S2191= CtrlPC=0                                             Premise(F1340)
	S2192= CtrlPCInc=0                                          Premise(F1341)
	S2193= PC[CIA]=addr                                         PC-Hold(S1829,S2192)
	S2194= PC[Out]=addr+4                                       PC-Hold(S1830,S2191,S2192)
	S2195= CtrlIMem=0                                           Premise(F1342)
	S2196= IMem[{pid,addr}]={32,rS,rT,offset}                   IMem-Hold(S1832,S2195)
	S2197= CtrlICacheReg=0                                      Premise(F1343)
	S2198= CtrlIRMux=0                                          Premise(F1344)

POST	S2129= [A_EX]=FU(base)                                      A_EX-Hold(S1765,S2128)
	S2131= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1767,S2130)
	S2133= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1769,S2132)
	S2135= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1771,S2134)
	S2137= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1773,S2136)
	S2139= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1775,S2138)
	S2145= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1799,S2144)
	S2147= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1782,S2146)
	S2151= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1786,S2150)
	S2153= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1788,S2152)
	S2157= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1792,S2156)
	S2159= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1794,S2158)
	S2167= CP0[ASID]=pid                                        CP0-Hold(S1803,S2166)
	S2173= [DR_WB]=a                                            DR_WB-Hold(S1809,S2172)
	S2175= [IR_DMMU1]={32,rS,rT,offset}                         IR_DMMU1-Hold(S1811,S2174)
	S2177= [IR_DMMU2]={32,rS,rT,offset}                         IR_DMMU2-Hold(S1813,S2176)
	S2179= [IR_EX]={32,rS,rT,offset}                            IR_EX-Hold(S1815,S2178)
	S2181= [IR_ID]={32,rS,rT,offset}                            IR_ID-Hold(S1817,S2180)
	S2184= [IR_MEM]={32,rS,rT,offset}                           IR_MEM-Hold(S1820,S2183)
	S2186= [IR_WB]={32,rS,rT,offset}                            IR_WB-Hold(S1822,S2185)
	S2188= GPR[rT]={24{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8][7]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S2019,S2073,S2187)
	S2190= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1826,S2189)
	S2193= PC[CIA]=addr                                         PC-Hold(S1829,S2192)
	S2194= PC[Out]=addr+4                                       PC-Hold(S1830,S2191,S2192)
	S2196= IMem[{pid,addr}]={32,rS,rT,offset}                   IMem-Hold(S1832,S2195)

