/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [7:0] _02_;
  reg [24:0] _03_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire [19:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [8:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire [12:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [4:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_69z;
  wire [13:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire [5:0] celloutsig_0_77z;
  wire [7:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [2:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire [25:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = !(celloutsig_0_3z ? celloutsig_0_28z[3] : celloutsig_0_26z);
  assign celloutsig_0_8z = !(celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_2z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[175] : in_data[147]);
  assign celloutsig_0_3z = !(in_data[71] ? celloutsig_0_1z[2] : celloutsig_0_2z);
  assign celloutsig_0_30z = !(celloutsig_0_28z[13] ? celloutsig_0_5z : celloutsig_0_24z[3]);
  assign celloutsig_0_7z = ~celloutsig_0_2z;
  assign celloutsig_0_65z = ~((celloutsig_0_8z | celloutsig_0_10z[3]) & _00_);
  assign celloutsig_0_4z = celloutsig_0_1z[0] | celloutsig_0_2z;
  assign celloutsig_0_45z = celloutsig_0_27z[7] | celloutsig_0_14z;
  assign celloutsig_0_58z = celloutsig_0_6z[3] | celloutsig_0_25z;
  assign celloutsig_1_3z = celloutsig_1_1z | celloutsig_1_2z;
  assign celloutsig_1_10z = in_data[119] | celloutsig_1_2z;
  assign celloutsig_0_19z = celloutsig_0_8z | celloutsig_0_10z[1];
  assign celloutsig_0_55z = celloutsig_0_46z[4] ^ celloutsig_0_27z[5];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_0_26z = celloutsig_0_11z[4] ^ celloutsig_0_8z;
  reg [9:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 10'h000;
    else _20_ <= { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_7z };
  assign { _01_[9:8], _00_, _01_[6:0] } = _20_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_38z[5:0], celloutsig_0_4z, celloutsig_0_14z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 25'h0000000;
    else _03_ <= { in_data[167:146], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_50z = celloutsig_0_33z >= { in_data[77:71], celloutsig_0_22z, celloutsig_0_39z, celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_6z[9:0], celloutsig_0_19z } >= { celloutsig_0_6z[11:9], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_72z = { celloutsig_0_28z[9], celloutsig_0_50z, celloutsig_0_64z } > { celloutsig_0_55z, celloutsig_0_22z, celloutsig_0_65z };
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_3z } > { celloutsig_0_15z[10:0], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_12z[5:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z } && celloutsig_0_31z[7:1];
  assign celloutsig_0_82z = { celloutsig_0_57z[11:10], celloutsig_0_79z } && { celloutsig_0_50z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_72z, celloutsig_0_77z };
  assign celloutsig_0_21z = in_data[59:49] && { celloutsig_0_16z[5:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_15z[11:8], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z } && in_data[89:81];
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z } && { celloutsig_0_15z[14:3], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_64z = celloutsig_0_2z & ~(celloutsig_0_12z[5]);
  assign celloutsig_0_29z = celloutsig_0_6z[0] & ~(celloutsig_0_16z[6]);
  assign celloutsig_0_77z = { celloutsig_0_70z[9:6], celloutsig_0_13z, celloutsig_0_30z } % { 1'h1, celloutsig_0_23z, celloutsig_0_67z };
  assign celloutsig_0_9z = celloutsig_0_6z[13:11] % { 1'h1, in_data[56], celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_15z[13:3] % { 1'h1, celloutsig_1_8z[15:7], celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_12z[3:0] % { 1'h1, celloutsig_1_11z };
  assign celloutsig_0_27z = celloutsig_0_6z[12:4] % { 1'h1, celloutsig_0_16z[5:1], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_37z = celloutsig_0_22z ? celloutsig_0_17z[5:1] : celloutsig_0_27z[8:4];
  assign celloutsig_0_83z = celloutsig_0_45z ? celloutsig_0_69z[4:2] : { _01_[9:8], _00_ };
  assign celloutsig_1_6z = in_data[99] ? { in_data[190:174], celloutsig_1_1z } : _03_[20:3];
  assign celloutsig_1_8z = _03_[15] ? { in_data[176:153], celloutsig_1_2z, celloutsig_1_5z } : { in_data[185], _03_[24:16], 1'h0, _03_[14:0] };
  assign celloutsig_0_1z = in_data[5] ? in_data[30:28] : in_data[92:90];
  assign celloutsig_0_12z = celloutsig_0_6z[8] ? { celloutsig_0_1z[2:1], celloutsig_0_10z, celloutsig_0_0z } : { celloutsig_0_11z[4:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_5z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } != { in_data[74:67], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[108:99] != in_data[156:147];
  assign celloutsig_0_34z = - celloutsig_0_28z[7:4];
  assign celloutsig_0_38z = - { celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_29z };
  assign celloutsig_0_48z = - { celloutsig_0_33z[2], celloutsig_0_30z, celloutsig_0_44z, celloutsig_0_3z };
  assign celloutsig_0_57z = - { celloutsig_0_56z, celloutsig_0_0z, celloutsig_0_53z, celloutsig_0_37z, celloutsig_0_30z };
  assign celloutsig_0_69z = - { celloutsig_0_32z[2:1], celloutsig_0_67z, celloutsig_0_50z, celloutsig_0_50z, celloutsig_0_2z };
  assign celloutsig_0_11z = - { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_16z = - { celloutsig_0_10z[3:2], celloutsig_0_10z };
  assign celloutsig_0_32z = ~ celloutsig_0_15z[9:7];
  assign celloutsig_0_13z = | { celloutsig_0_6z[10:8], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_36z = celloutsig_0_25z & celloutsig_0_1z[1];
  assign celloutsig_0_0z = ~^ in_data[79:75];
  assign celloutsig_0_59z = ~^ { _01_[5:3], celloutsig_0_18z };
  assign celloutsig_0_61z = ~^ in_data[52:47];
  assign celloutsig_1_5z = ~^ _03_[22:12];
  assign celloutsig_0_18z = ~^ { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_2z = ~^ { in_data[51:47], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_15z[9:4], celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_36z } >> { in_data[77:72], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_56z = { celloutsig_0_12z[3:0], celloutsig_0_4z } >> celloutsig_0_24z;
  assign celloutsig_0_6z = { in_data[74:68], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } >> { in_data[21:9], celloutsig_0_3z };
  assign celloutsig_0_67z = { celloutsig_0_48z[0], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_23z } >> celloutsig_0_24z[3:0];
  assign celloutsig_0_24z = { celloutsig_0_16z[3:0], celloutsig_0_21z } >> celloutsig_0_16z[6:2];
  assign celloutsig_0_41z = celloutsig_0_28z[9:0] - celloutsig_0_17z[12:3];
  assign celloutsig_0_46z = { celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_25z } - { celloutsig_0_38z[6:3], celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_0_49z = { celloutsig_0_1z, celloutsig_0_29z, _02_ } - { celloutsig_0_28z[11:7], celloutsig_0_45z, celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_63z = { celloutsig_0_43z[4:2], celloutsig_0_59z, celloutsig_0_5z } - { celloutsig_0_12z[3:1], celloutsig_0_45z, celloutsig_0_58z };
  assign celloutsig_0_70z = { celloutsig_0_63z, celloutsig_0_46z } - { celloutsig_0_33z[6:0], celloutsig_0_48z, celloutsig_0_29z, celloutsig_0_61z, celloutsig_0_30z };
  assign celloutsig_0_79z = celloutsig_0_41z[9:2] - { celloutsig_0_49z[11:9], celloutsig_0_56z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z } - { in_data[139:138], celloutsig_1_5z };
  assign celloutsig_1_12z = in_data[103:99] - { celloutsig_1_8z[11], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_15z = in_data[141:127] - celloutsig_1_6z[17:3];
  assign celloutsig_0_10z = { in_data[17], celloutsig_0_1z, celloutsig_0_3z } - celloutsig_0_6z[6:2];
  assign celloutsig_0_15z = { celloutsig_0_6z[13:2], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z } - { celloutsig_0_12z[7:3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_17z = { in_data[90:83], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } - { celloutsig_0_15z[14:8], celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_28z = { in_data[94:82], celloutsig_0_25z, celloutsig_0_3z } - { celloutsig_0_12z[7:1], celloutsig_0_12z };
  assign celloutsig_0_31z = celloutsig_0_15z[16:8] - { celloutsig_0_15z[7:2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_33z = { celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_32z } - { celloutsig_0_28z[10:8], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_44z = ~((celloutsig_0_11z[2] & celloutsig_0_10z[0]) | (celloutsig_0_22z & celloutsig_0_16z[5]));
  assign celloutsig_0_53z = ~((celloutsig_0_12z[7] & celloutsig_0_22z) | (celloutsig_0_13z & celloutsig_0_28z[4]));
  assign celloutsig_0_14z = ~((celloutsig_0_5z & in_data[22]) | (celloutsig_0_0z & celloutsig_0_4z));
  assign _01_[7] = _00_;
  assign { out_data[138:128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
