[submodule "verilog-mode"]
	path = verilog-mode
	url = https://github.com/harihitode/verilog-mode
