{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556132530280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556132530290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 14:02:10 2019 " "Processing started: Wed Apr 24 14:02:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556132530290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132530290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132530290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556132531009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556132531009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "32bit_reg.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543563 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "32bit_reg.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACTOR_SOURCE-dataflow " "Found design unit 1: SUBTRACTOR_SOURCE-dataflow" {  } { { "subtractor.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543569 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACTOR_SOURCE " "Found entity 1: SUBTRACTOR_SOURCE" {  } { { "subtractor.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_To_1-RTL " "Found design unit 1: Mux_2_To_1-RTL" {  } { { "Mux_2_to_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_To_1 " "Found entity 1: Mux_2_To_1" {  } { { "Mux_2_to_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_m29-RTL " "Found design unit 1: lpm_constant0_lpm_constant_m29-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543579 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543579 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_m29 " "Found entity 1: lpm_constant0_lpm_constant_m29" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543579 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div-Behavioral " "Found design unit 1: Div-Behavioral" {  } { { "Div.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_twobit_Binary_Comparator-bhv " "Found design unit 1: VHDL_twobit_Binary_Comparator-bhv" {  } { { "comparator_2bit.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543589 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_twobit_Binary_Comparator " "Found entity 1: VHDL_twobit_Binary_Comparator" {  } { { "comparator_2bit.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_Binary_Comparator-bhv " "Found design unit 1: VHDL_Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543593 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_Binary_Comparator " "Found entity 1: VHDL_Binary_Comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 3 1 " "Found 3 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "addsub.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub-rtl " "Found design unit 2: addsub-rtl" {  } { { "addsub.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543598 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memristor_model.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memristor_model.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memristor_Model " "Found entity 1: Memristor_Model" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memristor_Model " "Elaborating entity \"Memristor_Model\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556132543805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTFP_DIV ALTFP_DIV:inst23 " "Elaborating entity \"ALTFP_DIV\" for hierarchy \"ALTFP_DIV:inst23\"" {  } { { "Memristor_Model.bdf" "inst23" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132543917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTFP_DIV:inst23 " "Elaborated megafunction instantiation \"ALTFP_DIV:inst23\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132543919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTFP_DIV:inst23 " "Instantiated megafunction \"ALTFP_DIV:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 6 " "Parameter \"PIPELINE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132543919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ROUNDING TO_NEAREST " "Parameter \"ROUNDING\" = \"TO_NEAREST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132543919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_EXP 8 " "Parameter \"WIDTH_EXP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132543919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_MAN 23 " "Parameter \"WIDTH_MAN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132543919 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132543919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_div_out.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_div_out.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_div_out " "Found entity 1: altfp_div_out" {  } { { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132543969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132543969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_out ALTFP_DIV:inst23\|altfp_div_out:auto_generated " "Elaborating entity \"altfp_div_out\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\"" {  } { { "altfp_div.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132543971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_div_pst_ftg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_div_pst_ftg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_div_pst_ftg " "Found entity 1: altfp_div_pst_ftg" {  } { { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_pst_ftg ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1 " "Elaborating entity \"altfp_div_pst_ftg\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\"" {  } { { "db/altfp_div_out.tdf" "altfp_div_pst1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4op.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4op.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4op " "Found entity 1: altsyncram_4op" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4op ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3 " "Elaborating entity \"altsyncram_4op\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\"" {  } { { "db/altfp_div_pst_ftg.tdf" "altsyncram3" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ds " "Found entity 1: mult_2ds" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_2ds.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ds ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod " "Elaborating entity \"mult_2ds\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\"" {  } { { "db/altfp_div_pst_ftg.tdf" "a1_prod" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 132 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ds " "Found entity 1: mult_0ds" {  } { { "db/mult_0ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_0ds.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0ds ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod " "Elaborating entity \"mult_0ds\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\"" {  } { { "db/altfp_div_pst_ftg.tdf" "b1_prod" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 133 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ds " "Found entity 1: mult_9ds" {  } { { "db/mult_9ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_9ds.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ds ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_0 " "Elaborating entity \"mult_9ds\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_0\"" {  } { { "db/altfp_div_pst_ftg.tdf" "q_partial_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 134 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7ds " "Found entity 1: mult_7ds" {  } { { "db/mult_7ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_7ds.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7ds ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0 " "Elaborating entity \"mult_7ds\" for hierarchy \"ALTFP_DIV:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\"" {  } { { "db/altfp_div_pst_ftg.tdf" "remainder_mult_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 136 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst24 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst24\"" {  } { { "Memristor_Model.bdf" "inst24" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 432 616 728 480 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst24 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst24\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 432 616 728 480 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst24 " "Instantiated megafunction \"LPM_CONSTANT:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544337 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 432 616 728 480 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132544337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst4\"" {  } { { "Memristor_Model.bdf" "inst4" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 208 640 752 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst4\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 208 640 752 256 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst4 " "Instantiated megafunction \"LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544347 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 208 640 752 256 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132544347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst19 " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst19\"" {  } { { "Memristor_Model.bdf" "inst19" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 2128 2344 176 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_To_1 Mux_2_To_1:inst17 " "Elaborating entity \"Mux_2_To_1\" for hierarchy \"Mux_2_To_1:inst17\"" {  } { { "Memristor_Model.bdf" "inst17" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 48 1824 2032 160 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_twobit_Binary_Comparator VHDL_twobit_Binary_Comparator:inst8 " "Elaborating entity \"VHDL_twobit_Binary_Comparator\" for hierarchy \"VHDL_twobit_Binary_Comparator:inst8\"" {  } { { "Memristor_Model.bdf" "inst8" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 232 408 592 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst27 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst27\"" {  } { { "Memristor_Model.bdf" "inst27" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 296 -24 88 344 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst27 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst27\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 296 -24 88 344 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst27 " "Instantiated megafunction \"LPM_CONSTANT:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2 " "Parameter \"LPM_CVALUE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544363 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 296 -24 88 344 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132544363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_Binary_Comparator VHDL_Binary_Comparator:inst15 " "Elaborating entity \"VHDL_Binary_Comparator\" for hierarchy \"VHDL_Binary_Comparator:inst15\"" {  } { { "Memristor_Model.bdf" "inst15" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -120 1136 1320 -24 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTFP_ADD_SUB ALTFP_ADD_SUB:inst7 " "Elaborating entity \"ALTFP_ADD_SUB\" for hierarchy \"ALTFP_ADD_SUB:inst7\"" {  } { { "Memristor_Model.bdf" "inst7" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 160 872 1024 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTFP_ADD_SUB:inst7 " "Elaborated megafunction instantiation \"ALTFP_ADD_SUB:inst7\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 160 872 1024 320 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTFP_ADD_SUB:inst7 " "Instantiated megafunction \"ALTFP_ADD_SUB:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 14 " "Parameter \"PIPELINE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ROUNDING TO_NEAREST " "Parameter \"ROUNDING\" = \"TO_NEAREST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_EXP 8 " "Parameter \"WIDTH_EXP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_MAN 23 " "Parameter \"WIDTH_MAN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132544409 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 160 872 1024 320 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132544409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_add_sub_45k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_add_sub_45k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_45k " "Found entity 1: altfp_add_sub_45k" {  } { { "db/altfp_add_sub_45k.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_add_sub_45k ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated " "Elaborating entity \"altfp_add_sub_45k\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\"" {  } { { "altfp_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_add_sub.tdf" 63 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altbarrel_shift_oif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altbarrel_shift_oif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altbarrel_shift_oif " "Found entity 1: altbarrel_shift_oif" {  } { { "db/altbarrel_shift_oif.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altbarrel_shift_oif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altbarrel_shift_oif ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altbarrel_shift_oif:lbarrel_shift " "Elaborating entity \"altbarrel_shift_oif\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altbarrel_shift_oif:lbarrel_shift\"" {  } { { "db/altfp_add_sub_45k.tdf" "lbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altbarrel_shift_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altbarrel_shift_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altbarrel_shift_ulh " "Found entity 1: altbarrel_shift_ulh" {  } { { "db/altbarrel_shift_ulh.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altbarrel_shift_ulh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altbarrel_shift_ulh ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altbarrel_shift_ulh:rbarrel_shift " "Elaborating entity \"altbarrel_shift_ulh\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altbarrel_shift_ulh:rbarrel_shift\"" {  } { { "db/altfp_add_sub_45k.tdf" "rbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_eca " "Found entity 1: altpriority_encoder_eca" {  } { { "db/altpriority_encoder_eca.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_eca.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_eca ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt " "Elaborating entity \"altpriority_encoder_eca\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\"" {  } { { "db/altfp_add_sub_45k.tdf" "leading_zeroes_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_e1c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_e1c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_e1c " "Found entity 1: altpriority_encoder_e1c" {  } { { "db/altpriority_encoder_e1c.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_e1c.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_e1c ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10 " "Elaborating entity \"altpriority_encoder_e1c\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\"" {  } { { "db/altpriority_encoder_eca.tdf" "altpriority_encoder10" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_eca.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_3ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_3ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_3ca " "Found entity 1: altpriority_encoder_3ca" {  } { { "db/altpriority_encoder_3ca.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_3ca.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_3ca ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12 " "Elaborating entity \"altpriority_encoder_3ca\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\"" {  } { { "db/altpriority_encoder_e1c.tdf" "altpriority_encoder12" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_e1c.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_rc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_rc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_rc9 " "Found entity 1: altpriority_encoder_rc9" {  } { { "db/altpriority_encoder_rc9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_rc9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_rc9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14 " "Elaborating entity \"altpriority_encoder_rc9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\"" {  } { { "db/altpriority_encoder_3ca.tdf" "altpriority_encoder14" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_3ca.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_oc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_oc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_oc9 " "Found entity 1: altpriority_encoder_oc9" {  } { { "db/altpriority_encoder_oc9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_oc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_oc9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_oc9:altpriority_encoder16 " "Elaborating entity \"altpriority_encoder_oc9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_oc9:altpriority_encoder16\"" {  } { { "db/altpriority_encoder_rc9.tdf" "altpriority_encoder16" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_rc9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_or9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_or9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_or9 " "Found entity 1: altpriority_encoder_or9" {  } { { "db/altpriority_encoder_or9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_or9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_or9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_or9:altpriority_encoder17 " "Elaborating entity \"altpriority_encoder_or9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_or9:altpriority_encoder17\"" {  } { { "db/altpriority_encoder_rc9.tdf" "altpriority_encoder17" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_rc9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_rr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_rr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_rr9 " "Found entity 1: altpriority_encoder_rr9" {  } { { "db/altpriority_encoder_rr9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_rr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_rr9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rr9:altpriority_encoder15 " "Elaborating entity \"altpriority_encoder_rr9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ca:altpriority_encoder12\|altpriority_encoder_rr9:altpriority_encoder15\"" {  } { { "db/altpriority_encoder_3ca.tdf" "altpriority_encoder15" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_3ca.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_3ra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_3ra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_3ra " "Found entity 1: altpriority_encoder_3ra" {  } { { "db/altpriority_encoder_3ra.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_3ra.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_3ra ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ra:altpriority_encoder13 " "Elaborating entity \"altpriority_encoder_3ra\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_e1c:altpriority_encoder10\|altpriority_encoder_3ra:altpriority_encoder13\"" {  } { { "db/altpriority_encoder_e1c.tdf" "altpriority_encoder13" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_e1c.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_egc " "Found entity 1: altpriority_encoder_egc" {  } { { "db/altpriority_encoder_egc.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132544905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132544905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_egc ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_egc:altpriority_encoder11 " "Elaborating entity \"altpriority_encoder_egc\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_eca:leading_zeroes_cnt\|altpriority_encoder_egc:altpriority_encoder11\"" {  } { { "db/altpriority_encoder_eca.tdf" "altpriority_encoder11" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_eca.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132544909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_15c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_15c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_15c " "Found entity 1: altpriority_encoder_15c" {  } { { "db/altpriority_encoder_15c.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_15c.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_15c ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt " "Elaborating entity \"altpriority_encoder_15c\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\"" {  } { { "db/altfp_add_sub_45k.tdf" "trailing_zeros_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_70b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_70b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_70b " "Found entity 1: altpriority_encoder_70b" {  } { { "db/altpriority_encoder_70b.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_70b.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_70b ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24 " "Elaborating entity \"altpriority_encoder_70b\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\"" {  } { { "db/altpriority_encoder_15c.tdf" "altpriority_encoder24" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_15c.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_kv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_kv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_kv9 " "Found entity 1: altpriority_encoder_kv9" {  } { { "db/altpriority_encoder_kv9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_kv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_kv9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26 " "Elaborating entity \"altpriority_encoder_kv9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\"" {  } { { "db/altpriority_encoder_70b.tdf" "altpriority_encoder26" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_70b.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fv9 " "Found entity 1: altpriority_encoder_fv9" {  } { { "db/altpriority_encoder_fv9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_fv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fv9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28 " "Elaborating entity \"altpriority_encoder_fv9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\"" {  } { { "db/altpriority_encoder_kv9.tdf" "altpriority_encoder28" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_kv9.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_cv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_cv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_cv9 " "Found entity 1: altpriority_encoder_cv9" {  } { { "db/altpriority_encoder_cv9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_cv9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_cv9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\|altpriority_encoder_cv9:altpriority_encoder30 " "Elaborating entity \"altpriority_encoder_cv9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\|altpriority_encoder_cv9:altpriority_encoder30\"" {  } { { "db/altpriority_encoder_fv9.tdf" "altpriority_encoder30" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_fv9.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_7ha.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_7ha.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_7ha " "Found entity 1: altpriority_encoder_7ha" {  } { { "db/altpriority_encoder_7ha.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_7ha.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_7ha ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25 " "Elaborating entity \"altpriority_encoder_7ha\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\"" {  } { { "db/altpriority_encoder_15c.tdf" "altpriority_encoder25" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_15c.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_kg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_kg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_kg9 " "Found entity 1: altpriority_encoder_kg9" {  } { { "db/altpriority_encoder_kg9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_kg9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_kg9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33 " "Elaborating entity \"altpriority_encoder_kg9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\"" {  } { { "db/altpriority_encoder_7ha.tdf" "altpriority_encoder33" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_7ha.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fg9 " "Found entity 1: altpriority_encoder_fg9" {  } { { "db/altpriority_encoder_fg9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_fg9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fg9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35 " "Elaborating entity \"altpriority_encoder_fg9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\"" {  } { { "db/altpriority_encoder_kg9.tdf" "altpriority_encoder35" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_kg9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_cg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_cg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_cg9 " "Found entity 1: altpriority_encoder_cg9" {  } { { "db/altpriority_encoder_cg9.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_cg9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_cg9 ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\|altpriority_encoder_cg9:altpriority_encoder37 " "Elaborating entity \"altpriority_encoder_cg9\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\|altpriority_encoder_cg9:altpriority_encoder37\"" {  } { { "db/altpriority_encoder_fg9.tdf" "altpriority_encoder37" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_fg9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7mm " "Found entity 1: add_sub_7mm" {  } { { "db/add_sub_7mm.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_7mm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7mm ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_7mm:add_sub1 " "Elaborating entity \"add_sub_7mm\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_7mm:add_sub1\"" {  } { { "db/altfp_add_sub_45k.tdf" "add_sub1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 190 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvl " "Found entity 1: add_sub_hvl" {  } { { "db/add_sub_hvl.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_hvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvl ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_hvl:add_sub4 " "Elaborating entity \"add_sub_hvl\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_hvl:add_sub4\"" {  } { { "db/altfp_add_sub_45k.tdf" "add_sub4" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 195 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6lm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6lm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6lm " "Found entity 1: add_sub_6lm" {  } { { "db/add_sub_6lm.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_6lm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6lm ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_6lm:add_sub7 " "Elaborating entity \"add_sub_6lm\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_6lm:add_sub7\"" {  } { { "db/altfp_add_sub_45k.tdf" "add_sub7" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 200 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lmm " "Found entity 1: add_sub_lmm" {  } { { "db/add_sub_lmm.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_lmm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lmm ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_lmm:add_sub8 " "Elaborating entity \"add_sub_lmm\" for hierarchy \"ALTFP_ADD_SUB:inst7\|altfp_add_sub_45k:auto_generated\|add_sub_lmm:add_sub8\"" {  } { { "db/altfp_add_sub_45k.tdf" "add_sub8" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf" 201 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTFP_MULT ALTFP_MULT:inst9 " "Elaborating entity \"ALTFP_MULT\" for hierarchy \"ALTFP_MULT:inst9\"" {  } { { "Memristor_Model.bdf" "inst9" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTFP_MULT:inst9 " "Elaborated megafunction instantiation \"ALTFP_MULT:inst9\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTFP_MULT:inst9 " "Instantiated megafunction \"ALTFP_MULT:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 5 " "Parameter \"PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REDUCED_FUNCTIONALITY YES " "Parameter \"REDUCED_FUNCTIONALITY\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_EXP 8 " "Parameter \"WIDTH_EXP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_MAN 23 " "Parameter \"WIDTH_MAN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545859 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132545859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_mult_slq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_mult_slq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult_slq " "Found entity 1: altfp_mult_slq" {  } { { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_slq ALTFP_MULT:inst9\|altfp_mult_slq:auto_generated " "Elaborating entity \"altfp_mult_slq\" for hierarchy \"ALTFP_MULT:inst9\|altfp_mult_slq:auto_generated\"" {  } { { "altfp_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_smt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_smt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_smt " "Found entity 1: mult_smt" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132545973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_smt ALTFP_MULT:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult " "Elaborating entity \"mult_smt\" for hierarchy \"ALTFP_MULT:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\"" {  } { { "db/altfp_mult_slq.tdf" "man_product2_mult" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:inst14 " "Elaborating entity \"TEST\" for hierarchy \"TEST:inst14\"" {  } { { "Memristor_Model.bdf" "inst14" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -304 544 752 -208 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545985 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "TO_NEAREST " "Undeclared parameter TO_NEAREST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 184 832 984 344 "inst4" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132545986 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ROUNDING TO_NEAREST " "Can't find a definition for parameter ROUNDING -- assuming TO_NEAREST was intended to be a quoted string" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 184 832 984 344 "inst4" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1556132545986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTFP_ADD_SUB TEST:inst14\|ALTFP_ADD_SUB:inst4 " "Elaborating entity \"ALTFP_ADD_SUB\" for hierarchy \"TEST:inst14\|ALTFP_ADD_SUB:inst4\"" {  } { { "TEST.bdf" "inst4" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 184 832 984 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TEST:inst14\|ALTFP_ADD_SUB:inst4 " "Elaborated megafunction instantiation \"TEST:inst14\|ALTFP_ADD_SUB:inst4\"" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 184 832 984 344 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132545998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TEST:inst14\|ALTFP_ADD_SUB:inst4 " "Instantiated megafunction \"TEST:inst14\|ALTFP_ADD_SUB:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE 14 " "Parameter \"PIPELINE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ROUNDING TO_NEAREST " "Parameter \"ROUNDING\" = \"TO_NEAREST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_EXP 8 " "Parameter \"WIDTH_EXP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_MAN 23 " "Parameter \"WIDTH_MAN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132545998 ""}  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 184 832 984 344 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132545998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_add_sub_2nj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_add_sub_2nj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_2nj " "Found entity 1: altfp_add_sub_2nj" {  } { { "db/altfp_add_sub_2nj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_2nj.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132546068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_add_sub_2nj TEST:inst14\|ALTFP_ADD_SUB:inst4\|altfp_add_sub_2nj:auto_generated " "Elaborating entity \"altfp_add_sub_2nj\" for hierarchy \"TEST:inst14\|ALTFP_ADD_SUB:inst4\|altfp_add_sub_2nj:auto_generated\"" {  } { { "altfp_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_add_sub.tdf" 63 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG TEST:inst14\|LPM_SHIFTREG:inst " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"TEST:inst14\|LPM_SHIFTREG:inst\"" {  } { { "TEST.bdf" "inst" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 336 320 456 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546790 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 74 2 0 } } { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 336 320 456 480 "inst" "" } } } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -304 544 752 -208 "inst14" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546792 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because the sset port is not used " "Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 79 2 0 } } { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 336 320 456 480 "inst" "" } } } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -304 544 752 -208 "inst14" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TEST:inst14\|LPM_SHIFTREG:inst " "Elaborated megafunction instantiation \"TEST:inst14\|LPM_SHIFTREG:inst\"" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 336 320 456 480 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TEST:inst14\|LPM_SHIFTREG:inst " "Instantiated megafunction \"TEST:inst14\|LPM_SHIFTREG:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546793 ""}  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 336 320 456 480 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132546793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT TEST:inst14\|LPM_SHIFTREG:inst\|LPM_CONSTANT:ac " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"TEST:inst14\|LPM_SHIFTREG:inst\|LPM_CONSTANT:ac\"" {  } { { "lpm_shiftreg.tdf" "ac" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 61 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TEST:inst14\|LPM_SHIFTREG:inst\|LPM_CONSTANT:ac TEST:inst14\|LPM_SHIFTREG:inst " "Elaborated megafunction instantiation \"TEST:inst14\|LPM_SHIFTREG:inst\|LPM_CONSTANT:ac\", which is child of megafunction instantiation \"TEST:inst14\|LPM_SHIFTREG:inst\"" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 61 3 0 } } { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 336 320 456 480 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_0j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132546826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 TEST:inst14\|LPM_SHIFTREG:inst\|LPM_CONSTANT:ac\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"TEST:inst14\|LPM_SHIFTREG:inst\|LPM_CONSTANT:ac\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG TEST:inst14\|LPM_SHIFTREG:inst2 " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"TEST:inst14\|LPM_SHIFTREG:inst2\"" {  } { { "TEST.bdf" "inst2" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 64 312 448 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546864 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 74 2 0 } } { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 64 312 448 208 "inst2" "" } } } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -304 544 752 -208 "inst14" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546866 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because the sset port is not used " "Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 79 2 0 } } { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 64 312 448 208 "inst2" "" } } } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -304 544 752 -208 "inst14" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TEST:inst14\|LPM_SHIFTREG:inst2 " "Elaborated megafunction instantiation \"TEST:inst14\|LPM_SHIFTREG:inst2\"" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 64 312 448 208 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TEST:inst14\|LPM_SHIFTREG:inst2 " "Instantiated megafunction \"TEST:inst14\|LPM_SHIFTREG:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546866 ""}  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { { 64 312 448 208 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132546866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACTOR_SOURCE SUBTRACTOR_SOURCE:inst12 " "Elaborating entity \"SUBTRACTOR_SOURCE\" for hierarchy \"SUBTRACTOR_SOURCE:inst12\"" {  } { { "Memristor_Model.bdf" "inst12" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 320 544 144 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546902 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BORROW subtractor.vhd(16) " "VHDL Signal Declaration warning at subtractor.vhd(16): used implicit default value for signal \"BORROW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "subtractor.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556132546904 "|Memristor_Model|SUBTRACTOR_SOURCE:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst26 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst26\"" {  } { { "Memristor_Model.bdf" "inst26" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 160 464 576 208 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_m29 lpm_constant0:inst26\|lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component " "Elaborating entity \"lpm_constant0_lpm_constant_m29\" for hierarchy \"lpm_constant0:inst26\|lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component\"" {  } { { "lpm_constant0.vhd" "lpm_constant0_lpm_constant_m29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst11 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst11\"" {  } { { "Memristor_Model.bdf" "inst11" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -336 912 1024 -288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst11 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst11\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -336 912 1024 -288 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst11 " "Instantiated megafunction \"LPM_CONSTANT:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 500000 " "Parameter \"LPM_CVALUE\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546933 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -336 912 1024 -288 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132546933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rk4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_rk4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rk4 " "Found entity 1: lpm_constant_rk4" {  } { { "db/lpm_constant_rk4.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_rk4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132546958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132546958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rk4 LPM_CONSTANT:inst11\|lpm_constant_rk4:ag " "Elaborating entity \"lpm_constant_rk4\" for hierarchy \"LPM_CONSTANT:inst11\|lpm_constant_rk4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst21 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst21\"" {  } { { "Memristor_Model.bdf" "inst21" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 296 1152 1264 344 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst21 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst21\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 296 1152 1264 344 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132546984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst21 " "Instantiated megafunction \"LPM_CONSTANT:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3000 " "Parameter \"LPM_CVALUE\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132546984 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 296 1152 1264 344 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132546984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_cm4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_cm4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_cm4 " "Found entity 1: lpm_constant_cm4" {  } { { "db/lpm_constant_cm4.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_cm4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132547006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132547006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_cm4 LPM_CONSTANT:inst21\|lpm_constant_cm4:ag " "Elaborating entity \"lpm_constant_cm4\" for hierarchy \"LPM_CONSTANT:inst21\|lpm_constant_cm4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132547009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst25 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst25\"" {  } { { "Memristor_Model.bdf" "inst25" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 280 1848 1960 328 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132547030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst25 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst25\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 280 1848 1960 328 "inst25" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132547031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst25 " "Instantiated megafunction \"LPM_CONSTANT:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132547031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132547031 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 280 1848 1960 328 "inst25" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132547031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst10 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst10\"" {  } { { "Memristor_Model.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 256 2200 2312 304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132547038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst10 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst10\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 256 2200 2312 304 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132547040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst10 " "Instantiated megafunction \"LPM_CONSTANT:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2147483647 " "Parameter \"LPM_CVALUE\" = \"2147483647\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132547040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556132547040 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 256 2200 2312 304 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556132547040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_1v4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_1v4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_1v4 " "Found entity 1: lpm_constant_1v4" {  } { { "db/lpm_constant_1v4.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_1v4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556132547062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132547062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_1v4 LPM_CONSTANT:inst10\|lpm_constant_1v4:ag " "Elaborating entity \"lpm_constant_1v4\" for hierarchy \"LPM_CONSTANT:inst10\|lpm_constant_1v4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132547065 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[0\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 35 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[1\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 55 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[2\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 75 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[3\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 95 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[4\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 115 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[5\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 135 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[6\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[6\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 155 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[7\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[7\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 175 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[8\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|altsyncram_4op:altsyncram3\|q_a\[8\]\"" {  } { { "db/altsyncram_4op.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf" 195 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 42 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3|ram_block4a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556132547569 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult1 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult1\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 45 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult3 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult3\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 54 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult5 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult5\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 63 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult7 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_mult7\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 72 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out2 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out2\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 81 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out4 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out4\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 86 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out6 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out6\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 91 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out8 " "Synthesized away node \"altfp_mult:inst9\|altfp_mult_slq:auto_generated\|mult_smt:man_product2_mult\|mac_out8\"" {  } { { "db/mult_smt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf" 96 2 0 } } { "db/altfp_mult_slq.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf" 87 2 0 } } { "altfp_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf" 60 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 8 632 784 168 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_mult:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|mac_mult23 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|mac_mult23\"" {  } { { "db/mult_7ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_7ds.tdf" 41 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 136 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_7ds:remainder_mult_0|mac_mult23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|mac_mult25 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|mac_mult25\"" {  } { { "db/mult_7ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_7ds.tdf" 50 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 136 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_7ds:remainder_mult_0|mac_mult25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|w1163w\[0\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|w1163w\[0\]\"" {  } { { "db/mult_7ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_7ds.tdf" 59 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 136 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_7ds:remainder_mult_0|mac_out24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|mac_out26 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_7ds:remainder_mult_0\|mac_out26\"" {  } { { "db/mult_7ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_7ds.tdf" 64 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 136 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_7ds:remainder_mult_0|mac_out26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_1\|mac_mult21 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_1\|mac_mult21\"" {  } { { "db/mult_9ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_9ds.tdf" 38 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 135 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_9ds:q_partial_1|mac_mult21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_1\|result\[0\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_1\|result\[0\]\"" {  } { { "db/mult_9ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_9ds.tdf" 47 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 135 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_9ds:q_partial_1|mac_out22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_0\|mac_mult21 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_0\|mac_mult21\"" {  } { { "db/mult_9ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_9ds.tdf" 38 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 134 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_9ds:q_partial_0|mac_mult21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_0\|result\[0\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_9ds:q_partial_0\|result\[0\]\"" {  } { { "db/mult_9ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_9ds.tdf" 47 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 134 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_9ds:q_partial_0|mac_out22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|mac_mult13 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|mac_mult13\"" {  } { { "db/mult_0ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_0ds.tdf" 41 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 133 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_0ds:b1_prod|mac_mult13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|mac_mult15 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|mac_mult15\"" {  } { { "db/mult_0ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_0ds.tdf" 50 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 133 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_0ds:b1_prod|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|w855w\[0\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|w855w\[0\]\"" {  } { { "db/mult_0ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_0ds.tdf" 59 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 133 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_0ds:b1_prod|mac_out14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|mac_out16 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_0ds:b1_prod\|mac_out16\"" {  } { { "db/mult_0ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_0ds.tdf" 64 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 133 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_0ds:b1_prod|mac_out16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|mac_mult5 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|mac_mult5\"" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_2ds.tdf" 41 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 132 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_2ds:a1_prod|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|mac_mult7 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|mac_mult7\"" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_2ds.tdf" 50 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 132 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_2ds:a1_prod|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|w643w\[0\] " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|w643w\[0\]\"" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_2ds.tdf" 59 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 132 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_2ds:a1_prod|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|mac_out8 " "Synthesized away node \"altfp_div:inst23\|altfp_div_out:auto_generated\|altfp_div_pst_ftg:altfp_div_pst1\|mult_2ds:a1_prod\|mac_out8\"" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_2ds.tdf" 64 2 0 } } { "db/altfp_div_pst_ftg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf" 132 2 0 } } { "db/altfp_div_out.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf" 34 2 0 } } { "altfp_div.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf" 62 3 0 } } { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -24 2680 2856 168 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132547569 "|Memristor_Model|altfp_div:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_2ds:a1_prod|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556132547569 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556132547569 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "register_file:inst19\|registers " "RAM logic \"register_file:inst19\|registers\" is uninferred due to inappropriate RAM size" {  } { { "32bit_reg.vhd" "registers" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556132547742 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556132547742 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[30\] VCC " "Pin \"G\[30\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[29\] VCC " "Pin \"G\[29\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[28\] VCC " "Pin \"G\[28\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[27\] VCC " "Pin \"G\[27\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[26\] VCC " "Pin \"G\[26\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[25\] VCC " "Pin \"G\[25\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[24\] VCC " "Pin \"G\[24\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[23\] VCC " "Pin \"G\[23\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[22\] VCC " "Pin \"G\[22\]\" is stuck at VCC" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[21\] GND " "Pin \"G\[21\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[20\] GND " "Pin \"G\[20\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[19\] GND " "Pin \"G\[19\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[18\] GND " "Pin \"G\[18\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[17\] GND " "Pin \"G\[17\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[16\] GND " "Pin \"G\[16\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[15\] GND " "Pin \"G\[15\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[14\] GND " "Pin \"G\[14\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[13\] GND " "Pin \"G\[13\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[12\] GND " "Pin \"G\[12\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[11\] GND " "Pin \"G\[11\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[10\] GND " "Pin \"G\[10\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[9\] GND " "Pin \"G\[9\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[8\] GND " "Pin \"G\[8\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { -8 2896 3072 8 "G\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556132548039 "|Memristor_Model|G[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556132548039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556132548108 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1649 " "1649 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556132548424 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556132548820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556132548820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "95 " "Design contains 95 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[31\] " "No output dependent on input pin \"Vte\[31\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[30\] " "No output dependent on input pin \"Vte\[30\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[29\] " "No output dependent on input pin \"Vte\[29\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[28\] " "No output dependent on input pin \"Vte\[28\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[27\] " "No output dependent on input pin \"Vte\[27\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[26\] " "No output dependent on input pin \"Vte\[26\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[25\] " "No output dependent on input pin \"Vte\[25\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[24\] " "No output dependent on input pin \"Vte\[24\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[23\] " "No output dependent on input pin \"Vte\[23\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[22\] " "No output dependent on input pin \"Vte\[22\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[21\] " "No output dependent on input pin \"Vte\[21\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[20\] " "No output dependent on input pin \"Vte\[20\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[19\] " "No output dependent on input pin \"Vte\[19\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[18\] " "No output dependent on input pin \"Vte\[18\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[17\] " "No output dependent on input pin \"Vte\[17\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[16\] " "No output dependent on input pin \"Vte\[16\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[15\] " "No output dependent on input pin \"Vte\[15\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[14\] " "No output dependent on input pin \"Vte\[14\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[13\] " "No output dependent on input pin \"Vte\[13\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[12\] " "No output dependent on input pin \"Vte\[12\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[11\] " "No output dependent on input pin \"Vte\[11\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[10\] " "No output dependent on input pin \"Vte\[10\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[9\] " "No output dependent on input pin \"Vte\[9\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[8\] " "No output dependent on input pin \"Vte\[8\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[7\] " "No output dependent on input pin \"Vte\[7\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[6\] " "No output dependent on input pin \"Vte\[6\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[5\] " "No output dependent on input pin \"Vte\[5\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[4\] " "No output dependent on input pin \"Vte\[4\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[3\] " "No output dependent on input pin \"Vte\[3\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[2\] " "No output dependent on input pin \"Vte\[2\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[1\] " "No output dependent on input pin \"Vte\[1\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vte\[0\] " "No output dependent on input pin \"Vte\[0\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 32 16 184 48 "Vte" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vte[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[31\] " "No output dependent on input pin \"Vbe\[31\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[30\] " "No output dependent on input pin \"Vbe\[30\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[29\] " "No output dependent on input pin \"Vbe\[29\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[28\] " "No output dependent on input pin \"Vbe\[28\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[27\] " "No output dependent on input pin \"Vbe\[27\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[26\] " "No output dependent on input pin \"Vbe\[26\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[25\] " "No output dependent on input pin \"Vbe\[25\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[24\] " "No output dependent on input pin \"Vbe\[24\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[23\] " "No output dependent on input pin \"Vbe\[23\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[22\] " "No output dependent on input pin \"Vbe\[22\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[21\] " "No output dependent on input pin \"Vbe\[21\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[20\] " "No output dependent on input pin \"Vbe\[20\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[19\] " "No output dependent on input pin \"Vbe\[19\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[18\] " "No output dependent on input pin \"Vbe\[18\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[17\] " "No output dependent on input pin \"Vbe\[17\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[16\] " "No output dependent on input pin \"Vbe\[16\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[15\] " "No output dependent on input pin \"Vbe\[15\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[14\] " "No output dependent on input pin \"Vbe\[14\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[13\] " "No output dependent on input pin \"Vbe\[13\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[12\] " "No output dependent on input pin \"Vbe\[12\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[11\] " "No output dependent on input pin \"Vbe\[11\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[10\] " "No output dependent on input pin \"Vbe\[10\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[9\] " "No output dependent on input pin \"Vbe\[9\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[8\] " "No output dependent on input pin \"Vbe\[8\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[7\] " "No output dependent on input pin \"Vbe\[7\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[6\] " "No output dependent on input pin \"Vbe\[6\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[5\] " "No output dependent on input pin \"Vbe\[5\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[4\] " "No output dependent on input pin \"Vbe\[4\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[3\] " "No output dependent on input pin \"Vbe\[3\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[2\] " "No output dependent on input pin \"Vbe\[2\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[1\] " "No output dependent on input pin \"Vbe\[1\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vbe\[0\] " "No output dependent on input pin \"Vbe\[0\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 80 16 184 96 "Vbe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Vbe[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[0\] " "No output dependent on input pin \"Rinit\[0\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[1\] " "No output dependent on input pin \"Rinit\[1\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[2\] " "No output dependent on input pin \"Rinit\[2\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[3\] " "No output dependent on input pin \"Rinit\[3\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[4\] " "No output dependent on input pin \"Rinit\[4\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[5\] " "No output dependent on input pin \"Rinit\[5\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[6\] " "No output dependent on input pin \"Rinit\[6\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[7\] " "No output dependent on input pin \"Rinit\[7\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[8\] " "No output dependent on input pin \"Rinit\[8\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[9\] " "No output dependent on input pin \"Rinit\[9\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[10\] " "No output dependent on input pin \"Rinit\[10\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[11\] " "No output dependent on input pin \"Rinit\[11\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[12\] " "No output dependent on input pin \"Rinit\[12\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[13\] " "No output dependent on input pin \"Rinit\[13\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[14\] " "No output dependent on input pin \"Rinit\[14\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[15\] " "No output dependent on input pin \"Rinit\[15\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[16\] " "No output dependent on input pin \"Rinit\[16\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[17\] " "No output dependent on input pin \"Rinit\[17\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[18\] " "No output dependent on input pin \"Rinit\[18\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[19\] " "No output dependent on input pin \"Rinit\[19\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[20\] " "No output dependent on input pin \"Rinit\[20\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[21\] " "No output dependent on input pin \"Rinit\[21\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[22\] " "No output dependent on input pin \"Rinit\[22\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[23\] " "No output dependent on input pin \"Rinit\[23\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[24\] " "No output dependent on input pin \"Rinit\[24\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[25\] " "No output dependent on input pin \"Rinit\[25\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[26\] " "No output dependent on input pin \"Rinit\[26\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[27\] " "No output dependent on input pin \"Rinit\[27\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[28\] " "No output dependent on input pin \"Rinit\[28\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[29\] " "No output dependent on input pin \"Rinit\[29\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rinit\[30\] " "No output dependent on input pin \"Rinit\[30\]\"" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { { 328 1624 1792 344 "Rinit" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556132548969 "|Memristor_Model|Rinit[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556132548969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556132548979 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556132548979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556132548979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556132548979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556132549081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 14:02:29 2019 " "Processing ended: Wed Apr 24 14:02:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556132549081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556132549081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556132549081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556132549081 ""}
