29
3 1 clock  2 linea  0 reset  
1 28 u  
0 IN reset 0 4 25 O 26 O 27 O 28 O 
1 IN clock 0 4 25 O 26 O 27 O 28 O 
2 IN linea 0 6 8 O 12 O 15 O 17 O 19 O 21 O 
3 AND3 U31 3 25 I2 7 I0 9 I1 1 28 O 
4 NAND U32 2 20 I0 19 I1 1 27 O 
5 NAND U33 2 14 I0 13 I1 1 25 O 
6 INV U34 1 25 I0 4 24 O 21 O 17 O 16 O 
7 INV U35 1 27 I0 3 24 O 11 O 3 O 
8 INV U36 1 2 I0 1 22 O 
9 INV U37 1 26 I0 2 20 O 3 O 
10 NAND U38 2 24 I0 23 I1 1 26 O 
11 NAND3 U39 3 7 I2 22 I0 21 I1 1 14 O 
12 OR U40 2 25 I0 2 I1 1 13 O 
13 NAND U41 2 27 I0 12 I1 1 5 O 
14 NAND U42 2 26 I0 11 I1 1 5 O 
15 OR U43 2 26 I1 2 I0 1 16 O 
16 NAND U44 2 6 I0 15 I1 1 23 O 
17 NAND U45 2 2 I0 6 I1 1 18 O 
18 NAND U46 2 27 I0 17 I1 1 20 O 
19 OR3 U47 3 25 I2 27 I1 2 I0 1 4 O 
20 NAND U48 2 9 I1 18 I0 1 4 O 
21 NAND U49 2 2 I0 6 I1 1 11 O 
22 NAND U50 2 25 I0 8 I1 1 11 O 
23 NAND U51 2 27 I0 16 I1 1 10 O 
24 NAND3 U52 3 26 I0 7 I2 6 I1 1 10 O 
25 FD stato_reg_2_ 3 0 RESET 1 CK 5 D 5 3 Q 6 Q 12 Q 19 Q 22 Q 
26 FD stato_reg_1_ 3 10 D 0 RESET 1 CK 4 9 Q 14 Q 15 Q 24 Q 
27 FD stato_reg_0_ 3 0 RESET 1 CK 4 D 5 7 Q 13 Q 18 Q 19 Q 23 Q 
28 FD u_reg 3 0 RESET 1 CK 3 D 0 
