$date
	Tue Apr 08 04:54:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cnt_en_clr_tb $end
$var wire 1 ! ovf_o $end
$var wire 4 " cnt_o [3:0] $end
$var parameter 32 # CNT_WIDTH $end
$var reg 1 $ arstn_i $end
$var reg 1 % clk_i $end
$var reg 1 & cnt_clr_i $end
$var reg 1 ' cnt_en_i $end
$scope module dut $end
$var wire 1 $ arstn_i $end
$var wire 1 % clk_i $end
$var wire 1 & cnt_clr_i $end
$var wire 1 ' cnt_en_i $end
$var parameter 32 ( CNT_WIDTH $end
$var reg 4 ) cnt_o [3:0] $end
$var reg 1 ! ovf_o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b100 #
$end
#0
$dumpvars
bx )
0'
0&
0%
1$
bx "
x!
$end
#5000
1%
#10000
0!
b0 "
b0 )
0%
0$
#15000
1%
#20000
0%
1'
1$
#25000
b1 "
b1 )
1%
#30000
0%
#35000
b10 "
b10 )
1%
#40000
0%
#45000
b11 "
b11 )
1%
#50000
0%
#55000
b100 "
b100 )
1%
#60000
0%
#65000
b101 "
b101 )
1%
#70000
0%
#75000
b110 "
b110 )
1%
#80000
0%
#85000
b111 "
b111 )
1%
#90000
0%
#95000
b1000 "
b1000 )
1%
#100000
0%
#105000
b1001 "
b1001 )
1%
#110000
0%
#115000
b1010 "
b1010 )
1%
#120000
0%
#125000
b1011 "
b1011 )
1%
#130000
0%
#135000
b1100 "
b1100 )
1%
#140000
0%
#145000
b1101 "
b1101 )
1%
#150000
0%
#155000
b1110 "
b1110 )
1%
#160000
0%
#165000
b1111 "
b1111 )
1%
#170000
0%
#175000
1!
b0 "
b0 )
1%
#180000
0%
#185000
b1 "
b1 )
1%
#190000
0%
#195000
b10 "
b10 )
1%
#200000
0%
#205000
b11 "
b11 )
1%
#210000
0%
#215000
b100 "
b100 )
1%
#220000
0%
0'
#225000
1%
#230000
0%
#235000
1%
#240000
0%
1'
#245000
b101 "
b101 )
1%
#250000
0%
#255000
b110 "
b110 )
1%
#260000
0%
#265000
b111 "
b111 )
1%
#270000
0%
1&
#275000
0!
b0 "
b0 )
1%
#280000
0%
0&
#285000
b1 "
b1 )
1%
#290000
0%
#295000
b10 "
b10 )
1%
#300000
0%
#305000
b11 "
b11 )
1%
#310000
0%
#315000
b0 "
b0 )
1%
0$
#320000
0%
#325000
1%
#330000
0%
#335000
b1 "
b1 )
1%
1$
#340000
0%
#345000
b10 "
b10 )
1%
#350000
0%
#355000
b11 "
b11 )
1%
#360000
0%
#365000
b100 "
b100 )
1%
