git clone --depth 1 --no-tags https://github.com/CharlieAnderson/mp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67958323
git clone --depth 1 --no-tags https://github.com/johngilouie/sv-math-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62463897
git clone --depth 1 --no-tags https://github.com/CiceraRodrigues/Dec_Display_7_seg_Cicera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74698615
git clone --depth 1 --no-tags https://github.com/atrifex/ECE-411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79688562
git clone --depth 1 --no-tags https://github.com/melt-umn/dcv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80137810
git clone --depth 1 --no-tags https://github.com/serhataras/FPGAHero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71514225
git clone --depth 1 --no-tags https://github.com/EnginerdingFTW/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82709403
git clone --depth 1 --no-tags https://github.com/aliir74/CompArchMidterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81481738
git clone --depth 1 --no-tags https://github.com/ChongjinChua/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82001314
git clone --depth 1 --no-tags https://github.com/adannawi/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81767581
git clone --depth 1 --no-tags https://github.com/bwalkowi/vasm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78046975
git clone --depth 1 --no-tags https://github.com/hthatukuru/SobelEdgeDetection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74164525
git clone --depth 1 --no-tags https://github.com/alkislardeniz/MemoryGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82673080
git clone --depth 1 --no-tags https://github.com/petergmale/uvm_tb_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65182004
git clone --depth 1 --no-tags https://github.com/petergmale/sv_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65060027
git clone --depth 1 --no-tags https://github.com/baba256/ECE581_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70875339
git clone --depth 1 --no-tags https://github.com/hchev001/CDA-4101-Group-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69687482
git clone --depth 1 --no-tags https://github.com/EEteam-FPGAcode/Pre-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72478137
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-pulse-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73731706
git clone --depth 1 --no-tags https://github.com/filcaval1234/FilipeCazuza_ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74226077
git clone --depth 1 --no-tags https://github.com/prkumar/ark-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72873211
git clone --depth 1 --no-tags https://github.com/891680996/smg_display_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73886870
git clone --depth 1 --no-tags https://github.com/sugureshkumar/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72409590
git clone --depth 1 --no-tags https://github.com/Willian-Wauk/WillianAdriano_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74428963
git clone --depth 1 --no-tags https://github.com/ravidchi/ECE411-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81706663
git clone --depth 1 --no-tags https://github.com/douglasnickson/DouglasNickson_Ex02_MS_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74777044
git clone --depth 1 --no-tags https://github.com/laerty/Laerty_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74478355
git clone --depth 1 --no-tags https://github.com/rm1096/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77238023
git clone --depth 1 --no-tags https://github.com/omkarpradhan/Digital-design-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82331812
git clone --depth 1 --no-tags https://github.com/vasudev287/Rocket_Dosa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64275001
git clone --depth 1 --no-tags https://github.com/jpark2383/ECE411-MP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66015756
git clone --depth 1 --no-tags https://github.com/chaolicse/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65984616
git clone --depth 1 --no-tags https://github.com/umanskky/First.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65273771
git clone --depth 1 --no-tags https://github.com/RodrigoFarias23D/Rodrigo_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74173713
git clone --depth 1 --no-tags https://github.com/zhl108/CSE-141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79067589
git clone --depth 1 --no-tags https://github.com/apantol/fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70409536
git clone --depth 1 --no-tags https://github.com/isaiasmtp/Isaias_display7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74788106
git clone --depth 1 --no-tags https://github.com/henry-ns/Henrique_Martins_Ex02_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75545354
git clone --depth 1 --no-tags https://github.com/dschlai2/ChristmasLights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75356112
git clone --depth 1 --no-tags https://github.com/Ranzeus/Decod_7_seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74797221
git clone --depth 1 --no-tags https://github.com/qwerjkl112/cmpen475.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75238197
git clone --depth 1 --no-tags https://github.com/maheshbabugorantla/AES128Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81303653
git clone --depth 1 --no-tags https://github.com/zguo16/microprocessor-design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81292047
git clone --depth 1 --no-tags https://github.com/shpach/SoccerFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78066615
git clone --depth 1 --no-tags https://github.com/rrivg/flappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78249149
git clone --depth 1 --no-tags https://github.com/chkeita/fpga_dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61494743
git clone --depth 1 --no-tags https://github.com/evaneven/eecs31L_midterm_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72343737
git clone --depth 1 --no-tags https://github.com/UCI-31L-Fall2016/Sequential-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73229136
git clone --depth 1 --no-tags https://github.com/tejchava1460/Evaluation-Project-for-ASIC-FPGA-Design-Engineer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64055925
git clone --depth 1 --no-tags https://github.com/AstroBoy1/EE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71183752
git clone --depth 1 --no-tags https://github.com/sreelaxmiU/SV-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68694070
git clone --depth 1 --no-tags https://github.com/C-L-G/spi_flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69652000
git clone --depth 1 --no-tags https://github.com/pbzw/MIPS-Supscalar-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70305485
git clone --depth 1 --no-tags https://github.com/douglasnickson/DouglasNickson_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74176273
git clone --depth 1 --no-tags https://github.com/jwmynhier/ece337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75329400
git clone --depth 1 --no-tags https://github.com/SemperAnte/gain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75176388
git clone --depth 1 --no-tags https://github.com/guilherme27/GuilhermeP_Display7_Seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74775199
git clone --depth 1 --no-tags https://github.com/nikhilgrover/EE469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80690745
git clone --depth 1 --no-tags https://github.com/deterjan/FPGA-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80934610
git clone --depth 1 --no-tags https://github.com/Manish1509/LayeredSequence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76629919
git clone --depth 1 --no-tags https://github.com/tanishq-dubey/ECE411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82250498
git clone --depth 1 --no-tags https://github.com/MarlonCosta/PID_SHA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80259176
git clone --depth 1 --no-tags https://github.com/HaoWangZ33/ECE437_Computer_Design_and_Prototyping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79519333
git clone --depth 1 --no-tags https://github.com/biyang23456/AWGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62175257
git clone --depth 1 --no-tags https://github.com/uarc/nexys4-u0-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62266903
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-regex-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72281493
git clone --depth 1 --no-tags https://github.com/DelishusCake/CSE320-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75099509
git clone --depth 1 --no-tags https://github.com/AislanJefferson/Aislan_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74172576
git clone --depth 1 --no-tags https://github.com/henry-ns/Henrique_Martins_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74173148
git clone --depth 1 --no-tags https://github.com/gvilardefarias/Gustavo_Ex01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74147287
git clone --depth 1 --no-tags https://github.com/victtorhugo/Victtorhugo_EX01_MB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74468763
git clone --depth 1 --no-tags https://github.com/AlbertoFelix/Alberto_Display_7_Segmentos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74713019
git clone --depth 1 --no-tags https://github.com/carvalhodj/Maq_Refri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80012747
git clone --depth 1 --no-tags https://github.com/abzain/ECE212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80537604
git clone --depth 1 --no-tags https://github.com/kkiningh/CESEL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79215821
git clone --depth 1 --no-tags https://github.com/p5davis/ECE_111_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79946593
git clone --depth 1 --no-tags https://github.com/Xenocidel/Kikei.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79611282
git clone --depth 1 --no-tags https://github.com/su2278370/Halftone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76165940
git clone --depth 1 --no-tags https://github.com/ssampaths/RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69898700
git clone --depth 1 --no-tags https://github.com/lowRISC/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99689233
git clone --depth 1 --no-tags https://github.com/syntacore/scr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90702468
git clone --depth 1 --no-tags https://github.com/tymonx/logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108771045
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/NES_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94326372
git clone --depth 1 --no-tags https://github.com/OPAE/intel-fpga-bbb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102515882
git clone --depth 1 --no-tags https://github.com/marcoz001/axi-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102152841
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86560235
git clone --depth 1 --no-tags https://github.com/ananthbhat94/DDR4MemoryController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100536314
git clone --depth 1 --no-tags https://github.com/akzare/Async_FIFO_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110600628
git clone --depth 1 --no-tags https://github.com/makestuff/altera-pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103774948
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_apb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86559552
git clone --depth 1 --no-tags https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86865610
git clone --depth 1 --no-tags https://github.com/MatrixAINetwork/Sampling-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100379647
git clone --depth 1 --no-tags https://github.com/RoaLogic/plic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104354098
git clone --depth 1 --no-tags https://github.com/k0nze/zedboard_axi4_master_burst_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90960546
git clone --depth 1 --no-tags https://github.com/yvnr4you/AMBA_AXI3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84424933
git clone --depth 1 --no-tags https://github.com/raiker/tarsier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96292744
git clone --depth 1 --no-tags https://github.com/pulp-platform/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99689118
git clone --depth 1 --no-tags https://github.com/Xilinx/RFNoC-HLS-ATSC-RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95804082
git clone --depth 1 --no-tags https://github.com/thomask77/verilog-sid-mos6581.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103864250
git clone --depth 1 --no-tags https://github.com/myriadrf/LimeADPD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94525062
