$date
	Sun Oct 23 03:14:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#358983
b1 !
1"
#358986
b1 &
b1 %
1$
#358987
0"
#358990
1#
#358994
b0 &
b0 %
0#
0$
#1376816
1"
#1376818
b1 &
b1 %
1$
#1376819
0"
#1376822
1#
#1376826
b0 &
b0 %
0#
0$
#2445130
b1001 &
b1001 %
1$
b1001 !
1"
#2445131
0"
#2445134
b11100 &
b11100 %
#2445138
b1110 &
b1110 %
#2445142
b111 &
b111 %
#2445146
b10110 &
b10110 %
#2445150
b1011 &
b1011 %
#2445154
b100010 &
b100010 %
#2445158
b10001 &
b10001 %
#2445162
b110100 &
b110100 %
#2445166
b11010 &
b11010 %
#2445170
b1101 &
b1101 %
#2445174
b101000 &
b101000 %
#2445178
b10100 &
b10100 %
#2445182
b1010 &
b1010 %
#2445186
b101 &
b101 %
#2445190
b10000 &
b10000 %
#2445194
b1000 &
b1000 %
#2445198
b100 &
b100 %
#2445202
b10 &
b10 %
#2445206
b1 &
1#
b1 %
#2445210
b0 &
b0 %
0#
0$
#4500012
