/******************************************************************************
 * COPYRIGHT CRAY INC. ar_iommu_defs.h
 * FILE: ar_iommu_defs.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_IOMMU_DEFS_H_
#define _AR_IOMMU_DEFS_H_

#define AR_IOMMU_N_MMRS                                        	97
#define AR_IOMMU_N_DESCS                                       	0

/*
 *  AR IOMMU MMR TABLE ADDRESS DEFINES
 */
#define AR_NIC_IOMMU_CFG_TBL_CQ                                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_CFG_TBL_CQ_BASE                           	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_CFG_TBL_CQ_SIZE                           	0x0000000200ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_LIMIT                          	AR_NIC_IOMMU_CFG_TBL_CQ_BASE+AR_NIC_IOMMU_CFG_TBL_CQ_SIZE-1
#define AR_NIC_IOMMU_CFG_TBL_CQ_N_ENTRY                        	32
#define AR_NIC_IOMMU_CFG_TBL_CQ_DESC_INCR                      	0x00000010ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_DESC_N_QUADWORDS               	2
#define AR_NIC_IOMMU_CFG_TBL_CQ_ADDR(didx)                     	(((didx)*AR_NIC_IOMMU_CFG_TBL_CQ_DESC_INCR)\
								+ AR_NIC_IOMMU_CFG_TBL_CQ_BASE)
#define AR_NIC_IOMMU_CFG_TBL_TCR                               	(AR_IOMMU_BASE+0x0000000200ull)
#define AR_NIC_IOMMU_CFG_TBL_TCR_BASE                          	(AR_IOMMU_BASE+0x0000000200ull)
#define AR_NIC_IOMMU_CFG_TBL_TCR_SIZE                          	0x0000000080ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_LIMIT                         	AR_NIC_IOMMU_CFG_TBL_TCR_BASE+AR_NIC_IOMMU_CFG_TBL_TCR_SIZE-1
#define AR_NIC_IOMMU_CFG_TBL_TCR_N_ENTRY                       	16
#define AR_NIC_IOMMU_CFG_TBL_TCR_DESC_INCR                     	0x00000008ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_DESC_N_QUADWORDS              	1
#define AR_NIC_IOMMU_CFG_TBL_TCR_ADDR(didx)                    	(((didx)*AR_NIC_IOMMU_CFG_TBL_TCR_DESC_INCR)\
								+ AR_NIC_IOMMU_CFG_TBL_TCR_BASE)

/*
 *  AR IOMMU MMR ADDRESS DEFINES
 */
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_SIZE           	0x0000000018ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_LIMIT          	AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU+AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU               	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_SIZE          	0x0000000010ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_LIMIT         	AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU+AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_SIZE           	0x0000000008ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_LIMIT          	AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU+AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_SIZE                   	0x0000000018ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_LIMIT                  	AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU+AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_SIZE                  	0x0000000010ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_LIMIT                 	AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU+AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_SIZE                   	0x0000000008ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_LIMIT                  	AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU+AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU                   	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_SIZE              	0x0000000018ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_LIMIT             	AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU+AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU                  	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_SIZE             	0x0000000010ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_LIMIT            	AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU+AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU                   	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_SIZE              	0x0000000008ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_LIMIT             	AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU+AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU               	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_SIZE          	0x0000000018ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_LIMIT         	AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU+AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU              	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_SIZE         	0x0000000010ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_LIMIT        	AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU+AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU               	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_SIZE          	0x0000000008ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_LIMIT         	AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU+AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU                   	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_SIZE              	0x0000000018ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_LIMIT             	AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU+AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU                  	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_SIZE             	0x0000000010ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_LIMIT            	AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU+AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU                   	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_SIZE              	0x0000000008ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_LIMIT             	AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU+AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU                  	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_SIZE             	0x0000000018ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_LIMIT            	AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU+AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU                 	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_SIZE            	0x0000000010ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_LIMIT           	AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU+AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU                  	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_SIZE             	0x0000000008ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_LIMIT            	AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU+AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_SIZE           	0x0000000018ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_LIMIT          	AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU+AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU               	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_SIZE          	0x0000000010ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_LIMIT         	AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU+AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_SIZE           	0x0000000008ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_LIMIT          	AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU+AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU                    	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_SIZE               	0x0000000018ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LIMIT              	AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU+AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU                   	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_SIZE              	0x0000000010ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LIMIT             	AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU+AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU                    	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_SIZE               	0x0000000008ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LIMIT              	AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU+AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_SIZE                  	0x0000000018ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_LIMIT                 	AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU+AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU                      	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_SIZE                 	0x0000000010ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_LIMIT                	AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU+AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_LIMIT                 	AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU+AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_SIZE           	0x0000000018ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_LIMIT          	AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU+AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU               	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_SIZE          	0x0000000010ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_LIMIT         	AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU+AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU                	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SIZE           	0x0000000008ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LIMIT          	AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU+AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_SIZE                   	0x0000000018ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU+AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_SIZE                  	0x0000000010ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_LIMIT                 	AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU+AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_SIZE                   	0x0000000008ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU+AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_SIZE                   	0x0000000018ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU+AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_SIZE                  	0x0000000010ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_LIMIT                 	AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU+AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_SIZE                   	0x0000000008ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU+AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_SIZE                   	0x0000000018ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU+AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_SIZE                  	0x0000000010ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_LIMIT                 	AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU+AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_SIZE                   	0x0000000008ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU+AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_SIZE                   	0x0000000018ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU+AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_SIZE                  	0x0000000010ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_LIMIT                 	AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU+AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_SIZE                   	0x0000000008ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU+AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_SIZE                   	0x0000000018ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU+AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_SIZE                  	0x0000000010ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_LIMIT                 	AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU+AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU                        	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_SIZE                   	0x0000000008ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_LIMIT                  	AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU+AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU                      	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_SIZE                 	0x0000000018ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_LIMIT                	AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU+AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU                     	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_SIZE                	0x0000000010ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_LIMIT               	AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU+AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU                      	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_LIMIT                	AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU+AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU                     	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_SIZE                	0x0000000018ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_LIMIT               	AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU+AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU                    	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_SIZE               	0x0000000010ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_LIMIT              	AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU+AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU                     	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_SIZE                	0x0000000008ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_LIMIT               	AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU+AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU                     	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_SIZE                	0x0000000018ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_LIMIT               	AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU+AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU                    	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_SIZE               	0x0000000010ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_LIMIT              	AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU+AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU                     	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_SIZE                	0x0000000008ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_LIMIT               	AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU+AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_SIZE                  	0x0000000018ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_LIMIT                 	AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU+AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU                      	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_SIZE                 	0x0000000010ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_LIMIT                	AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU+AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_LIMIT                 	AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU+AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_SIZE                  	0x0000000018ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_LIMIT                 	AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU+AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_SIZE-1
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU                      	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_SIZE                 	0x0000000010ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_LIMIT                	AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU+AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_SIZE-1
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU                       	(AR_IOMMU_BASE+0x0000000000ull)
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_LIMIT                 	AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU+AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_SIZE-1
#define AR_NIC_IOMMU_CFG_PARAMS                                	(AR_IOMMU_BASE+0x0000000280ull)
#define AR_NIC_IOMMU_CFG_PARAMS_SIZE                           	0x0000000008ull
#define AR_NIC_IOMMU_CFG_PARAMS_LIMIT                          	AR_NIC_IOMMU_CFG_PARAMS+AR_NIC_IOMMU_CFG_PARAMS_SIZE-1
#define AR_NIC_IOMMU_CFG_CRDTS                                 	(AR_IOMMU_BASE+0x0000000288ull)
#define AR_NIC_IOMMU_CFG_CRDTS_SIZE                            	0x0000000008ull
#define AR_NIC_IOMMU_CFG_CRDTS_LIMIT                           	AR_NIC_IOMMU_CFG_CRDTS+AR_NIC_IOMMU_CFG_CRDTS_SIZE-1
#define AR_NIC_IOMMU_CFG_CQ                                    	(AR_IOMMU_BASE+0x0000000290ull)
#define AR_NIC_IOMMU_CFG_CQ_SIZE                               	0x0000000008ull
#define AR_NIC_IOMMU_CFG_CQ_LIMIT                              	AR_NIC_IOMMU_CFG_CQ+AR_NIC_IOMMU_CFG_CQ_SIZE-1
#define AR_NIC_IOMMU_CFG_CQRP                                  	(AR_IOMMU_BASE+0x0000000298ull)
#define AR_NIC_IOMMU_CFG_CQRP_SIZE                             	0x0000000008ull
#define AR_NIC_IOMMU_CFG_CQRP_LIMIT                            	AR_NIC_IOMMU_CFG_CQRP+AR_NIC_IOMMU_CFG_CQRP_SIZE-1
#define AR_NIC_IOMMU_CFG_CQWP                                  	(AR_IOMMU_BASE+0x00000002a0ull)
#define AR_NIC_IOMMU_CFG_CQWP_SIZE                             	0x0000000008ull
#define AR_NIC_IOMMU_CFG_CQWP_LIMIT                            	AR_NIC_IOMMU_CFG_CQWP+AR_NIC_IOMMU_CFG_CQWP_SIZE-1
#define AR_NIC_IOMMU_CFG_CQR                                   	(AR_IOMMU_BASE+0x00000002a8ull)
#define AR_NIC_IOMMU_CFG_CQR_SIZE                              	0x0000000008ull
#define AR_NIC_IOMMU_CFG_CQR_LIMIT                             	AR_NIC_IOMMU_CFG_CQR+AR_NIC_IOMMU_CFG_CQR_SIZE-1
#define AR_NIC_IOMMU_CFG_ELOG                                  	(AR_IOMMU_BASE+0x00000002b0ull)
#define AR_NIC_IOMMU_CFG_ELOG_SIZE                             	0x0000000008ull
#define AR_NIC_IOMMU_CFG_ELOG_LIMIT                            	AR_NIC_IOMMU_CFG_ELOG+AR_NIC_IOMMU_CFG_ELOG_SIZE-1
#define AR_NIC_IOMMU_CFG_ELOG_RP                               	(AR_IOMMU_BASE+0x00000002b8ull)
#define AR_NIC_IOMMU_CFG_ELOG_RP_SIZE                          	0x0000000008ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_LIMIT                         	AR_NIC_IOMMU_CFG_ELOG_RP+AR_NIC_IOMMU_CFG_ELOG_RP_SIZE-1
#define AR_NIC_IOMMU_CFG_ELOG_WP                               	(AR_IOMMU_BASE+0x00000002c0ull)
#define AR_NIC_IOMMU_CFG_ELOG_WP_SIZE                          	0x0000000008ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_LIMIT                         	AR_NIC_IOMMU_CFG_ELOG_WP+AR_NIC_IOMMU_CFG_ELOG_WP_SIZE-1
#define AR_NIC_IOMMU_STS                                       	(AR_IOMMU_BASE+0x00000002c8ull)
#define AR_NIC_IOMMU_STS_SIZE                                  	0x0000000008ull
#define AR_NIC_IOMMU_STS_LIMIT                                 	AR_NIC_IOMMU_STS+AR_NIC_IOMMU_STS_SIZE-1
#define AR_NIC_IOMMU_STS_CQ                                    	(AR_IOMMU_BASE+0x00000002d0ull)
#define AR_NIC_IOMMU_STS_CQ_SIZE                               	0x0000000008ull
#define AR_NIC_IOMMU_STS_CQ_LIMIT                              	AR_NIC_IOMMU_STS_CQ+AR_NIC_IOMMU_STS_CQ_SIZE-1
#define AR_NIC_IOMMU_ERR_FLG                                   	(AR_IOMMU_BASE+0x00000002d8ull)
#define AR_NIC_IOMMU_ERR_FLG_SIZE                              	0x0000000008ull
#define AR_NIC_IOMMU_ERR_FLG_LIMIT                             	AR_NIC_IOMMU_ERR_FLG+AR_NIC_IOMMU_ERR_FLG_SIZE-1
#define AR_NIC_IOMMU_ERR_CLR                                   	(AR_IOMMU_BASE+0x00000002e0ull)
#define AR_NIC_IOMMU_ERR_CLR_SIZE                              	0x0000000008ull
#define AR_NIC_IOMMU_ERR_CLR_LIMIT                             	AR_NIC_IOMMU_ERR_CLR+AR_NIC_IOMMU_ERR_CLR_SIZE-1
#define AR_NIC_IOMMU_ERR_HSS_MSK                               	(AR_IOMMU_BASE+0x00000002e8ull)
#define AR_NIC_IOMMU_ERR_HSS_MSK_SIZE                          	0x0000000008ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_LIMIT                         	AR_NIC_IOMMU_ERR_HSS_MSK+AR_NIC_IOMMU_ERR_HSS_MSK_SIZE-1
#define AR_NIC_IOMMU_ERR_OS_MSK                                	(AR_IOMMU_BASE+0x00000002f0ull)
#define AR_NIC_IOMMU_ERR_OS_MSK_SIZE                           	0x0000000008ull
#define AR_NIC_IOMMU_ERR_OS_MSK_LIMIT                          	AR_NIC_IOMMU_ERR_OS_MSK+AR_NIC_IOMMU_ERR_OS_MSK_SIZE-1
#define AR_NIC_IOMMU_ERR_FIRST_FLG                             	(AR_IOMMU_BASE+0x00000002f8ull)
#define AR_NIC_IOMMU_ERR_FIRST_FLG_SIZE                        	0x0000000008ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_LIMIT                       	AR_NIC_IOMMU_ERR_FIRST_FLG+AR_NIC_IOMMU_ERR_FIRST_FLG_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_TCR                              	(AR_IOMMU_BASE+0x0000000300ull)
#define AR_NIC_IOMMU_ERR_INFO_TCR_SIZE                         	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_LIMIT                        	AR_NIC_IOMMU_ERR_INFO_TCR+AR_NIC_IOMMU_ERR_INFO_TCR_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_TRB                              	(AR_IOMMU_BASE+0x0000000308ull)
#define AR_NIC_IOMMU_ERR_INFO_TRB_SIZE                         	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_LIMIT                        	AR_NIC_IOMMU_ERR_INFO_TRB+AR_NIC_IOMMU_ERR_INFO_TRB_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG                          	(AR_IOMMU_BASE+0x0000000310ull)
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SIZE                     	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_LIMIT                    	AR_NIC_IOMMU_ERR_INFO_PTC_TAG+AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA                         	(AR_IOMMU_BASE+0x0000000318ull)
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SIZE                    	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_LIMIT                   	AR_NIC_IOMMU_ERR_INFO_PTC_DATA+AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CQR                              	(AR_IOMMU_BASE+0x0000000320ull)
#define AR_NIC_IOMMU_ERR_INFO_CQR_SIZE                         	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_LIMIT                        	AR_NIC_IOMMU_ERR_INFO_CQR+AR_NIC_IOMMU_ERR_INFO_CQR_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR                      	(AR_IOMMU_BASE+0x0000000328ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_LIMIT                	AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR+AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR                      	(AR_IOMMU_BASE+0x0000000330ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_LIMIT                	AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR+AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB                      	(AR_IOMMU_BASE+0x0000000338ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_LIMIT                	AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB+AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB                      	(AR_IOMMU_BASE+0x0000000340ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_LIMIT                	AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB+AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT                       	(AR_IOMMU_BASE+0x0000000348ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_LIMIT                 	AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT+AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT                       	(AR_IOMMU_BASE+0x0000000350ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_LIMIT                 	AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT+AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD                       	(AR_IOMMU_BASE+0x0000000358ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_LIMIT                 	AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD+AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD                       	(AR_IOMMU_BASE+0x0000000360ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SIZE                  	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_LIMIT                 	AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD+AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR                      	(AR_IOMMU_BASE+0x0000000368ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_LIMIT                	AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR+AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_SIZE-1
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR                      	(AR_IOMMU_BASE+0x0000000370ull)
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SIZE                 	0x0000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_LIMIT                	AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR+AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SIZE-1
#define AR_NIC_IOMMU_ERR_PF                                    	(AR_IOMMU_BASE+0x0000000378ull)
#define AR_NIC_IOMMU_ERR_PF_SIZE                               	0x0000000008ull
#define AR_NIC_IOMMU_ERR_PF_LIMIT                              	AR_NIC_IOMMU_ERR_PF+AR_NIC_IOMMU_ERR_PF_SIZE-1
#define AR_NIC_IOMMU_ERR_CPF                                   	(AR_IOMMU_BASE+0x0000000380ull)
#define AR_NIC_IOMMU_ERR_CPF_SIZE                              	0x0000000008ull
#define AR_NIC_IOMMU_ERR_CPF_LIMIT                             	AR_NIC_IOMMU_ERR_CPF+AR_NIC_IOMMU_ERR_CPF_SIZE-1
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC                           	(AR_IOMMU_BASE+0x0000000388ull)
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_SIZE                      	0x0000000008ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_LIMIT                     	AR_NIC_IOMMU_DBG_ERRINJ_MISC+AR_NIC_IOMMU_DBG_ERRINJ_MISC_SIZE-1
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC                           	(AR_IOMMU_BASE+0x0000000390ull)
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_SIZE                      	0x0000000008ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_LIMIT                     	AR_NIC_IOMMU_DBG_ERRINJ_PTEC+AR_NIC_IOMMU_DBG_ERRINJ_PTEC_SIZE-1

/*
 *  AR_NIC_IOMMU_CFG_TBL_CQ DEFINES
 */
#define AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_MASK                         	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_CMD_MASK                                	0xf000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_MASK                    	0x0f00000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_MASK                 	0x00f0000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_MASK                    	0x0004000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_MASK                   	0x0002000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_MASK                   	0x0001000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_MASK                 	0x0000fffffffffff8ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_MASK                     	0x00f0000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_MASK                    	0x0002000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_MASK                    	0x0001000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_MASK                	0x0000ffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_MASK                          	0x0000000000000fffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_BP                           	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_CMD_BP                                  	60
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_BP                      	56
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_BP                   	52
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_BP                      	50
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_BP                     	49
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_BP                     	48
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_BP                   	3
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_BP                       	52
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_BP                      	49
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_BP                      	48
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_BP                  	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_BP                            	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_QW                           	1
#define AR_NIC_IOMMU_CFG_TBL_CQ_CMD_QW                                  	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_QW                      	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_QW                   	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_QW                      	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_QW                     	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_QW                     	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_QW                   	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_QW                       	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_QW                      	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_QW                      	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_QW                  	0
#define AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_MASK      	0x000000000003ffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_BP        	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_MASK     	0xfffffffc00000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_MASK       	0x0000000200000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_MASK      	0x0000000100000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_MASK       	0x0000000080000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_MASK       	0x0000000040000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_MASK	0x0000000020000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_MASK   	0x0000000010000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_MASK   	0x0000000008000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_MASK    	0x0000000004000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_MASK     	0x0000000002000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_MASK  	0x0000000001000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_MASK      	0x0000000000800000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_MASK     	0x0000000000400000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_MASK  	0x0000000000200000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_MASK  	0x0000000000100000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_MASK      	0x0000000000080000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_MASK         	0x0000000000040000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_MASK      	0x000000000003ffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_BP       	34
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_BP         	33
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_BP        	32
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_BP         	31
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_BP         	30
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_BP  	29
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_BP     	28
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_BP     	27
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_BP      	26
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_BP       	25
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_BP    	24
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_BP        	23
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_BP       	22
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_BP    	21
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_BP    	20
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_BP        	19
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_BP           	18
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_BP        	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_QW       	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_QW         	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_QW        	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_QW         	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_QW         	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_QW  	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_QW     	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_QW     	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_QW      	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_QW       	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_QW    	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_QW        	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_QW       	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_QW    	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_QW    	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_QW        	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_QW           	1
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_QW        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_MASK       	0xfffffff800000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_MASK      	0x0000000400000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_MASK     	0x0000000200000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_MASK	0x0000000100000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_MASK	0x00000000ffff0000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_MASK	0x000000000000ffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_BP         	35
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_BP        	34
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_BP       	33
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_BP	32
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_BP	16
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_BP  	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_QW         	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_QW        	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_QW       	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_QW	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_QW	0
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_QW  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_MASK             	0x000000000003ffffull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_BP               	0
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_MASK             	0xfffffffff0000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_MASK          	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_MASK               	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_MASK             	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_MASK         	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_MASK               	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_MASK               	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_MASK                 	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_MASK               	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_MASK              	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_MASK                 	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_MASK              	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_MASK              	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_MASK               	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_MASK               	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_MASK              	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_MASK                 	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_MASK                	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_MASK               	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_MASK                	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_MASK                	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_MASK             	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_MASK             	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_MASK             	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_MASK             	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_MASK              	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_MASK              	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_MASK                  	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_MASK                 	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_BP               	28
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_BP            	27
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_BP                 	26
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_BP               	25
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_BP           	24
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_BP                 	23
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_BP                 	22
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_BP                   	21
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_BP                 	20
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_BP                	19
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_BP                   	18
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_BP                	17
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_BP                	16
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_BP                 	15
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_BP                 	14
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_BP                	13
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_BP                   	12
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_BP                  	11
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_BP                 	10
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_BP                  	9
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_BP                  	8
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_BP               	7
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_BP               	6
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_BP               	5
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_BP               	4
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_BP                	3
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_BP                	2
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_BP                    	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_BP                   	0
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_QW               	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_QW            	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_QW               	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_QW           	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_QW                   	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_QW                	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_QW                   	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_QW                	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_QW                	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_QW                	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_QW                   	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_QW                  	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_QW                 	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_QW                  	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_QW                  	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_QW               	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_QW               	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_QW               	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_QW               	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_QW                	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_QW                	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_QW                    	1
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_QW                   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_MASK               	0xfffffffff0000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_MASK         	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_MASK              	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_MASK            	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_MASK        	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_MASK              	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_MASK              	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_MASK                	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_MASK              	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_MASK             	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_MASK                	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_MASK             	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_MASK             	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_MASK              	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_MASK              	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_MASK             	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_MASK                	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_MASK               	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_MASK              	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_MASK               	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_MASK               	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_MASK            	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_MASK            	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_MASK            	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_MASK            	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_MASK             	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_MASK             	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_MASK                 	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_MASK                   	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_BP                 	28
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_BP           	27
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_BP                	26
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_BP              	25
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_BP          	24
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_BP                	23
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_BP                	22
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_BP                  	21
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_BP                	20
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_BP               	19
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_BP                  	18
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_BP               	17
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_BP               	16
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_BP                	15
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_BP                	14
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_BP               	13
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_BP                  	12
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_BP                 	11
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_BP                	10
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_BP                 	9
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_BP                 	8
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_BP              	7
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_BP              	6
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_BP              	5
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_BP              	4
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_BP               	3
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_BP               	2
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_BP                   	1
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_BP                     	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_QW                 	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_QW           	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_QW              	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_QW          	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_QW                  	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_QW               	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_QW                  	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_QW               	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_QW               	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_QW               	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_QW                  	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_QW                 	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_QW                	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_QW                 	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_QW                 	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_QW              	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_QW              	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_QW              	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_QW              	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_QW               	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_QW               	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_QW                   	0
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_MASK           	0x0000000000020000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_MASK               	0x000000000001f000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_MASK             	0x0000000000000800ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_MASK                	0x0000000000000400ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_MASK                	0x00000000000003e0ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_MASK               	0x000000000000001eull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_MASK               	0x0000000000000001ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_BP             	17
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_BP                 	12
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_BP               	11
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_BP                  	10
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_BP                  	5
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_BP                 	1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_BP                 	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_QW             	2
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_QW                 	2
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_QW               	2
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_QW                  	2
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_QW                  	2
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_QW                 	2
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_QW                 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_MASK              	0x8000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_MASK            	0x4000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_MASK         	0x2000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_MASK      	0x1ffffffffff00000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_MASK            	0x00000000000fffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_BP                	63
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_BP              	62
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_BP           	61
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_BP        	20
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_BP              	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_QW                	1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_QW              	1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_QW           	1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_QW        	1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_MASK             	0xffffffffffffc000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_MASK            	0x0000000000003e00ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_MASK           	0x00000000000001e0ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_MASK          	0x0000000000000018ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_MASK            	0x0000000000000006ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_MASK             	0x0000000000000001ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_BP               	14
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_BP              	9
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_BP             	5
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_BP            	3
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_BP              	1
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_BP               	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_QW               	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_QW             	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_QW            	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_MASK    	0x000000000003fff0ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_MASK            	0x0000000000000008ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_MASK          	0x0000000000000004ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_MASK      	0x0000000000000003ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_BP      	4
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_BP              	3
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_BP            	2
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_BP        	0
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_QW      	2
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_QW              	2
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_QW            	2
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_MASK     	0xc000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_MASK          	0x2000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_MASK          	0x1000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_MASK     	0x0f80000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_MASK          	0x0040000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_MASK          	0x0020000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_MASK      	0x0010000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_MASK        	0x0008000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_MASK         	0x0004000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_MASK	0x0002000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_MASK	0x0001fe0000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_MASK	0x000001f000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_MASK     	0x0000000800000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_MASK       	0x0000000780000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_MASK	0x0000000040000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_MASK         	0x000000003c000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_MASK     	0x0000000002000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_MASK  	0x0000000001fe0000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_MASK          	0x000000000001f000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_MASK           	0x0000000000000800ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_MASK    	0x00000000000007c0ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_MASK     	0x0000000000000020ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_MASK     	0x000000000000001full
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_BP       	62
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_BP            	61
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_BP            	60
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_BP       	55
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_BP            	54
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_BP            	53
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_BP        	52
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_BP          	51
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_BP           	50
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_BP 	49
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_BP	41
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_BP	36
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_BP       	35
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_BP         	31
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_BP	30
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_BP           	26
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_BP       	25
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_BP    	17
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_BP            	12
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_BP             	11
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_BP      	6
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_BP       	5
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_BP       	0
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_QW       	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_QW            	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_QW            	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_QW       	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_QW            	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_QW            	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_QW        	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_QW          	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_QW           	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_QW 	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_QW	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_QW	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_QW       	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_QW         	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_QW	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_QW           	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_QW       	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_QW    	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_QW            	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_QW             	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_QW      	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_QW       	1
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_MASK      	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_BP        	0
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_MASK         	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_BP           	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_MASK        	0xfffffffffffff800ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_MASK       	0x0000000000000400ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_MASK         	0x00000000000003fcull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_MASK        	0x0000000000000003ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_BP          	11
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_BP         	10
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_BP           	2
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_BP          	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_QW          	1
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_QW         	1
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_QW           	1
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_MASK         	0xffffffffc0000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_MASK           	0x000000003c000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_MASK       	0x0000000003c00000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_MASK       	0x00000000003ff800ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_MASK          	0x00000000000007ffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_BP           	30
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_BP             	26
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_BP         	22
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_BP         	11
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_BP            	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_QW             	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_QW         	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_QW         	0
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_QW            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_MASK        	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_BP          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_MASK       	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_BP         	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_MASK        	0xc000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_MASK        	0x3c00000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_MASK            	0x03c0000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_MASK             	0x0020000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_MASK            	0x0010000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_MASK        	0x0008000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_MASK           	0x0004000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_MASK       	0x0003e00000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_MASK        	0x00001e0000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_MASK         	0x0000010000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_MASK        	0x0000008000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_MASK            	0x0000004000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_MASK        	0x0000003e00000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_MASK         	0x00000001e0000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_MASK          	0x0000000010000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_MASK         	0x000000000c000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_MASK         	0x0000000002000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_MASK            	0x0000000001000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_MASK        	0x0000000000f80000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_MASK         	0x0000000000078000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_MASK          	0x0000000000004000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_MASK         	0x0000000000003000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_MASK         	0x0000000000000800ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_MASK              	0x0000000000000400ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_MASK            	0x00000000000003e0ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_MASK          	0x000000000000001eull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_MASK           	0x0000000000000001ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_BP          	62
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_BP          	58
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_BP              	54
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_BP               	53
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_BP              	52
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_BP          	51
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_BP             	50
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_BP         	45
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_BP          	41
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_BP           	40
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_BP          	39
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_BP              	38
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_BP          	33
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_BP           	29
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_BP            	28
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_BP           	26
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_BP           	25
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_BP              	24
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_BP          	19
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_BP           	15
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_BP            	14
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_BP           	12
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_BP           	11
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_BP                	10
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_BP              	5
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_BP            	1
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_BP             	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_QW               	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_QW             	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_QW         	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_QW            	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_QW            	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_QW                	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_QW            	0
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_MASK      	0x000000000003ffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_BP        	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_MASK     	0xfffffffe00000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_MASK       	0x00000001fffffff8ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_MASK       	0x0000000000000007ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_BP       	33
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_BP         	3
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_BP         	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_QW       	1
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_QW         	1
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_MASK        	0x8000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_MASK        	0x7800000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_MASK           	0x0400000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_MASK            	0x0200000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_MASK          	0x0180000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_MASK            	0x0040000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_MASK          	0x003e000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_MASK            	0x0001000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_MASK   	0x0000fff000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_MASK   	0x0000000800000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_MASK	0x0000000400000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_MASK	0x0000000200000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_MASK	0x0000000100000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_MASK	0x0000000080000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_MASK	0x0000000040000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_MASK      	0x0000000020000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_MASK	0x0000000010000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_MASK	0x0000000008000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_MASK	0x0000000004000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_MASK 	0x0000000002000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_MASK 	0x0000000001000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_MASK        	0x0000000000c00000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_MASK        	0x0000000000300000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_MASK           	0x0000000000080000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_MASK        	0x0000000000060000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_MASK        	0x000000000001e000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_MASK           	0x0000000000001000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_MASK           	0x0000000000000800ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_MASK           	0x0000000000000400ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_MASK            	0x0000000000000200ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_MASK            	0x0000000000000100ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_MASK            	0x0000000000000080ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_MASK            	0x0000000000000040ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_MASK            	0x0000000000000020ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_MASK            	0x0000000000000010ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_MASK            	0x0000000000000008ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_MASK            	0x0000000000000004ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_MASK            	0x0000000000000002ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_MASK            	0x0000000000000001ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_BP          	63
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_BP          	59
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_BP             	58
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_BP              	57
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_BP            	55
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_BP              	54
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_BP            	49
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_BP              	48
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_BP     	36
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_BP     	35
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_BP	34
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_BP	33
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_BP	32
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_BP	31
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_BP	30
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_BP        	29
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_BP  	28
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_BP  	27
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_BP  	26
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_BP   	25
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_BP   	24
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_BP          	22
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_BP          	20
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_BP             	19
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_BP          	17
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_BP          	13
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_BP             	12
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_BP             	11
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_BP             	10
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_BP              	9
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_BP              	8
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_BP              	7
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_BP              	6
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_BP              	5
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_BP              	4
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_BP              	3
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_BP              	2
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_BP              	1
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_BP              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_QW          	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_QW          	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_QW             	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_QW            	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_QW            	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_QW     	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_QW     	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_QW	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_QW	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_QW	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_QW	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_QW	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_QW        	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_QW  	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_QW  	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_QW  	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_QW   	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_QW   	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_QW          	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_QW          	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_QW             	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_QW          	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_QW          	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_QW             	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_QW             	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_QW             	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_QW              	0
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_MASK         	0x000000000003fff0ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_MASK   	0x0000000000000008ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_MASK      	0x0000000000000004ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_MASK       	0x0000000000000003ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_BP           	4
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_BP     	3
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_BP        	2
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_BP         	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_QW           	2
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_QW     	2
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_QW        	2
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_MASK      	0xfc00000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_MASK          	0x0200000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_MASK          	0x0100000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_MASK          	0x0080000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_MASK          	0x0040000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_MASK          	0x0020000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_MASK      	0x001f000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_MASK          	0x0000800000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_MASK       	0x00007ffffffffc00ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_MASK           	0x0000000000000200ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_MASK           	0x0000000000000100ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_MASK           	0x0000000000000080ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_MASK           	0x0000000000000040ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_MASK           	0x0000000000000020ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_MASK        	0x000000000000001full
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_BP        	58
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_BP            	57
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_BP            	56
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_BP            	55
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_BP            	54
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_BP            	53
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_BP        	48
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_BP            	47
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_BP         	10
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_BP             	9
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_BP             	8
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_BP             	7
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_BP             	6
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_BP             	5
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_BP          	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_QW        	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_QW            	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_QW            	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_QW            	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_QW            	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_QW            	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_QW        	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_QW            	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_QW         	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_QW             	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_QW             	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_QW             	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_QW             	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_QW             	1
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_MASK         	0x8000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_MASK            	0x4000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_MASK            	0x2000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_MASK          	0x1ffffffffe000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_MASK            	0x0000000001000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_MASK            	0x0000000000800000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_MASK            	0x0000000000400000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_MASK         	0x00000000003f0000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_MASK          	0x000000000000ff00ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_MASK           	0x00000000000000ffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_BP           	63
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_BP              	62
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_BP              	61
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_BP            	25
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_BP              	24
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_BP              	23
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_BP              	22
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_BP           	16
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_BP            	8
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_BP             	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_QW           	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_QW              	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_QW              	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_QW            	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_QW              	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_QW              	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_QW              	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_QW           	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_QW            	0
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_MASK       	0x0000000000030000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK     	0x000000000000ffffull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_BP         	16
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP       	0
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_QW         	2
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK    	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP      	0
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK     	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP       	0
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_QW       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_MASK      	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_BP        	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_MASK     	0xffffffffffffe000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_MASK       	0x0000000000001e00ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_MASK            	0x0000000000000100ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_MASK          	0x0000000000000080ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_MASK    	0x0000000000000040ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_MASK       	0x000000000000003full
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_BP       	13
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_BP         	9
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_BP              	8
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_BP            	7
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_BP      	6
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_BP         	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_QW       	1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_QW         	1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_QW              	1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_QW            	1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_QW      	1
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_MASK        	0xffc0000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_MASK        	0x0020000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_MASK       	0x0010000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_MASK             	0x000f000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_MASK	0x0000800000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_MASK     	0x0000400000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_MASK         	0x0000200000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_MASK      	0x0000100000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_MASK       	0x0000080000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_MASK         	0x0000040000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_MASK  	0x0000020000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_MASK      	0x0000010000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_MASK         	0x0000008000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_MASK           	0x0000004000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_MASK             	0x0000002000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_MASK     	0x0000001000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_MASK    	0x0000000f80000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_MASK     	0x0000000060000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_MASK     	0x000000001f000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_MASK        	0x0000000000c00000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_MASK        	0x0000000000200000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_MASK     	0x00000000001e0000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_MASK        	0x0000000000010000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_MASK            	0x000000000000f800ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_MASK            	0x0000000000000600ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_MASK            	0x00000000000001c0ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_MASK           	0x0000000000000020ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_MASK           	0x000000000000001full
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_BP          	54
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_BP          	53
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_BP         	52
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_BP               	48
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_BP	47
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_BP       	46
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_BP           	45
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_BP        	44
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_BP         	43
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_BP           	42
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_BP    	41
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_BP        	40
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_BP           	39
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_BP             	38
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_BP               	37
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_BP       	36
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_BP      	31
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_BP       	29
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_BP       	24
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_BP          	22
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_BP          	21
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_BP       	17
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_BP          	16
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_BP              	11
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_BP              	9
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_BP              	6
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_BP             	5
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_BP             	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_QW         	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_QW               	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_QW	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_QW       	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_QW        	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_QW         	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_QW    	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_QW        	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_QW           	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_QW             	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_QW               	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_QW       	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_QW      	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_QW       	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_QW       	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_QW       	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_QW          	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_QW              	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_QW             	0
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_MASK             	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_MASK                	0x000000000000007full
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_BP               	7
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_BP                  	0
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_QW               	2
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_QW                  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_MASK               	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_MASK         	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_MASK          	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_MASK        	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_MASK                	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_MASK                	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_MASK              	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_MASK          	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_MASK           	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_MASK              	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_BP                 	31
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_BP           	27
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_BP            	25
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_BP          	24
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_BP                  	23
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_BP                  	22
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_BP                	15
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_BP            	10
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_BP             	9
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_BP                	0
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_QW                 	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_QW           	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_QW            	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_QW          	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_QW                  	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_QW                  	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_QW                	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_QW            	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_QW             	1
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_MASK               	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_MASK                	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_MASK          	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_MASK           	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_MASK         	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_MASK                 	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_MASK                 	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_MASK               	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_MASK           	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_MASK            	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_BP                 	62
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_BP                  	22
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_BP            	18
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_BP             	16
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_BP           	15
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_BP                   	14
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_BP                   	13
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_BP                 	6
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_BP             	1
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_BP              	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_QW                 	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_QW                  	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_QW            	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_QW             	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_QW           	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_QW                   	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_QW                   	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_QW                 	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_QW             	0
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_MASK             	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_MASK                	0x000000000000007full
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_BP               	7
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_BP                  	0
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_QW               	2
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_QW                  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_MASK               	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_MASK         	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_MASK          	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_MASK        	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_MASK                	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_MASK                	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_MASK              	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_MASK          	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_MASK           	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_MASK              	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_BP                 	31
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_BP           	27
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_BP            	25
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_BP          	24
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_BP                  	23
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_BP                  	22
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_BP                	15
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_BP            	10
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_BP             	9
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_BP                	0
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_QW                 	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_QW           	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_QW            	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_QW          	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_QW                  	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_QW                  	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_QW                	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_QW            	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_QW             	1
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_MASK               	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_MASK                	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_MASK          	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_MASK           	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_MASK         	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_MASK                 	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_MASK                 	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_MASK               	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_MASK           	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_MASK            	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_BP                 	62
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_BP                  	22
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_BP            	18
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_BP             	16
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_BP           	15
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_BP                   	14
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_BP                   	13
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_BP                 	6
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_BP             	1
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_BP              	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_QW                 	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_QW                  	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_QW            	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_QW             	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_QW           	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_QW                   	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_QW                   	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_QW                 	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_QW             	0
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_MASK             	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_MASK                	0x000000000000007full
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_BP               	7
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_BP                  	0
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_QW               	2
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_QW                  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_MASK               	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_MASK         	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_MASK          	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_MASK        	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_MASK                	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_MASK                	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_MASK              	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_MASK          	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_MASK           	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_MASK              	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_BP                 	31
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_BP           	27
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_BP            	25
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_BP          	24
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_BP                  	23
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_BP                  	22
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_BP                	15
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_BP            	10
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_BP             	9
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_BP                	0
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_QW                 	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_QW           	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_QW            	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_QW          	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_QW                  	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_QW                  	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_QW                	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_QW            	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_QW             	1
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_MASK               	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_MASK                	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_MASK          	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_MASK           	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_MASK         	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_MASK                 	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_MASK                 	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_MASK               	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_MASK           	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_MASK            	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_BP                 	62
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_BP                  	22
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_BP            	18
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_BP             	16
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_BP           	15
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_BP                   	14
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_BP                   	13
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_BP                 	6
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_BP             	1
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_BP              	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_QW                 	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_QW                  	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_QW            	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_QW             	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_QW           	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_QW                   	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_QW                   	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_QW                 	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_QW             	0
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_MASK             	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_MASK                	0x000000000000007full
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_BP               	7
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_BP                  	0
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_QW               	2
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_QW                  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_MASK               	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_MASK         	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_MASK          	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_MASK        	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_MASK                	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_MASK                	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_MASK              	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_MASK          	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_MASK           	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_MASK              	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_BP                 	31
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_BP           	27
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_BP            	25
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_BP          	24
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_BP                  	23
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_BP                  	22
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_BP                	15
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_BP            	10
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_BP             	9
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_BP                	0
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_QW                 	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_QW           	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_QW            	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_QW          	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_QW                  	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_QW                  	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_QW                	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_QW            	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_QW             	1
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_MASK               	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_MASK                	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_MASK          	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_MASK           	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_MASK         	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_MASK                 	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_MASK                 	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_MASK               	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_MASK           	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_MASK            	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_BP                 	62
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_BP                  	22
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_BP            	18
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_BP             	16
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_BP           	15
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_BP                   	14
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_BP                   	13
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_BP                 	6
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_BP             	1
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_BP              	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_QW                 	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_QW                  	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_QW            	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_QW             	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_QW           	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_QW                   	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_QW                   	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_QW                 	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_QW             	0
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_MASK             	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_MASK                	0x000000000000007full
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_BP               	7
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_BP                  	0
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_QW               	2
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_QW                  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_MASK               	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_MASK         	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_MASK          	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_MASK        	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_MASK                	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_MASK                	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_MASK              	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_MASK          	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_MASK           	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_MASK              	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_BP                 	31
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_BP           	27
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_BP            	25
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_BP          	24
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_BP                  	23
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_BP                  	22
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_BP                	15
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_BP            	10
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_BP             	9
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_BP                	0
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_QW                 	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_QW           	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_QW            	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_QW          	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_QW                  	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_QW                  	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_QW                	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_QW            	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_QW             	1
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_MASK               	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_MASK                	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_MASK          	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_MASK           	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_MASK         	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_MASK                 	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_MASK                 	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_MASK               	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_MASK           	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_MASK            	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_BP                 	62
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_BP                  	22
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_BP            	18
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_BP             	16
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_BP           	15
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_BP                   	14
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_BP                   	13
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_BP                 	6
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_BP             	1
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_BP              	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_QW                 	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_QW                  	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_QW            	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_QW             	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_QW           	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_QW                   	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_QW                   	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_QW                 	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_QW             	0
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_MASK           	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_MASK             	0x000000000000007full
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_BP             	7
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_BP               	0
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_QW             	2
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_MASK            	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_MASK      	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_MASK       	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_MASK     	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_MASK             	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_MASK             	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_MASK           	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_MASK       	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_MASK        	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_MASK            	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_BP              	31
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_BP        	27
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_BP         	25
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_BP       	24
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_BP               	23
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_BP               	22
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_BP             	15
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_BP         	10
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_BP          	9
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_BP              	0
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_QW              	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_QW        	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_QW         	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_QW       	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_QW               	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_QW               	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_QW             	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_QW         	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_QW          	1
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_MASK             	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_MASK             	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_MASK       	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_MASK        	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_MASK      	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_MASK              	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_MASK              	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_MASK            	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_MASK        	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_MASK         	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_BP               	62
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_BP               	22
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_BP         	18
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_BP          	16
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_BP        	15
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_BP                	14
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_BP                	13
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_BP              	6
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_BP          	1
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_BP           	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_QW               	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_QW               	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_QW         	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_QW          	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_QW        	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_QW                	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_QW                	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_QW              	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_QW          	0
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_MASK          	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_MASK            	0x000000000000007full
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_BP            	7
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_BP              	0
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_QW            	2
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_MASK           	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_MASK     	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_MASK      	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_MASK    	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_MASK            	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_MASK            	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_MASK          	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_MASK      	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_MASK       	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_MASK           	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_BP             	31
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_BP       	27
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_BP        	25
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_BP      	24
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_BP              	23
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_BP              	22
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_BP            	15
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_BP        	10
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_BP         	9
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_BP             	0
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_QW             	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_QW       	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_QW        	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_QW      	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_QW              	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_QW              	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_QW            	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_QW        	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_QW         	1
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_MASK            	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_MASK            	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_MASK      	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_MASK       	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_MASK     	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_MASK             	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_MASK             	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_MASK           	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_MASK       	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_MASK        	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_BP              	62
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_BP              	22
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_BP        	18
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_BP         	16
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_BP       	15
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_BP               	14
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_BP               	13
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_BP             	6
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_BP         	1
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_BP          	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_QW              	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_QW              	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_QW        	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_QW         	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_QW       	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_QW               	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_QW               	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_QW             	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_QW         	0
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_QW          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_MASK          	0x000000000003ff80ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_MASK            	0x000000000000007full
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_BP            	7
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_BP              	0
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_QW            	2
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_MASK           	0xffffffff80000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_MASK     	0x0000000078000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_MASK      	0x0000000006000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_MASK    	0x0000000001000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_MASK            	0x0000000000800000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_MASK            	0x0000000000400000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_MASK          	0x00000000003f8000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_MASK      	0x0000000000007c00ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_MASK       	0x0000000000000200ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_MASK           	0x00000000000001ffull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_BP             	31
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_BP       	27
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_BP        	25
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_BP      	24
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_BP              	23
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_BP              	22
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_BP            	15
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_BP        	10
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_BP         	9
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_BP             	0
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_QW             	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_QW       	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_QW        	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_QW      	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_QW              	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_QW              	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_QW            	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_QW        	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_QW         	1
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_MASK            	0xc000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_MASK            	0x3fffffffffc00000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_MASK      	0x00000000003c0000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_MASK       	0x0000000000030000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_MASK     	0x0000000000008000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_MASK             	0x0000000000004000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_MASK             	0x0000000000002000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_MASK           	0x0000000000001fc0ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_MASK       	0x000000000000003eull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_MASK        	0x0000000000000001ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_BP              	62
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_BP              	22
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_BP        	18
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_BP         	16
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_BP       	15
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_BP               	14
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_BP               	13
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_BP             	6
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_BP         	1
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_BP          	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_QW              	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_QW              	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_QW        	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_QW         	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_QW       	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_QW               	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_QW               	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_QW             	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_QW         	0
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_QW          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_MASK        	0x0000000000030000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK      	0x000000000000ffffull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_BP          	16
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP        	0
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_QW          	2
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK     	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP       	0
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK      	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP        	0
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_MASK           	0x0000000000030000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_MASK         	0x000000000000ffffull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_BP             	16
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_BP           	0
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_QW             	2
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_MASK        	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_BP          	0
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU DEFINES
 */
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_MASK         	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_BP           	0
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_TBL_TCR DEFINES
 */
#define AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_MASK                        	0x8000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_MASK                      	0x4000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_MASK                     	0x3800000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_MASK                      	0x0780000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_SA_MASK                                	0x0040000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_SE_MASK                                	0x0020000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_MASK                           	0x001e000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_MASK                           	0x0001000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_MASK                 	0x0000fffffffff000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_MASK                      	0x0000000000000fffull
#define AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_BP                          	63
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_BP                        	62
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_BP                       	59
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_BP                        	55
#define AR_NIC_IOMMU_CFG_TBL_TCR_SA_BP                                  	54
#define AR_NIC_IOMMU_CFG_TBL_TCR_SE_BP                                  	53
#define AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_BP                             	49
#define AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_BP                             	48
#define AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_BP                   	12
#define AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_BP                        	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_QW                          	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_QW                        	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_QW                       	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_QW                        	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_SA_QW                                  	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_SE_QW                                  	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_QW                             	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_QW                             	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_QW                   	0
#define AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_PARAMS DEFINES
 */
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_MASK                  	0xffffffff00000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_MASK                    	0x0000000000000040ull
#define AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_MASK                  	0x0000000000000020ull
#define AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_MASK                  	0x0000000000000010ull
#define AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_MASK                          	0x0000000000000008ull
#define AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_MASK                       	0x0000000000000004ull
#define AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_MASK                         	0x0000000000000002ull
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_MASK                           	0x0000000000000001ull
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_BP                    	32
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_BP                      	6
#define AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_BP                    	5
#define AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_BP                    	4
#define AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_BP                            	3
#define AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_BP                         	2
#define AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_BP                           	1
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_BP                             	0
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_QW                    	0
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_QW                      	0
#define AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_QW                    	0
#define AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_QW                    	0
#define AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_QW                            	0
#define AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_QW                         	0
#define AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_QW                           	0
#define AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_CRDTS DEFINES
 */
#define AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_MASK                          	0x000000000000ff00ull
#define AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_MASK                           	0x00000000000000ffull
#define AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_BP                            	8
#define AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_BP                             	0
#define AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_QW                            	0
#define AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_CQ DEFINES
 */
#define AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_MASK                          	0xffffffff00000000ull
#define AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_MASK                     	0x00000000f0000000ull
#define AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_MASK                         	0x0000000000000200ull
#define AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_MASK                             	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_MASK                              	0x0000000000000008ull
#define AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_MASK                          	0x0000000000000004ull
#define AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_MASK                          	0x0000000000000002ull
#define AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_MASK                          	0x0000000000000001ull
#define AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_BP                            	32
#define AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_BP                       	28
#define AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_BP                           	9
#define AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_BP                               	4
#define AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_BP                                	3
#define AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_BP                            	2
#define AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_BP                            	1
#define AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_BP                            	0
#define AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_QW                            	0
#define AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_QW                       	0
#define AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_QW                           	0
#define AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_QW                               	0
#define AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_QW                                	0
#define AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_QW                            	0
#define AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_QW                            	0
#define AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_CQRP DEFINES
 */
#define AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_MASK                           	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_BP                             	4
#define AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_CQWP DEFINES
 */
#define AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_MASK                           	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_BP                             	4
#define AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_CQR DEFINES
 */
#define AR_NIC_IOMMU_CFG_CQR_CW_RESET_MASK                              	0x0000000000000008ull
#define AR_NIC_IOMMU_CFG_CQR_IM_RESET_MASK                              	0x0000000000000004ull
#define AR_NIC_IOMMU_CFG_CQR_IP_RESET_MASK                              	0x0000000000000002ull
#define AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_MASK                       	0x0000000000000001ull
#define AR_NIC_IOMMU_CFG_CQR_CW_RESET_BP                                	3
#define AR_NIC_IOMMU_CFG_CQR_IM_RESET_BP                                	2
#define AR_NIC_IOMMU_CFG_CQR_IP_RESET_BP                                	1
#define AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_BP                         	0
#define AR_NIC_IOMMU_CFG_CQR_CW_RESET_QW                                	0
#define AR_NIC_IOMMU_CFG_CQR_IM_RESET_QW                                	0
#define AR_NIC_IOMMU_CFG_CQR_IP_RESET_QW                                	0
#define AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_ELOG DEFINES
 */
#define AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_MASK                              	0xf800000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_MASK                               	0x0400000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_MASK                             	0x0100000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_MASK                            	0x00f0000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_MASK                           	0x000ffffffffffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_MASK                             	0x000000000000000full
#define AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_BP                                	59
#define AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_BP                                 	58
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_BP                               	56
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_BP                              	52
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_BP                             	4
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_BP                               	0
#define AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_QW                                	0
#define AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_QW                                 	0
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_QW                               	0
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_QW                              	0
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_QW                             	0
#define AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_ELOG_RP DEFINES
 */
#define AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_MASK                      	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_BP                        	4
#define AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_CFG_ELOG_WP DEFINES
 */
#define AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_MASK                      	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_BP                        	4
#define AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_STS DEFINES
 */
#define AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_MASK                             	0x0000000000ff0000ull
#define AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_MASK                            	0x000000000000ff00ull
#define AR_NIC_IOMMU_STS_RESERVED_7_3_MASK                              	0x00000000000000f8ull
#define AR_NIC_IOMMU_STS_TRP_HOLD_MASK                                  	0x0000000000000004ull
#define AR_NIC_IOMMU_STS_TRP_EMPTY_MASK                                 	0x0000000000000002ull
#define AR_NIC_IOMMU_STS_TRP_ACTIVE_MASK                                	0x0000000000000001ull
#define AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_BP                               	16
#define AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_BP                              	8
#define AR_NIC_IOMMU_STS_RESERVED_7_3_BP                                	3
#define AR_NIC_IOMMU_STS_TRP_HOLD_BP                                    	2
#define AR_NIC_IOMMU_STS_TRP_EMPTY_BP                                   	1
#define AR_NIC_IOMMU_STS_TRP_ACTIVE_BP                                  	0
#define AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_QW                               	0
#define AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_QW                              	0
#define AR_NIC_IOMMU_STS_RESERVED_7_3_QW                                	0
#define AR_NIC_IOMMU_STS_TRP_HOLD_QW                                    	0
#define AR_NIC_IOMMU_STS_TRP_EMPTY_QW                                   	0
#define AR_NIC_IOMMU_STS_TRP_ACTIVE_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_STS_CQ DEFINES
 */
#define AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_MASK                             	0xffffffff00000000ull
#define AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_MASK                         	0x0000000000080000ull
#define AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_MASK                       	0x0000000000040000ull
#define AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_MASK                      	0x0000000000020000ull
#define AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_MASK                       	0x0000000000010000ull
#define AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_MASK                      	0x0000000000008000ull
#define AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_MASK                      	0x0000000000004000ull
#define AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_MASK                     	0x0000000000002000ull
#define AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_MASK                      	0x0000000000001000ull
#define AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_MASK                     	0x0000000000000800ull
#define AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_MASK                      	0x0000000000000400ull
#define AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_MASK                     	0x0000000000000200ull
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_MASK                         	0x0000000000000100ull
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_MASK                           	0x0000000000000080ull
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_MASK                       	0x0000000000000040ull
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_MASK                           	0x0000000000000020ull
#define AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_MASK                           	0x0000000000000010ull
#define AR_NIC_IOMMU_STS_CQ_RESERVED_3_MASK                             	0x0000000000000008ull
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_MASK                          	0x0000000000000004ull
#define AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_MASK                          	0x0000000000000002ull
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_MASK                          	0x0000000000000001ull
#define AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_BP                               	32
#define AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_BP                           	19
#define AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_BP                         	18
#define AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_BP                        	17
#define AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_BP                         	16
#define AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_BP                        	15
#define AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_BP                        	14
#define AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_BP                       	13
#define AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_BP                        	12
#define AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_BP                       	11
#define AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_BP                        	10
#define AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_BP                       	9
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_BP                           	8
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_BP                             	7
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_BP                         	6
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_BP                             	5
#define AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_BP                             	4
#define AR_NIC_IOMMU_STS_CQ_RESERVED_3_BP                               	3
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_BP                            	2
#define AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_BP                            	1
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_BP                            	0
#define AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_QW                               	0
#define AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_QW                           	0
#define AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_QW                         	0
#define AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_QW                        	0
#define AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_QW                         	0
#define AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_QW                        	0
#define AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_QW                        	0
#define AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_QW                       	0
#define AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_QW                        	0
#define AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_QW                       	0
#define AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_QW                        	0
#define AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_QW                       	0
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_QW                           	0
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_QW                             	0
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_QW                         	0
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_QW                             	0
#define AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_QW                             	0
#define AR_NIC_IOMMU_STS_CQ_RESERVED_3_QW                               	0
#define AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_QW                            	0
#define AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_QW                            	0
#define AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_FLG DEFINES
 */
#define AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_MASK                      	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_MASK                           	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_MASK                         	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_MASK                     	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_MASK                           	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_MASK                           	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_MASK                             	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_MASK                           	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_MASK                          	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_MASK                             	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_MASK                          	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_MASK                          	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_MASK                           	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_MASK                           	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_MASK                          	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_MASK                             	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_MASK                            	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_MASK                           	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_MASK                            	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_MASK                            	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_MASK                         	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_MASK                         	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_MASK                         	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_MASK                         	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_MASK                          	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_MASK                          	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_MASK                              	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_BP                        	27
#define AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_BP                             	26
#define AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_BP                           	25
#define AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_BP                       	24
#define AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_BP                             	23
#define AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_BP                             	22
#define AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_BP                               	21
#define AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_BP                             	20
#define AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_BP                            	19
#define AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_BP                               	18
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_BP                            	17
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_BP                            	16
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_BP                             	15
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_BP                             	14
#define AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_BP                            	13
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_BP                               	12
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_BP                              	11
#define AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_BP                             	10
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_BP                              	9
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_BP                              	8
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_BP                           	7
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_BP                           	6
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_BP                           	5
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_BP                           	4
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_BP                            	3
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_BP                            	2
#define AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_BP                                	1
#define AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_BP                               	0
#define AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_QW                        	0
#define AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_QW                           	0
#define AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_QW                       	0
#define AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_QW                               	0
#define AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_QW                            	0
#define AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_QW                               	0
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_QW                            	0
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_QW                            	0
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_QW                            	0
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_QW                               	0
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_QW                              	0
#define AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_QW                             	0
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_QW                              	0
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_QW                              	0
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_QW                           	0
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_QW                           	0
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_QW                           	0
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_QW                           	0
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_QW                            	0
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_QW                            	0
#define AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_QW                                	0
#define AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#define AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_EC                        	A_EC_UXACT
#define AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_EC                             	A_EC_XACT
#define AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_EC                           	A_EC_XLAT
#define AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_EC                       	A_EC_XLAT
#define AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_EC                             	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_EC                             	A_EC_XACT
#define AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_EC                               	A_EC_XIENT
#define AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_EC                             	A_EC_UXACT
#define AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_EC                            	A_EC_UXACT
#define AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_EC                               	A_EC_UXACT
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_EC                            	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_EC                            	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_EC                             	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_EC                             	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_EC                            	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_EC                               	A_EC_CRIT
#define AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_EC                              	A_EC_XIENT
#define AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_EC                             	A_EC_CORR
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_EC                              	A_EC_UXACT
#define AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_EC                              	A_EC_CORR
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_EC                           	A_EC_UXACT
#define AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_EC                           	A_EC_CORR
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_EC                           	A_EC_XIENT
#define AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_EC                           	A_EC_CORR
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_EC                            	A_EC_XIENT
#define AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_EC                            	A_EC_CORR
#define AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_EC                                	A_EC_XIENT
#define AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_EC                               	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_CLR DEFINES
 */
#define AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_MASK                      	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_MASK                           	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_MASK                         	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_MASK                     	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_MASK                           	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_MASK                           	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_MASK                             	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_MASK                           	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_MASK                          	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_MASK                             	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_MASK                          	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_MASK                          	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_MASK                           	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_MASK                           	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_MASK                          	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_MASK                             	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_MASK                            	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_MASK                           	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_MASK                            	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_MASK                            	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_MASK                         	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_MASK                         	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_MASK                         	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_MASK                         	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_MASK                          	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_MASK                          	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_MASK                              	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_BP                        	27
#define AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_BP                             	26
#define AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_BP                           	25
#define AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_BP                       	24
#define AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_BP                             	23
#define AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_BP                             	22
#define AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_BP                               	21
#define AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_BP                             	20
#define AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_BP                            	19
#define AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_BP                               	18
#define AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_BP                            	17
#define AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_BP                            	16
#define AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_BP                             	15
#define AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_BP                             	14
#define AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_BP                            	13
#define AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_BP                               	12
#define AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_BP                              	11
#define AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_BP                             	10
#define AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_BP                              	9
#define AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_BP                              	8
#define AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_BP                           	7
#define AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_BP                           	6
#define AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_BP                           	5
#define AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_BP                           	4
#define AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_BP                            	3
#define AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_BP                            	2
#define AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_BP                                	1
#define AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_BP                               	0
#define AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_QW                        	0
#define AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_QW                           	0
#define AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_QW                       	0
#define AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_QW                               	0
#define AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_QW                            	0
#define AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_QW                               	0
#define AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_QW                            	0
#define AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_QW                            	0
#define AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_QW                            	0
#define AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_QW                               	0
#define AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_QW                              	0
#define AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_QW                             	0
#define AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_QW                              	0
#define AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_QW                              	0
#define AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_QW                           	0
#define AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_QW                           	0
#define AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_QW                           	0
#define AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_QW                           	0
#define AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_QW                            	0
#define AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_QW                            	0
#define AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_QW                                	0
#define AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_HSS_MSK DEFINES
 */
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_MASK                  	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_MASK                       	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_MASK                     	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_MASK                 	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_MASK                       	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_MASK                       	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_MASK                         	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_MASK                       	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_MASK                      	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_MASK                         	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_MASK                      	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_MASK                      	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_MASK                       	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_MASK                       	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_MASK                      	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_MASK                         	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_MASK                        	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_MASK                       	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_MASK                        	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_MASK                        	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_MASK                     	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_MASK                     	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_MASK                     	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_MASK                     	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_MASK                      	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_MASK                      	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_MASK                          	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_MASK                         	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_BP                    	27
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_BP                         	26
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_BP                       	25
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_BP                   	24
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_BP                         	23
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_BP                         	22
#define AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_BP                           	21
#define AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_BP                         	20
#define AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_BP                        	19
#define AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_BP                           	18
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_BP                        	17
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_BP                        	16
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_BP                         	15
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_BP                         	14
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_BP                        	13
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_BP                           	12
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_BP                          	11
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_BP                         	10
#define AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_BP                          	9
#define AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_BP                          	8
#define AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_BP                       	7
#define AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_BP                       	6
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_BP                       	5
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_BP                       	4
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_BP                        	3
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_BP                        	2
#define AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_BP                            	1
#define AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_BP                           	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_QW                    	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_QW                       	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_QW                   	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_QW                           	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_QW                        	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_QW                           	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_QW                        	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_QW                        	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_QW                        	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_QW                           	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_QW                          	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_QW                         	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_QW                          	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_QW                          	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_QW                       	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_QW                       	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_QW                       	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_QW                       	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_QW                        	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_QW                        	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_QW                            	0
#define AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_OS_MSK DEFINES
 */
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_MASK                   	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_MASK                        	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_MASK                      	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_MASK                  	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_MASK                        	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_MASK                        	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_MASK                          	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_MASK                        	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_MASK                       	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_MASK                          	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_MASK                       	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_MASK                       	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_MASK                        	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_MASK                        	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_MASK                       	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_MASK                          	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_MASK                         	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_MASK                        	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_MASK                         	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_MASK                         	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_MASK                      	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_MASK                      	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_MASK                      	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_MASK                      	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_MASK                       	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_MASK                       	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_MASK                           	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_MASK                          	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_BP                     	27
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_BP                          	26
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_BP                        	25
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_BP                    	24
#define AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_BP                          	23
#define AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_BP                          	22
#define AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_BP                            	21
#define AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_BP                          	20
#define AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_BP                         	19
#define AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_BP                            	18
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_BP                         	17
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_BP                         	16
#define AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_BP                          	15
#define AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_BP                          	14
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_BP                         	13
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_BP                            	12
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_BP                           	11
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_BP                          	10
#define AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_BP                           	9
#define AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_BP                           	8
#define AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_BP                        	7
#define AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_BP                        	6
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_BP                        	5
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_BP                        	4
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_BP                         	3
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_BP                         	2
#define AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_BP                             	1
#define AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_BP                            	0
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_QW                     	0
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_QW                        	0
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_QW                    	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_QW                            	0
#define AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_QW                         	0
#define AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_QW                            	0
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_QW                         	0
#define AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_QW                         	0
#define AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_QW                         	0
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_QW                            	0
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_QW                           	0
#define AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_QW                          	0
#define AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_QW                           	0
#define AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_QW                           	0
#define AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_QW                        	0
#define AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_QW                        	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_QW                        	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_QW                        	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_QW                         	0
#define AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_QW                         	0
#define AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_QW                             	0
#define AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_FIRST_FLG DEFINES
 */
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_MASK                	0x0000000008000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_MASK                     	0x0000000004000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_MASK                   	0x0000000002000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_MASK               	0x0000000001000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_MASK                     	0x0000000000800000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_MASK                     	0x0000000000400000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_MASK                       	0x0000000000200000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_MASK                     	0x0000000000100000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_MASK                    	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_MASK                       	0x0000000000040000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_MASK                    	0x0000000000020000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_MASK                    	0x0000000000010000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_MASK                     	0x0000000000008000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_MASK                     	0x0000000000004000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_MASK                    	0x0000000000002000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_MASK                       	0x0000000000001000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_MASK                      	0x0000000000000800ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_MASK                     	0x0000000000000400ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_MASK                      	0x0000000000000200ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_MASK                      	0x0000000000000100ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_MASK                   	0x0000000000000080ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_MASK                   	0x0000000000000040ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_MASK                   	0x0000000000000020ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_MASK                   	0x0000000000000010ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_MASK                    	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_MASK                    	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_MASK                        	0x0000000000000002ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_MASK                       	0x0000000000000001ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_BP                  	27
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_BP                       	26
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_BP                     	25
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_BP                 	24
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_BP                       	23
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_BP                       	22
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_BP                         	21
#define AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_BP                       	20
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_BP                      	19
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_BP                         	18
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_BP                      	17
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_BP                      	16
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_BP                       	15
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_BP                       	14
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_BP                      	13
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_BP                         	12
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_BP                        	11
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_BP                       	10
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_BP                        	9
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_BP                        	8
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_BP                     	7
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_BP                     	6
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_BP                     	5
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_BP                     	4
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_BP                      	3
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_BP                      	2
#define AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_BP                          	1
#define AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_BP                         	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_QW                  	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_QW                     	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_QW                 	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_QW                         	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_QW                      	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_QW                         	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_QW                      	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_QW                      	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_QW                      	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_QW                         	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_QW                        	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_QW                       	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_QW                        	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_QW                        	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_QW                     	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_QW                     	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_QW                     	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_QW                     	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_QW                      	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_QW                      	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_QW                          	0
#define AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_TCR DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_MASK                           	0x0000000f00000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_MASK                     	0x00000000ff000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_MASK                           	0x000000000000f000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_MASK                     	0x0000000000000ff0ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_MASK                 	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_MASK                 	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_BP                             	32
#define AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_BP                       	24
#define AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_BP                             	12
#define AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_BP                       	4
#define AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_BP                   	3
#define AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_BP                   	2
#define AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_QW                             	0
#define AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_QW                             	0
#define AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_QW                   	0
#define AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_TRB DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_MASK                         	0x0000001f00000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_MASK                     	0x00000000ff000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_MASK                         	0x000000000001f000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_MASK                     	0x0000000000000ff0ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_BP                           	32
#define AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_BP                       	24
#define AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_BP                           	12
#define AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_BP                       	4
#define AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_QW                           	0
#define AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_QW                           	0
#define AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_PTC_TAG DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_MASK                      	0x0000006000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_MASK                  	0x0000001f00000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_MASK                 	0x000000007f000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_MASK                      	0x0000000000060000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_MASK                  	0x000000000001f000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_MASK                 	0x00000000000007f0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_BP                        	37
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_BP                    	32
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_BP                   	24
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_BP                        	17
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_BP                    	12
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_BP                   	4
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_QW                        	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_QW                    	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_QW                   	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_QW                        	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_QW                    	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_PTC_DATA DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_MASK                     	0x0000030000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_MASK                     	0x0000008000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_MASK                 	0x0000007f00000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_MASK                	0x00000000ff000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_MASK                     	0x0000000000300000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_MASK                     	0x0000000000080000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_MASK                 	0x000000000007f000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_MASK                	0x0000000000000ff0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_BP                       	40
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_BP                       	39
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_BP                   	32
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_BP                  	24
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_BP                       	20
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_BP                       	19
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_BP                   	12
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_BP                  	4
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_QW                   	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_QW                  	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_QW                   	0
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CQR DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_MASK                      	0x0000003f00000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_MASK                     	0x00000000ff000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_MASK                      	0x000000000003f000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_MASK                     	0x0000000000000ff0ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_MASK                 	0x0000000000000008ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_MASK                 	0x0000000000000004ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_BP                        	32
#define AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_BP                       	24
#define AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_BP                        	12
#define AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_BP                       	4
#define AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_BP                   	3
#define AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_BP                   	2
#define AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_QW                        	0
#define AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_QW                        	0
#define AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_QW                       	0
#define AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_QW                   	0
#define AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_MASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_BP                  	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_MASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_BP                  	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_MASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_BP                  	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_MASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_BP                  	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_MASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_BP                   	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_MASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_BP                   	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_MASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_BP                   	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_MASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_BP                   	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_MASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_BP                  	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR DEFINES
 */
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_MASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_BP                  	0
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_PF DEFINES
 */
#define AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_MASK                            	0x000000000000ffffull
#define AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_BP                              	0
#define AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_ERR_CPF DEFINES
 */
#define AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_MASK                          	0x000000000000ffffull
#define AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_BP                            	0
#define AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_DBG_ERRINJ_MISC DEFINES
 */
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_MASK                       	0x000007ff00000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_MASK                     	0x0000000000ff0000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_MASK                     	0x00000000000000f0ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_MASK                     	0x0000000000000008ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_MASK                          	0x0000000000000006ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_MASK                        	0x0000000000000001ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_BP                         	32
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_BP                       	16
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_BP                       	4
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_BP                       	3
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_BP                            	1
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_BP                          	0
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_QW                         	0
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_QW                       	0
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_QW                       	0
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_QW                       	0
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_QW                            	0
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_IOMMU_DBG_ERRINJ_PTEC DEFINES
 */
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_MASK                       	0x000007ff00000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_MASK                   	0x00000000ff000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_MASK                     	0x0000000000ff0000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_MASK                     	0x0000000000000ff0ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_MASK                     	0x0000000000000008ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_MASK                          	0x0000000000000006ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_MASK                        	0x0000000000000001ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_BP                         	32
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_BP                     	24
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_BP                       	16
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_BP                       	4
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_BP                       	3
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_BP                            	1
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_BP                          	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_QW                         	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_QW                     	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_QW                       	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_QW                       	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_QW                       	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_QW                            	0
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR IOMMU MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_STORE_DATA_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_CMD(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_CMD_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_CMD_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_CMD(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_CMD_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_CMD_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_SD_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_TC_FLUSH_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_STALL_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_INT_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_COMP_WAIT_RSP_ADDR_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_TC_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PDE_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_ELS_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_IOMMU_PG_ADDR_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_BP,\
									AR_NIC_IOMMU_CFG_TBL_CQ_INVAL_MDD_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_MASK)
#define RF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_MASK)
#define WF_AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_BP,\
									AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_BP,\
									AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_BP,\
									AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_MASK)
#define RF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_MASK)
#define WF_AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_BP,\
									AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_BP,\
									AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK)
#define RF_AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK)
#define WF_AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP,\
									AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_MASK)
#define RF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_MASK)
#define WF_AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_BP,\
									AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_MASK)
#define WF_AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_BP,\
									AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_MASK)
#define WF_AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_BP,\
									AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_MASK)
#define WF_AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_BP,\
									AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_MASK)
#define WF_AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_BP,\
									AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_MASK)
#define WF_AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_BP,\
									AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10(mmr)   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_MASK)
#define WF_AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_BP,\
									AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_MASK)
#define WF_AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_BP,\
									AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14(mmr) 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14(mmr)  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_MASK)
#define RF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_MASK)
#define WF_AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_BP,\
									AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_MASK)
#define RF_AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_MASK)
#define WF_AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_MASK)
#define RF_AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK)
#define WF_AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK)
#define RF_AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK)
#define WF_AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK)
#define RF_AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK)
#define WF_AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP,\
									AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK)
#define RF_AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_MASK)
#define WF_AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_MASK)
#define RF_AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_MASK)
#define WF_AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_MASK)
#define RF_AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_MASK)
#define WF_AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_MASK)
#define RF_AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_MASK)
#define WF_AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_BP,\
									AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_CONTEXT_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_RO_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TPH_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PTE_RD_PI_TC_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_SA(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SA_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SA_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_SA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SA_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SA_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_SE(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SE_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SE_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_SE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SE_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_SE_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_SIZE_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PG_MODE_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_PT_ROOT_PTR_47_12_MASK)
#define RF_AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_MASK)
#define WF_AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_BP,\
									AR_NIC_IOMMU_CFG_TBL_TCR_IGNORED_11_0_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_COHERENCY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_COHERENCY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_MASK)
#define RF_AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_BP,\
									AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_BP,\
									AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_MASK)
#define WF_AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_BP,\
									AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_MASK)
#define RF_AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_BP,\
									AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_MASK)
#define WF_AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_BP,\
									AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_BP,\
									AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_BP,\
									AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_BP,\
									AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_BP,\
									AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_BP,\
									AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_BP,\
									AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_BP,\
									AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_BP,\
									AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_BP,\
									AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQR_CW_RESET(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQR_CW_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_CW_RESET_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQR_CW_RESET(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQR_CW_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_CW_RESET_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQR_IM_RESET(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQR_IM_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_IM_RESET_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQR_IM_RESET(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQR_IM_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_IM_RESET_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQR_IP_RESET(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQR_IP_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_IP_RESET_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQR_IP_RESET(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQR_IP_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_IP_RESET_MASK)
#define RF_AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_MASK)
#define WF_AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_BP,\
									AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_BP,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_BP,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_IRQ_EN(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_BP,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_IRQ_EN(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_BP,\
									AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_EVENT_RO(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_EVENT_RO(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_EVENT_TC(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_EVENT_TC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_BP,\
									AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_BP,\
									AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_BP,\
									AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_MASK)
#define RF_AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_BP,\
									AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_MASK)
#define WF_AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_BP,\
									AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_MASK)
#define RF_AR_NIC_IOMMU_STS_RAT_CHN_CRDTS(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_BP,\
									AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_MASK)
#define WF_AR_NIC_IOMMU_STS_RAT_CHN_CRDTS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_BP,\
									AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_MASK)
#define RF_AR_NIC_IOMMU_STS_PARB_CHN_CRDTS(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_BP,\
									AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_MASK)
#define WF_AR_NIC_IOMMU_STS_PARB_CHN_CRDTS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_BP,\
									AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_MASK)
#define RF_AR_NIC_IOMMU_STS_RESERVED_7_3(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_RESERVED_7_3_BP,\
									AR_NIC_IOMMU_STS_RESERVED_7_3_MASK)
#define WF_AR_NIC_IOMMU_STS_RESERVED_7_3(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_RESERVED_7_3_BP,\
									AR_NIC_IOMMU_STS_RESERVED_7_3_MASK)
#define RF_AR_NIC_IOMMU_STS_TRP_HOLD(mmr)                       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_TRP_HOLD_BP,\
									AR_NIC_IOMMU_STS_TRP_HOLD_MASK)
#define WF_AR_NIC_IOMMU_STS_TRP_HOLD(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_TRP_HOLD_BP,\
									AR_NIC_IOMMU_STS_TRP_HOLD_MASK)
#define RF_AR_NIC_IOMMU_STS_TRP_EMPTY(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_TRP_EMPTY_BP,\
									AR_NIC_IOMMU_STS_TRP_EMPTY_MASK)
#define WF_AR_NIC_IOMMU_STS_TRP_EMPTY(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_TRP_EMPTY_BP,\
									AR_NIC_IOMMU_STS_TRP_EMPTY_MASK)
#define RF_AR_NIC_IOMMU_STS_TRP_ACTIVE(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_TRP_ACTIVE_BP,\
									AR_NIC_IOMMU_STS_TRP_ACTIVE_MASK)
#define WF_AR_NIC_IOMMU_STS_TRP_ACTIVE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_TRP_ACTIVE_BP,\
									AR_NIC_IOMMU_STS_TRP_ACTIVE_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_BP,\
									AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_BP,\
									AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_BP,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_BP,\
									AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_BP,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_BP,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_BP,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_BP,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_RESERVED_3(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_RESERVED_3_BP,\
									AR_NIC_IOMMU_STS_CQ_RESERVED_3_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_RESERVED_3(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_RESERVED_3_BP,\
									AR_NIC_IOMMU_STS_CQ_RESERVED_3_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_BP,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_BP,\
									AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_MASK)
#define RF_AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_MASK)
#define WF_AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_BP,\
									AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_IOMMU_PE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_IOMMU_PE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_IOMMU_PE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_IOMMU_PE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF(mmr)    	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_MASK)
#define RF_AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC(mmr)                	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_BP,\
									AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_MASK)
#define WF_AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_BP,\
									AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_MASK)
#define RF_AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_BP,\
									AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_MASK)
#define WF_AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_BP,\
									AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_MASK)
#define RF_AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_BP,\
									AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_MASK)
#define WF_AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_BP,\
									AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS(mmr)            	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U(mmr)        	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED(mmr)          	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_MASK)
#define RF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_MASK)
#define WF_AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_BP,\
									AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_MASK)

#endif
