--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run3\fpga_main.ncd
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run3\fpga_main.pcf
-xml
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run3\fpga_main.twx
-v 3 -s 4 -n 3 -fastpaths -ucf ports.ucf -o
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run3\fpga_main.twr

Design file:              fpga_main.ncd
Physical constraint file: fpga_main.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<2>      |    2.239(R)|   -0.064(R)|Clk_BUFGP         |   0.000|
BTN<3>      |    1.701(R)|    0.202(R)|Clk_BUFGP         |   0.000|
HallA<0>    |    6.430(R)|   -0.527(R)|Clk_BUFGP         |   0.000|
HallA<1>    |    6.470(R)|    0.133(R)|Clk_BUFGP         |   0.000|
HallA<2>    |    1.935(R)|    0.521(R)|Clk_BUFGP         |   0.000|
HallB<0>    |    5.829(R)|    0.437(R)|Clk_BUFGP         |   0.000|
HallB<1>    |    5.835(R)|    0.433(R)|Clk_BUFGP         |   0.000|
HallB<2>    |    1.918(R)|    1.041(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_MClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SPI_MOSI    |    1.756(R)|   -0.222(R)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    9.014(R)|Clk_BUFGP         |   0.000|
AN<1>       |    8.790(R)|Clk_BUFGP         |   0.000|
AN<2>       |    9.014(R)|Clk_BUFGP         |   0.000|
AN<3>       |    9.810(R)|Clk_BUFGP         |   0.000|
MotorA<0>   |   16.814(R)|Clk_BUFGP         |   0.000|
MotorA<1>   |   16.831(R)|Clk_BUFGP         |   0.000|
MotorA<2>   |   11.411(R)|Clk_BUFGP         |   0.000|
MotorB<0>   |   14.545(R)|Clk_BUFGP         |   0.000|
MotorB<1>   |   15.171(R)|Clk_BUFGP         |   0.000|
MotorB<2>   |   10.432(R)|Clk_BUFGP         |   0.000|
Seg<0>      |   15.934(R)|Clk_BUFGP         |   0.000|
Seg<1>      |   14.559(R)|Clk_BUFGP         |   0.000|
Seg<2>      |   15.680(R)|Clk_BUFGP         |   0.000|
Seg<3>      |   15.435(R)|Clk_BUFGP         |   0.000|
Seg<4>      |   15.435(R)|Clk_BUFGP         |   0.000|
Seg<5>      |   14.529(R)|Clk_BUFGP         |   0.000|
Seg<6>      |   17.382(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock SPI_MClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPI_MISO    |    8.072(F)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock SPI_SS to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MotorA<0>   |   15.744(R)|SPI_SS_IBUF       |   0.000|
MotorA<1>   |   15.761(R)|SPI_SS_IBUF       |   0.000|
MotorA<2>   |    9.413(R)|SPI_SS_IBUF       |   0.000|
MotorB<0>   |   14.193(R)|SPI_SS_IBUF       |   0.000|
MotorB<1>   |   14.819(R)|SPI_SS_IBUF       |   0.000|
MotorB<2>   |    9.446(R)|SPI_SS_IBUF       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.225|         |         |         |
SPI_SS         |    8.892|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_MClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_MClk       |    2.997|         |    1.832|         |
SPI_SS         |    1.986|    1.335|    1.959|    1.959|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_SS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.565|         |         |         |
SPI_MClk       |    2.573|         |         |         |
SPI_SS         |    4.014|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<2>         |Seg<0>         |   10.562|
BTN<2>         |Seg<1>         |    9.266|
BTN<2>         |Seg<2>         |   10.308|
BTN<2>         |Seg<3>         |   10.063|
BTN<2>         |Seg<4>         |   10.063|
BTN<2>         |Seg<5>         |    9.236|
BTN<2>         |Seg<6>         |   12.010|
---------------+---------------+---------+


Analysis completed Thu Apr 10 17:29:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



