<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Third Conference on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Third Conference on Design, Automation and Test in Europe" title="Proceedings of the Third Conference on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1998/DATE-1998.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Third Conference on Design, Automation and Test in Europe</em><br/>DATE, 1998.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/1998">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Third+Conference+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-1998,
	address       = "Paris, France",
	booktitle     = "{DATE}",
	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{Proceedings of the Third Conference on Design, Automation and Test in Europe}",
	year          = 1998,
}</pre>
</div>
<hr/>
<h3>Contents (172 items)</h3><dl class="toc"><div class="rbox"><span class="tag">29 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">17 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">14 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">13 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">11 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">11 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">11 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">11 ×<a href="tag/hardware.html">#hardware</a></span><br/><span class="tag">11 ×<a href="tag/simulation.html">#simulation</a></span><br/></div><dt><a href="DATE-1998-ChatzigeorgiouN.html">DATE-1998-ChatzigeorgiouN</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Collapsing the Transistor Chain to an Effective Single Equivalent Transistor (<abbr title="Alexander Chatzigeorgiou">AC</abbr>, <abbr title="Spiridon Nikolaidis">SN</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-NicolaidisD.html">DATE-1998-NicolaidisD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Design of Fault-Secure Parity-Prediction Booth Multipliers (<abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Ricardo de Oliveira Duarte">RdOD</abbr>), pp. 7–14.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-OgawaKK.html">DATE-1998-OgawaKK</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PASTEL: A Parameterized Memory Characterization System (<abbr title="Kimihiro Ogawa">KO</abbr>, <abbr title="Michinari Kohno">MK</abbr>, <abbr title="Fusako Kitamura">FK</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-GrodeKM.html">DATE-1998-GrodeKM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Hardware Resource Allocation for Hardware/Software Partitioning in the LYCOS System (<abbr title="Jesper Grode">JG</abbr>, <abbr title="Peter Voigt Knudsen">PVK</abbr>, <abbr title="Jan Madsen">JM</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-SrinivasanRV.html">DATE-1998-SrinivasanRV</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Software Partitioning with Integrated Hardware Design Space Exploration (<abbr title="Vinoo Srinivasan">VS</abbr>, <abbr title="Shankar Radhakrishnan">SR</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 28–35.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-GasteierGM.html">DATE-1998-GasteierGM</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Generation of Interconnect Topologies for Communication Synthesis (<abbr title="Michael Gasteier">MG</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="Michael Münch">MM</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-TanFY.html">DATE-1998-TanFY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Design of an Asynchronous VHDL Synthesizer (<abbr title="Sun-Yen Tan">SYT</abbr>, <abbr title="Stephen B. Furber">SBF</abbr>, <abbr title="Wen-Fang Yen">WFY</abbr>), pp. 44–51.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-GrimmW.html">DATE-1998-GrimmW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Repartitioning and Technology-Mapping of Electronic Hybrid Systems (<abbr title="Christoph Grimm">CG</abbr>, <abbr title="Klaus Waldschmidt">KW</abbr>), pp. 52–58.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-MoserM.html">DATE-1998-MoserM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>VHDL-AMS: The Missing Link in System Design — Experiments with Unified Modelling in Automotive Engineering (<abbr title="Eduard Moser">EM</abbr>, <abbr title="Norbert Mittwollen">NM</abbr>), pp. 59–63.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-ParulkarGB.html">DATE-1998-ParulkarGB</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling and Module Assignment for Reducing Bist Resources (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 66–73.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-YangP.html">DATE-1998-YangP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Efficient Algorithm to Integrate Scheduling and Allocation in High-Level Test Synthesis (<abbr title="Laurence Tianruo Yang">LTY</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 74–81.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-RenovellPFZ.html">DATE-1998-RenovellPFZ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>RAM-Based FPGA’s: A Test Approach for the Configurable Logic (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 82–88.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-MetraRMPPFZSS.html">DATE-1998-MetraRMPPFZSS</a> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Novel Technique for Testing FPGAs (<abbr title="Cecilia Metra">CM</abbr>, <abbr title="Michel Renovell">MR</abbr>, <abbr title="Giovanni A. Mojoli">GAM</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Sandro Pastore">SP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Davide Salvi">DS</abbr>, <abbr title="Giacomo R. Sechi">GRS</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-DiazPC.html">DATE-1998-DiazPC</a></dt><dd>ATM Traffic Shaper: ATS (<abbr title="Juan Carlos Diaz">JCD</abbr>, <abbr title="Pierre Plaza">PP</abbr>, <abbr title="Jesus Crespo">JC</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-LagoJLSB.html">DATE-1998-LagoJLSB</a> <span class="tag"><a href="tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>XFVHDL: A Tool for the Synthesis of Fuzzy Logic Controllers (<abbr title="E. Lago">EL</abbr>, <abbr title="Carlos J. Jiménez">CJJ</abbr>, <abbr title="Diego R. Lopez">DRL</abbr>, <abbr title="Santiago Sánchez-Solano">SSS</abbr>, <abbr title="Angel Barriga Barros">ABB</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-EpplerFGM.html">DATE-1998-EpplerFGM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>High Speed Neural Network Chip for Trigger Purposes in High Energy Physics (<abbr title="Wolfgang Eppler">WE</abbr>, <abbr title="Thomas Fischer">TF</abbr>, <abbr title="Hartmut Gemmeke">HG</abbr>, <abbr title="A. Menchikov">AM</abbr>), pp. 108–115.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-DaveJ.html">DATE-1998-DaveJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>CASPER: Concurrent Hardware-Software Co-Synthesis of Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures (<abbr title="Bharat P. Dave">BPD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 118–124.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-LeijtenMTJ.html">DATE-1998-LeijtenMTJ</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor (<abbr title="Jeroen A. J. Leijten">JAJL</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 125–131.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-ElesKPDP.html">DATE-1998-ElesKPDP</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems (<abbr title="Petru Eles">PE</abbr>, <abbr title="Krzysztof Kuchcinski">KK</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Alexa Doboli">AD</abbr>, <abbr title="Paul Pop">PP</abbr>), pp. 132–138.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-HsiehL.html">DATE-1998-HsiehL</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Model Abstraction for Formal Verification (<abbr title="Yee-Wing Hsieh">YWH</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>), pp. 140–147.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-CoppensAR.html">DATE-1998-CoppensAR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>VHDL Modelling and Analysis of Fault Secure Systems (<abbr title="Jason Coppens">JC</abbr>, <abbr title="Dhamin Al-Khalili">DAK</abbr>, <abbr title="Come Rozon">CR</abbr>), pp. 148–152.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-Mutz.html">DATE-1998-Mutz</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Register Transfer Level VHDL Models without Clocks (<abbr title="Matthias Mutz">MM</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-Naroska.html">DATE-1998-Naroska</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel VHDL Simulation (<abbr title="Edwin Naroska">EN</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-ZhaoP.html">DATE-1998-ZhaoP</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing DSP Cores Based on Self-Test Programs (<abbr title="Wei Zhao">WZ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 166–172.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-YarmolikHW.html">DATE-1998-YarmolikHW</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs (<abbr title="Vyacheslav N. Yarmolik">VNY</abbr>, <abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 173–179.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-BogueGJZ.html">DATE-1998-BogueGJZ</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Built-In Self-Test with an Alternating Output (<abbr title="T. Bogue">TB</abbr>, <abbr title="Michael Gössel">MG</abbr>, <abbr title="Helmut Jürgensen">HJ</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 180–184.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-SchneiderKHD.html">DATE-1998-SchneiderKHD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>From Algorithms to Hardware Architectures: A Comparison of Regular and Irregular Structured IDCT Algorithms (<abbr title="Claus Schneider">CS</abbr>, <abbr title="Martin Kayss">MK</abbr>, <abbr title="Thomas Hollstein">TH</abbr>, <abbr title="Jürgen Deicke">JD</abbr>), pp. 186–190.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-RassauYCLECW.html">DATE-1998-RassauYCLECW</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Smart Pixel Implementation of a 2-D Parallel Nucleic Wavelet Transform for Mobile Multimedia Communications (<abbr title="A. M. Rassau">AMR</abbr>, <abbr title="T. C. B. Yu">TCBY</abbr>, <abbr title="H. Cheung">HC</abbr>, <abbr title="Stefan Lachowicz">SL</abbr>, <abbr title="Kamran Eshraghian">KE</abbr>, <abbr title="W. A. Crossland">WAC</abbr>, <abbr title="T. D. Wilkinson">TDW</abbr>), pp. 191–195.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-UrrizaAGBN.html">DATE-1998-UrrizaAGBN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform (<abbr title="Isidoro Urriza">IU</abbr>, <abbr title="José Ignacio Artigas">JIA</abbr>, <abbr title="José I. García-Nicolás">JIGN</abbr>, <abbr title="Luis Angel Barragan">LAB</abbr>, <abbr title="Denis Navarro">DN</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-AllaraFSS.html">DATE-1998-AllaraFSS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>A Model for System-Level Timed Analysis and Profiling (<abbr title="Alberto Allara">AA</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 204–210.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-Lin.html">DATE-1998-Lin</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Efficient Compilation of Process-Based Concurrent Programs without Run-Time Scheduling (<abbr title="Bill Lin">BL</abbr>), pp. 211–217.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-MaestroMM.html">DATE-1998-MaestroMM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A Macroscopic Time and Cost Estimation Model Allowing Task Parallelism and Hardware Sharing for the Codesign Partitioning Process (<abbr title="J. A. Maestro">JAM</abbr>, <abbr title="Daniel Mozos">DM</abbr>, <abbr title="Hortensia Mecha">HM</abbr>), pp. 218–225.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-GerlachR.html">DATE-1998-GerlachR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Methodology for Cost Estimation in a Transformational High-Level Design Space Exploration Environment (<abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-SchumacherN.html">DATE-1998-SchumacherN</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Object-Oriented Modelling of Parallel Hardware Systems (<abbr title="Guido Schumacher">GS</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 234–241.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-Putzke-RomingRN.html">DATE-1998-Putzke-RomingRN</a> <span class="tag"><a href="tag/message%20passing.html" title="message passing">#message passing</a></span></dt><dd>A Flexible Message Passing Mechanism for Objective VHDL (<abbr title="Wolfram Putzke-Röming">WPR</abbr>, <abbr title="Martin Radetzki">MR</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 242–249.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-Mrva.html">DATE-1998-Mrva</a> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Enhanced Reuse and Teamwork Capabilities for an Object-oriented Extension of VHDL (<abbr title="Michael Mrva">MM</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-ReetzSK.html">DATE-1998-ReetzSK</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Specification in VHDL for Hardware Verification (<abbr title="Ralf Reetz">RR</abbr>, <abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 257–263.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-AntolaPS.html">DATE-1998-AntolaPS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A Low-Redundancy Approach to Semi-Concurrent Error Detection in Data Paths (<abbr title="Anna Antola">AA</abbr>, <abbr title="Vincenzo Piuri">VP</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>), pp. 266–272.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-WangAZ.html">DATE-1998-WangAZ</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jing Zeng">JZ</abbr>), pp. 273–277.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-ChangCML.html">DATE-1998-ChangCML</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Scan Chain Testing (<abbr title="Douglas Chang">DC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Mike Tien-Chien Lee">MTCL</abbr>), pp. 278–283.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-Martin.html">DATE-1998-Martin</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Methodologies for System Level IP (<abbr title="Grant Martin">GM</abbr>), pp. 286–289.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-1998-Loore.html">DATE-1998-Loore</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>IP-Based System-on-a-Chip Design (<abbr title="Bart de Loore">BdL</abbr>), p. 290.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-1998-KoegstGCW.html">DATE-1998-KoegstGCW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>A Systematic Analysis of Reuse Strategies for Design of Electronic Circuits (<abbr title="Manfred Koegst">MK</abbr>, <abbr title="Dieter Garte">DG</abbr>, <abbr title="Peter Conradi">PC</abbr>, <abbr title="Michael G. Wahl">MGW</abbr>), pp. 292–296.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-OlcozAIP.html">DATE-1998-OlcozAIP</a></dt><dd>VHDL Teamwork, Organization Units and Workspace Management (<abbr title="Serafín Olcoz">SO</abbr>, <abbr title="Lorenzo Ayuda">LA</abbr>, <abbr title="Ivan Izaguirre">II</abbr>, <abbr title="Olga Peñalba">OP</abbr>), pp. 297–302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-BottgerAMS.html">DATE-1998-BottgerAMS</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>An Object-Oriented Model for Specification, Prototyping, Implementation and Reuse (<abbr title="Jörg Böttger">JB</abbr>, <abbr title="Karlheinz Agsteiner">KA</abbr>, <abbr title="Dieter Monjau">DM</abbr>, <abbr title="Sören Schulze">SS</abbr>), pp. 303–310.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-KoehlBLKP.html">DATE-1998-KoehlBLKP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset (<abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Ulrich Baur">UB</abbr>, <abbr title="Thomas Ludwig">TL</abbr>, <abbr title="Bernhard Kick">BK</abbr>, <abbr title="Thomas Pflueger">TP</abbr>), pp. 312–320.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-1998-Vygen.html">DATE-1998-Vygen</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Algorithms for Detailed Placement of Standard Cells (<abbr title="Jens Vygen">JV</abbr>), pp. 321–324.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-1998-FassnachtS.html">DATE-1998-FassnachtS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Analysis and Optimization of a High-Performance CMOS Processor Chipset (<abbr title="Uwe Fassnacht">UF</abbr>, <abbr title="Jürgen Schietke">JS</abbr>), pp. 325–331.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-Hetzel.html">DATE-1998-Hetzel</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span></dt><dd>A Sequential Detailed Router for Huge Grid Graphs (<abbr title="Asmus Hetzel">AH</abbr>), pp. 332–338.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-Neely.html">DATE-1998-Neely</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Reconfigurable Logic for Systems on a Chip (<abbr title="W. Shields Neely">WSN</abbr>), p. 340.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-1998-RabaeyW.html">DATE-1998-RabaeyW</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>An Energy-Conscious Exploration Methodology for Reconfigurable DSPs (<abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Marlene Wan">MW</abbr>), pp. 341–342.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Page.html">DATE-1998-Page</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Of Future Systems (<abbr title="Ian Page">IP</abbr>), pp. 343–347.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-ChandramouliWS.html">DATE-1998-ChandramouliWS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AFTA: A Formal Delay Model for Functional Timing Analysis (<abbr title="V. Chandramouli">VC</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 350–355.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-RabeJKNO.html">DATE-1998-RabeJKNO</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Power-Simulation of Cell Based ASICs: Accuracy- and Performance Trade-Offs (<abbr title="Dirk Rabe">DR</abbr>, <abbr title="Gerd Jochens">GJ</abbr>, <abbr title="Lars Kruse">LK</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 356–361.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-SchmerlerTM.html">DATE-1998-SchmerlerTM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Advanced Optimistic Approaches in Logic Simulation (<abbr title="Stefan Schmerler">SS</abbr>, <abbr title="Yankin Tanurhan">YT</abbr>, <abbr title="Klaus D. Müller-Glaser">KDMG</abbr>), pp. 362–368.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-PyttelSV.html">DATE-1998-PyttelSV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>PSCP: A Scalable Parallel ASIP Architecture for Reactive Systems (<abbr title="Andreas Pyttel">AP</abbr>, <abbr title="Alexander Sedlmeier">AS</abbr>, <abbr title="Christian Veith">CV</abbr>), pp. 370–376.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-MesmanSTMJ.html">DATE-1998-MesmanSTMJ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Constraint Driven Approach to Loop Pipelining and Register Binding (<abbr title="Bart Mesman">BM</abbr>, <abbr title="Marino T. J. Strik">MTJS</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 377–383.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-YiCPHK.html">DATE-1998-YiCPHK</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multiple Behavior Module Synthesis Based on Selective Groupings (<abbr title="Ju Hwan Yi">JHY</abbr>, <abbr title="Hoon Choi">HC</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Seung Ho Hwang">SHH</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 384–388.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-KaulV.html">DATE-1998-KaulV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 389–396.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-SongSZ.html">DATE-1998-SongSZ</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An Effective General Connectivity Concept for Clustering (<abbr title="Jianjian Song">JS</abbr>, <abbr title="Zhaoxuan Shen">ZS</abbr>, <abbr title="Wenjun Zhuang">WZ</abbr>), pp. 398–405.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-HelvigRZ.html">DATE-1998-HelvigRZ</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Improved Approximation Bounds for the Group Steiner Problem (<abbr title="Christopher S. Helvig">CSH</abbr>, <abbr title="Gabriel Robins">GR</abbr>, <abbr title="Alexander Zelikovsky">AZ</abbr>), pp. 406–413.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-AdlerS.html">DATE-1998-AdlerS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>An Interactive Router for Analog IC Design (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Juergen Schaeuble">JS</abbr>), pp. 414–420.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-Rosenstiel.html">DATE-1998-Rosenstiel</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification: A New Standard CAD Tool for the Industrial Design Flow (<abbr title="Wolfgang Rosenstiel">WR</abbr>), p. 422.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-1998-PostMG.html">DATE-1998-PostMG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A System-Level Co-Verification Environment for ATM Hardware Design (<abbr title="Guido Post">GP</abbr>, <abbr title="Andrea Müller">AM</abbr>, <abbr title="Thorsten Grötker">TG</abbr>), pp. 424–428.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-KedingWCM.html">DATE-1998-KedingWCM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>FRIDGE: A Fixed-Point Design and Simulation Environment (<abbr title="Holger Keding">HK</abbr>, <abbr title="Markus Willems">MW</abbr>, <abbr title="Martin Coors">MC</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 429–435.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-HansenKR.html">DATE-1998-HansenKR</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification by Simulation Comparison using Interface Synthesis (<abbr title="Cordula Hansen">CH</abbr>, <abbr title="Arno Kunzmann">AK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 436–443.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-XuK.html">DATE-1998-XuK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-Driven High Level Synthesis for FPGA Based Architectures (<abbr title="Min Xu">MX</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 446–450.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-BringmannR.html">DATE-1998-BringmannR</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Cross-Level Hierarchical High-Level Synthesis (<abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 451–456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-LiG.html">DATE-1998-LiG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>An Algorithm To Determine Mutually Exclusive Operations In Behavioral Descriptions (<abbr title="Jian Li">JL</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 457–463.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-WangK.html">DATE-1998-WangK</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Performance-Driven MCM Router with Special Consideration of Crosstalk Reduction (<abbr title="Dongsheng Wang">DW</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 466–470.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-KahngMSS.html">DATE-1998-KahngMSS</a></dt><dd>Interconnect Tuning Strategies for High-Performance Ics (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>, <abbr title="Egino Sarto">ES</abbr>, <abbr title="Rahul Sharma">RS</abbr>), pp. 471–478.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-ChuW.html">DATE-1998-ChuW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Polynomial Time Optimal Algorithm for Simultaneous Buffer and Wire Sizing (<abbr title="Chris C. N. Chu">CCNC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 479–485.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-Rosenstiel98a.html">DATE-1998-Rosenstiel98a</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Next Generation System Level Design Tools (<abbr title="Wolfgang Rosenstiel">WR</abbr>), p. 488–?.</dd> 
<dt><a href="DATE-1998-Rodriguez-MontanesF.html">DATE-1998-Rodriguez-MontanesF</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of the Defective IDDQ Caused by Shorts in Deep-Submicron CMOS ICs (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-StrakaMVS.html">DATE-1998-StrakaMVS</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>A Fully Digital Controlled Off-Chip IDDQ Measurement Unit (<abbr title="B. Straka">BS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>, <abbr title="Jozef Vanneuville">JV</abbr>, <abbr title="M. Svajda">MS</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-GoorT.html">DATE-1998-GoorT</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>March Tests for Word-Oriented Memories (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Issam B. S. Tlili">IBST</abbr>), pp. 501–508.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-NeulBLSHW.html">DATE-1998-NeulBLSHW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Modeling Approach to Include Mechanical Microsystem Components into the System Simulation (<abbr title="R. Neul">RN</abbr>, <abbr title="U. Becker">UB</abbr>, <abbr title="G. Lorenz">GL</abbr>, <abbr title="Peter Schwarz">PS</abbr>, <abbr title="Jürgen Haase">JH</abbr>, <abbr title="S. Wünsche">SW</abbr>), pp. 510–517.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-SzekelyR.html">DATE-1998-SzekelyR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Fast Field Solvers for Thermal and Electrostatic Analysis (<abbr title="Vladimir Székely">VS</abbr>, <abbr title="Márta Rencz">MR</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-LubaszewskiCC.html">DATE-1998-LubaszewskiCC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Microsystems Testing: an Approach and Open Problems (<abbr title="Marcelo Lubaszewski">ML</abbr>, <abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Bernard Courtois">BC</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-FreundF.html">DATE-1998-FreundF</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reduced-Order Modeling of Large Linear Passive Multi-Terminal Circuits Using Matrix-Pade Approximation (<abbr title="Roland W. Freund">RWF</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 530–537.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-MarquesKWS.html">DATE-1998-MarquesKWS</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models (<abbr title="Nuno Alexandre Marques">NAM</abbr>, <abbr title="Mattan Kamon">MK</abbr>, <abbr title="Jacob White">JW</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 538–543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-ShaoC.html">DATE-1998-ShaoC</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>MCM Interconnect Design Using Two-Pole Approximation (<abbr title="Jianhua Shao">JS</abbr>, <abbr title="Richard M. M. Chen">RMMC</abbr>), pp. 544–548.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-MalyNHK.html">DATE-1998-MalyNHK</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Design-Manufacturing Interface: Part I — Vision (<abbr title="Wojciech Maly">WM</abbr>, <abbr title="Pranab K. Nag">PKN</abbr>, <abbr title="Hans T. Heineken">HTH</abbr>, <abbr title="Jitendra Khare">JK</abbr>), pp. 550–556.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-MalyNOHKS.html">DATE-1998-MalyNOHKS</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Design-Manufacturing Interface: Part II — Applications (<abbr title="Wojciech Maly">WM</abbr>, <abbr title="Pranab K. Nag">PKN</abbr>, <abbr title="Charles H. Ouyang">CHO</abbr>, <abbr title="Hans T. Heineken">HTH</abbr>, <abbr title="Jitendra Khare">JK</abbr>, <abbr title="P. Simon">PS</abbr>), pp. 557–562.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-HeinekenM.html">DATE-1998-HeinekenM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance — Manufacturability Tradeoffs in IC Design (<abbr title="Hans T. Heineken">HTH</abbr>, <abbr title="Wojciech Maly">WM</abbr>), pp. 563–567.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-RudnickVECPR.html">DATE-1998-RudnickVECPR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Roberto Vietti">RV</abbr>, <abbr title="Akilah Ellis">AE</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 570–576.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-HsiaoC.html">DATE-1998-HsiaoC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 577–582.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-GuoPR.html">DATE-1998-GuoPR</a> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based on Vector Restoration (<abbr title="Ruifeng Guo">RG</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 583–587.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-JemaiKJ.html">DATE-1998-JemaiKJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Architectural Simulation in the Context of Behavioral Synthesis (<abbr title="Abderrazek Jemai">AJ</abbr>, <abbr title="Polen Kission">PK</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-ObergHK.html">DATE-1998-ObergHK</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/grammarware.html" title="grammarware">#grammarware</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Scheduling of Outputs in Grammar-based Hardware Synthesis of Data Communication Protocols (<abbr title="Johnny Öberg">JÖ</abbr>, <abbr title="Ahmed Hemani">AH</abbr>, <abbr title="Anshul Kumar">AK</abbr>), pp. 596–603.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-HamiltonO.html">DATE-1998-HamiltonO</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Concurrent Error Recovery with Near-Zero Latency in Synthesized ASICs (<abbr title="Samuel Norman Hamilton">SNH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-HorethD.html">DATE-1998-HorethD</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Dynamic Minimization of Word-Level Decision Diagrams (<abbr title="Stefan Höreth">SH</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-Eijk.html">DATE-1998-Eijk</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Sequential Equivalence Checking without State Space Traversal (<abbr title="C. A. J. van Eijk">CAJvE</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-RibasC.html">DATE-1998-RibasC</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the Reuse of Symbolic Simulation Results for Incremental Equivalence Verification of Switch-Level Circuits (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-X.html">DATE-1998-X</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Silicon Debug of Systems-on-Chips, pp. 632–633.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-EckmuellerGG.html">DATE-1998-EckmuellerGG</a></dt><dd>Hierarchical Characterization of Analog Integrated CMOS Circuits (<abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Martin Groepl">MG</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 636–643.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-DroegeTH.html">DATE-1998-DroegeTH</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>EASY — a System for Computer-Aided Examination of Analog Circuits (<abbr title="G. Droege">GD</abbr>, <abbr title="M. Thole">MT</abbr>, <abbr title="Ernst-Helmut Horneber">EHH</abbr>), pp. 644–648.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-HedrichB.html">DATE-1998-HedrichB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances (<abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 649–654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-GhoshKBH.html">DATE-1998-GhoshKBH</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Wiring Signature-Invariant Equivalence Class Circuit Mutants and Applications to Benchmarking (<abbr title="Debabrata Ghosh">DG</abbr>, <abbr title="Nevin Kapur">NK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Justin E. Harlow III">JEHI</abbr>), pp. 656–663.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-LuSJ.html">DATE-1998-LuSJ</a></dt><dd>Technology Mapping for Minimizing Gate and Routing Area (<abbr title="Aiguo Lu">AL</abbr>, <abbr title="Guenter Stenz">GS</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-CornoPRV.html">DATE-1998-CornoPRV</a></dt><dd>Exploiting Symbolic Techniques for Partial Scan Flip Flop Selection (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 670–677.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-DagaOA.html">DATE-1998-DagaOA</a></dt><dd>Temperature Effect on Delay for Low Voltage Applications (<abbr title="Jean Michel Daga">JMD</abbr>, <abbr title="E. Ottaviano">EO</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-WangV.html">DATE-1998-WangV</a> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Data Driven Power Optimization of Sequential Circuits (<abbr title="Qi Wang">QW</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-OhP.html">DATE-1998-OhP</a></dt><dd>Gated Clock Routing Minimizing the Switched Capacitance (<abbr title="Jaewon Oh">JO</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-JiangC.html">DATE-1998-JiangC</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 698–702.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-WehnH.html">DATE-1998-WehnH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Embedded DRAM Architectural Trade-Offs (<abbr title="Norbert Wehn">NW</abbr>, <abbr title="Søren Hein">SH</abbr>), pp. 704–708.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-Catthoor.html">DATE-1998-Catthoor</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy-Delay Efficient Data Storage and Transfer Architectures: Circuit Technology versus Design Methodology Solutions (<abbr title="Francky Catthoor">FC</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-VandenbusscheDLGS.html">DATE-1998-VandenbusscheDLGS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Hierarchical Top-Down Design of Analog Sensor Interfaces: From System-Level Specifications Down to Silicon (<abbr title="Jan Vandenbussche">JV</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Francky Leyn">FL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 716–720.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-RosenbergerH.html">DATE-1998-RosenbergerH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Systems Theoretic Approach to Behavioural Modeling and Simulation of Analog Functional Blocks (<abbr title="R. Rosenberger">RR</abbr>, <abbr title="Sorin A. Huss">SAH</abbr>), pp. 721–728.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-BisdounisKGN.html">DATE-1998-BisdounisKGN</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Switching Response Modeling of the CMOS Inverter for Sub-micron Devices (<abbr title="Labros Bisdounis">LB</abbr>, <abbr title="Odysseas G. Koufopavlou">OGK</abbr>, <abbr title="Constantinos E. Goutis">CEG</abbr>, <abbr title="Spiridon Nikolaidis">SN</abbr>), pp. 729–735.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-Cheng.html">DATE-1998-Cheng</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Removing Multiple Redundancies in Combinational Circuits (<abbr title="David Ihsin Cheng">DIC</abbr>), pp. 738–742.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-Scholl.html">DATE-1998-Scholl</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-output Functional Decomposition with Exploitation of Don’t Cares (<abbr title="Christoph Scholl">CS</abbr>), pp. 743–748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-RuttenBEK.html">DATE-1998-RuttenBEK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Divide and Conquer Algorithm for Exact Hazard Free Logic Minimization (<abbr title="J. W. J. M. Rutten">JWJMR</abbr>, <abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>, <abbr title="C. A. J. van Eijk">CAJvE</abbr>, <abbr title="M. A. J. Kolsteren">MAJK</abbr>), pp. 749–754.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-SawadaYN.html">DATE-1998-SawadaYN</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Restructuring Logic Representations with Easily Detectable Simple Disjunctive Decompositions (<abbr title="Hiroshi Sawada">HS</abbr>, <abbr title="Shigeru Yamashita">SY</abbr>, <abbr title="Akira Nagoya">AN</abbr>), pp. 755–759.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-FerrandiFMP.html">DATE-1998-FerrandiFMP</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Power Estimation of Behavioral Descriptions (<abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 762–766.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-BoglioloBM.html">DATE-1998-BoglioloBM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Characterization-Free Behavioral Power Modeling (<abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 767–773.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-MarculescuMP.html">DATE-1998-MarculescuMP</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Trace-Driven Steady-State Probability Estimation in FSMs with Application to Power Estimation (<abbr title="Diana Marculescu">DM</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-VercauterenVJL.html">DATE-1998-VercauterenVJL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/partial%20order.html" title="partial order">#partial order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Efficient Verification using Generalized Partial Order Analysis (<abbr title="Steven Vercauteren">SV</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 782–789.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-PastorC.html">DATE-1998-PastorC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>Efficient Encoding Schemes for Symbolic Analysis of Petri Nets (<abbr title="Enric Pastor">EP</abbr>, <abbr title="Jordi Cortadella">JC</abbr>), pp. 790–795.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-KassabCAK.html">DATE-1998-KassabCAK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Propagation of Last-Transition-Time Constraints in Gate-Level Timing Analysis (<abbr title="Maroun Kassab">MK</abbr>, <abbr title="Eduard Cerny">EC</abbr>, <abbr title="Sidi Aourid">SA</abbr>, <abbr title="Thomas H. Krodel">THK</abbr>), pp. 796–802.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-GoldbergKB.html">DATE-1998-GoldbergKB</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Combinational Verification based on High-Level Functional Specifications (<abbr title="Evguenii I. Goldberg">EIG</abbr>, <abbr title="Yuji Kukimoto">YK</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 803–808.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-MirRVH.html">DATE-1998-MirRVH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Switch-Level Fault Coverage Analysis for Switched-Capacitor Systems (<abbr title="Salvador Mir">SM</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="Diego Vázquez">DV</abbr>, <abbr title="José Luis Huertas">JLH</abbr>), pp. 810–814.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-RenovellAB.html">DATE-1998-RenovellAB</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Optimized Implementations of the Multi-Configuration DFT Technique for Analog Circuits (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 815–821.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-LindermeirVG.html">DATE-1998-LindermeirVG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Analog Test Design with IDD Measurements for the Detection of Parametric and Catastrophic Faults (<abbr title="Walter M. Lindermeir">WML</abbr>, <abbr title="Thomas J. Vogels">TJV</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 822–827.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-Coudert.html">DATE-1998-Coudert</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>A New Paradigm for Dichotomy-based Constrained Encoding (<abbr title="Olivier Coudert">OC</abbr>), pp. 830–834.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-MartinezAQH.html">DATE-1998-MartinezAQH</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A Dynamic Model for the State Assignment Problem (<abbr title="Manuel Martínez">MM</abbr>, <abbr title="Maria J. Avedillo">MJA</abbr>, <abbr title="José M. Quintana">JMQ</abbr>, <abbr title="José L. Huertas">JLH</abbr>), pp. 835–839.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-MaheshwariS.html">DATE-1998-MaheshwariS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Minarea Retiming of Large Level-Clocked Circuits (<abbr title="Naresh Maheshwari">NM</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-KhouriLJ.html">DATE-1998-KhouriLJ</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>IMPACT: A High-Level Synthesis System for Low Power Control-Flow Intensive Circuits (<abbr title="Kamal S. Khouri">KSK</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 848–854.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-TomiyamaIIY.html">DATE-1998-TomiyamaIIY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Scheduling for Power Reduction in Processor-Based System Design (<abbr title="Hiroyuki Tomiyama">HT</abbr>, <abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Akihiko Inoue">AI</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 855–860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-BeniniMSMS.html">DATE-1998-BeniniMSMS</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Address Bus Encoding Techniques for System-Level Power Optimization (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 861–866.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-MrvaBK.html">DATE-1998-MrvaBK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>A Scalable Architecture for Multi-threaded JAVA Applications (<abbr title="Michael Mrva">MM</abbr>, <abbr title="Klaus Buchenrieder">KB</abbr>, <abbr title="Rainer Kress">RK</abbr>), pp. 868–874.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-SalapuraG.html">DATE-1998-SalapuraG</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Co-Design of a Fuzzy RISC Processor (<abbr title="Valentina Salapura">VS</abbr>, <abbr title="Michael Gschwind">MG</abbr>), pp. 875–882.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-HiguchiS.html">DATE-1998-HiguchiS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Innovative System-level Design Environment Based on FORM for Transport Processing System (<abbr title="Kazushige Higuchi">KH</abbr>, <abbr title="Kazuhiro Shirakawa">KS</abbr>), pp. 883–890.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-1998-CostaCS.html">DATE-1998-CostaCS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC’s (<abbr title="João Paulo Costa">JPC</abbr>, <abbr title="Mike Chou">MC</abbr>, <abbr title="L. Miguel Silveira">LMS</abbr>), pp. 892–898.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-1998-TianS.html">DATE-1998-TianS</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient DC Fault Simulation of Nonlinear Analog Circuits (<abbr title="Michael W. Tian">MWT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 899–904.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-1998-PrietoRGPHR.html">DATE-1998-PrietoRGPHR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to Realistic Fault Prediction and Layout Design for Testability in Analog Circuits (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="Ian A. Grout">IAG</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="José L. Huertas">JLH</abbr>, <abbr title="Andrew M. D. Richardson">AMDR</abbr>), pp. 905–909.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-NiemannM.html">DATE-1998-NiemannM</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Communicating Controllers for Concurrent Hardware/Software Systems (<abbr title="Ralf Niemann">RN</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 912–913.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Lopez-VallejoIL.html">DATE-1998-Lopez-VallejoIL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span></dt><dd>A Knowledge-based System for Hardware-Software Partitioning (<abbr title="Marisa Luisa López-Vallejo">MLLV</abbr>, <abbr title="Carlos Angel Iglesias">CAI</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 914–915.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Kazmierski.html">DATE-1998-Kazmierski</a></dt><dd>A Formal Description of VHDL-AMS Analogue Systems (<abbr title="Tom J. Kazmierski">TJK</abbr>), pp. 916–920.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-1998-FlottesPRV.html">DATE-1998-FlottesPRV</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Scanning Datapaths: A Fast and Effective Partial Scan Selection Technique (<abbr title="Marie-Lise Flottes">MLF</abbr>, <abbr title="R. Pires">RP</abbr>, <abbr title="Bruno Rouzeyre">BR</abbr>, <abbr title="L. Volpe">LV</abbr>), pp. 921–922.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-RunjeK.html">DATE-1998-RunjeK</a> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Universal Strong Encryption FPGA Core Implementation (<abbr title="Davor Runje">DR</abbr>, <abbr title="Mario Kovac">MK</abbr>), pp. 923–924.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-PandaDN.html">DATE-1998-PandaDN</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Data Cache Sizing for Embedded Processor Applications (<abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 925–926.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-CalvezHMP.html">DATE-1998-CalvezHMP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A Programmable Multi-Language Generator for CoDesign (<abbr title="Jean Paul Calvez">JPC</abbr>, <abbr title="Dominique Heller">DH</abbr>, <abbr title="F. Muller">FM</abbr>, <abbr title="Olivier Pasquier">OP</abbr>), pp. 927–928.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-BasuLM.html">DATE-1998-BasuLM</a> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register-Constrained Address Computation in DSP Programs (<abbr title="Anupam Basu">AB</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 929–930.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Muller-WipperfurthH.html">DATE-1998-Muller-WipperfurthH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Graphical Entry of FSMDs Revisited: Putting Graphical Models on a Solid Base (<abbr title="Thomas Müller-Wipperfürth">TMW</abbr>, <abbr title="Richard Hagelauer">RH</abbr>), pp. 931–932.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-EconomakosPT.html">DATE-1998-EconomakosPT</a> <span class="tag"><a href="tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/grammarware.html" title="grammarware">#grammarware</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AGENDA: An Attribute Grammar Driven Environment for the Design Automation of Digital Systems (<abbr title="George Economakos">GE</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>, <abbr title="Panayotis Tsanakas">PT</abbr>), pp. 933–934.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-OlcozCGG.html">DATE-1998-OlcozCGG</a> <span class="tag"><a href="tag/static%20analysis.html" title="static analysis">#static analysis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Static Analysis Tools for Soft-Core Reviews and Audits (<abbr title="Serafín Olcoz">SO</abbr>, <abbr title="Ana Castellvi">AC</abbr>, <abbr title="Maria Garcia">MG</abbr>, <abbr title="Jose Angel Gomez">JAG</abbr>), pp. 935–936.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-WahlV.html">DATE-1998-WahlV</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>A VHDL SGRAM Model for the Validation Environment of a High Performance Graphic Processor (<abbr title="Michael G. Wahl">MGW</abbr>, <abbr title="Holger Völkel">HV</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-MartinR.html">DATE-1998-MartinR</a></dt><dd>A Comparing Study of Technology Mapping for FPGA (<abbr title="Hans-Georg Martin">HGM</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 939–940.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Kazmierski98a.html">DATE-1998-Kazmierski98a</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fuzzy-logic digital-analogue interfaces for accurate mixed-signal simulation (<abbr title="Tom J. Kazmierski">TJK</abbr>), pp. 941–944.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-1998-SungH.html">DATE-1998-SungH</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Optimized Timed Hardware Software Cosimulation without Roll-back (<abbr title="Wonyong Sung">WS</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 945–946.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Montiel-NelsonASN.html">DATE-1998-Montiel-NelsonASN</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Cell and Macrocell Compiler for GaAs VLSI Full-Custom Design (<abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="V. de Armas">VdA</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Antonio Núñez">AN</abbr>), pp. 947–948.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-GongCK.html">DATE-1998-GongCK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Architectural Rule Checking for High-level Synthesis (<abbr title="Jie Gong">JG</abbr>, <abbr title="Chih-Tung Chen">CTC</abbr>, <abbr title="Kayhan Küçükçakar">KK</abbr>), pp. 949–950.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-KimuraI.html">DATE-1998-KimuraI</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Unified Technique for PCB/MCM Design by Combining Electromagnetic Field Analysis with Circuit Simulator (<abbr title="Hideaki Kimura">HK</abbr>, <abbr title="Norihito Iyenaga">NI</abbr>), pp. 951–952.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-NordholzGTONAW.html">DATE-1998-NordholzGTONAW</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Core Interconnect Testing Hazards (<abbr title="Petra Nordholz">PN</abbr>, <abbr title="Hartmut Grabinski">HG</abbr>, <abbr title="Dieter Treytnar">DT</abbr>, <abbr title="Jan Otterstedt">JO</abbr>, <abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="Uwe Arz">UA</abbr>, <abbr title="T. W. Williams">TWW</abbr>), pp. 953–954.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-RiesgoTTU.html">DATE-1998-RiesgoTTU</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Quality Estimation of Test Vectors and Functional Validation Procedures Based on Fault and Error Models (<abbr title="Teresa Riesgo">TR</abbr>, <abbr title="Yago Torroja">YT</abbr>, <abbr title="Eduardo de la Torre">EdlT</abbr>, <abbr title="Javier Uceda">JU</abbr>), pp. 955–956.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-BolchiniSS.html">DATE-1998-BolchiniSS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Fault Analysis in Networks with Concurrent Error Detection Properties (<abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 957–958.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-SvajdaSM.html">DATE-1998-SvajdaSM</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>IOCIMU — An Integrated Off-Chip IDDQ Measurement Unit (<abbr title="M. Svajda">MS</abbr>, <abbr title="B. Straka">BS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), pp. 959–960.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-WolfK.html">DATE-1998-WolfK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Automatic Topology Optimization for Analog Module Generators (<abbr title="Markus Wolf">MW</abbr>, <abbr title="Ulrich Kleine">UK</abbr>), pp. 961–962.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Prihozhy.html">DATE-1998-Prihozhy</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Asynchronous Scheduling and Allocation (<abbr title="Anatoly Prihozhy">AP</abbr>), pp. 963–964.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-RingeLB.html">DATE-1998-RingeLB</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Path Verification Using Boolean Satisfiability (<abbr title="Matthias Ringe">MR</abbr>, <abbr title="Thomas Lindenkreuz">TL</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 965–966.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-RoyAB.html">DATE-1998-RoyAB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>PowerShake: A Low Power Driven Clustering and Factoring Methodology for Boolean Expressions (<abbr title="Sumit Roy">SR</abbr>, <abbr title="Harm Arts">HA</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 967–968.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-RoethigZA.html">DATE-1998-RoethigZA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Power and Timing Modeling for ASIC Designs (<abbr title="Wolfgang Roethig">WR</abbr>, <abbr title="A. M. Zarkesh">AMZ</abbr>, <abbr title="M. Andrews">MA</abbr>), pp. 969–970.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-ArsintescuO.html">DATE-1998-ArsintescuO</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Constraints Space Management for the Layout of Analog IC’s (<abbr title="Bogdan G. Arsintescu">BGA</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 971–972.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-PomeranzR.html">DATE-1998-PomeranzR</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Synthesis Procedure for Flexible Logic Functions (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 973–974.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Nicoli.html">DATE-1998-Nicoli</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Denotational Semantics of a Behavioral Subset of VHDL (<abbr title="Felix Nicoli">FN</abbr>), pp. 975–976.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-MendiasH.html">DATE-1998-MendiasH</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Correct High-Level Synthesis: a Formal Perspective (<abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 977–978.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-NouraniP.html">DATE-1998-NouraniP</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Bypass Scheme for Core-Based System Fault Testing (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 979–980.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-MetraFR.html">DATE-1998-MetraFR</a></dt><dd>Highly Testable and Compact 1-out-of-n Code Checker with Single Output (<abbr title="Cecilia Metra">CM</abbr>, <abbr title="Michele Favalli">MF</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 981–982.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-PomeranzR98a.html">DATE-1998-PomeranzR98a</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design-for-Testability for Synchronous Sequential Circuits using Locally Available Lines (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 983–984.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-PullelaPDV.html">DATE-1998-PullelaPDV</a></dt><dd>CMOS Combinational Circuit Sizing by Stage-wise Tapering (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Gopal Vija">GV</abbr>), pp. 985–986.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-1998-Velasco-MedinaCN.html">DATE-1998-Velasco-MedinaCN</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fault Detection for Linear Analog Circuits Using Current Injection (<abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Th. Calin">TC</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 987–988.</dd> <div class="pagevis" style="width:1px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>