
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d04  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406d04  00406d04  00016d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00406d0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000464  204009d8  004076e8  000209d8  2**3
                  ALLOC
  4 .stack        00002004  20400e3c  00407b4c  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402e40  00409b50  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018eae  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003890  00000000  00000000  0003990d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000605a  00000000  00000000  0003d19d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000960  00000000  00000000  000431f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00043b57  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021725  00000000  00000000  00044507  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f208  00000000  00000000  00065c2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000906bc  00000000  00000000  00074e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002124  00000000  00000000  001054f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 2e 40 20 65 0f 40 00 61 0f 40 00 61 0f 40 00     @.@ e.@.a.@.a.@.
  400010:	61 0f 40 00 61 0f 40 00 61 0f 40 00 00 00 00 00     a.@.a.@.a.@.....
	...
  40002c:	61 0f 40 00 61 0f 40 00 00 00 00 00 61 0f 40 00     a.@.a.@.....a.@.
  40003c:	61 0f 40 00 61 0f 40 00 61 0f 40 00 0d 14 40 00     a.@.a.@.a.@...@.
  40004c:	d5 13 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     ..@.a.@.a.@.a.@.
  40005c:	61 0f 40 00 61 0f 40 00 00 00 00 00 89 0d 40 00     a.@.a.@.......@.
  40006c:	9d 0d 40 00 b1 0d 40 00 61 0f 40 00 61 0f 40 00     ..@...@.a.@.a.@.
  40007c:	61 0f 40 00 c5 0d 40 00 d9 0d 40 00 61 0f 40 00     a.@...@...@.a.@.
  40008c:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  40009c:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  4000ac:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  4000bc:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  4000cc:	61 0f 40 00 00 00 00 00 61 0f 40 00 00 00 00 00     a.@.....a.@.....
  4000dc:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  4000ec:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  4000fc:	61 0f 40 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     a.@.a.@.a.@.a.@.
  40010c:	61 0f 40 00 61 0f 40 00 00 00 00 00 00 00 00 00     a.@.a.@.........
  40011c:	00 00 00 00 61 0f 40 00 61 0f 40 00 61 0f 40 00     ....a.@.a.@.a.@.
  40012c:	61 0f 40 00 61 0f 40 00 00 00 00 00 61 0f 40 00     a.@.a.@.....a.@.
  40013c:	61 0f 40 00                                         a.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00406d0c 	.word	0x00406d0c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406d0c 	.word	0x00406d0c
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00406d0c 	.word	0x00406d0c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4001ac:	6980      	ldr	r0, [r0, #24]
}
  4001ae:	4770      	bx	lr

004001b0 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4001b0:	61c1      	str	r1, [r0, #28]
  4001b2:	4770      	bx	lr

004001b4 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <rtt_init+0x10>)
  4001b6:	681b      	ldr	r3, [r3, #0]
  4001b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001bc:	4319      	orrs	r1, r3
  4001be:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001c0:	2000      	movs	r0, #0
  4001c2:	4770      	bx	lr
  4001c4:	204009f4 	.word	0x204009f4

004001c8 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c8:	b941      	cbnz	r1, 4001dc <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001ca:	4a09      	ldr	r2, [pc, #36]	; (4001f0 <rtt_sel_source+0x28>)
  4001cc:	6813      	ldr	r3, [r2, #0]
  4001ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001d2:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001d4:	6802      	ldr	r2, [r0, #0]
  4001d6:	4313      	orrs	r3, r2
  4001d8:	6003      	str	r3, [r0, #0]
  4001da:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001dc:	4a04      	ldr	r2, [pc, #16]	; (4001f0 <rtt_sel_source+0x28>)
  4001de:	6813      	ldr	r3, [r2, #0]
  4001e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001e4:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001e6:	6802      	ldr	r2, [r0, #0]
  4001e8:	4313      	orrs	r3, r2
  4001ea:	6003      	str	r3, [r0, #0]
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	204009f4 	.word	0x204009f4

004001f4 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001f4:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001f6:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001fa:	4b02      	ldr	r3, [pc, #8]	; (400204 <rtt_disable_interrupt+0x10>)
  4001fc:	681b      	ldr	r3, [r3, #0]
  4001fe:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400200:	6001      	str	r1, [r0, #0]
  400202:	4770      	bx	lr
  400204:	204009f4 	.word	0x204009f4

00400208 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	429a      	cmp	r2, r3
  40020e:	d003      	beq.n	400218 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400210:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  400212:	6883      	ldr	r3, [r0, #8]
  400214:	4293      	cmp	r3, r2
  400216:	d1fb      	bne.n	400210 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400218:	4618      	mov	r0, r3
  40021a:	4770      	bx	lr

0040021c <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  40021c:	68c0      	ldr	r0, [r0, #12]
}
  40021e:	4770      	bx	lr

00400220 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400220:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400222:	4b07      	ldr	r3, [pc, #28]	; (400240 <spi_enable_clock+0x20>)
  400224:	4298      	cmp	r0, r3
  400226:	d003      	beq.n	400230 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400228:	4b06      	ldr	r3, [pc, #24]	; (400244 <spi_enable_clock+0x24>)
  40022a:	4298      	cmp	r0, r3
  40022c:	d004      	beq.n	400238 <spi_enable_clock+0x18>
  40022e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400230:	2015      	movs	r0, #21
  400232:	4b05      	ldr	r3, [pc, #20]	; (400248 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
  400236:	bd08      	pop	{r3, pc}
  400238:	202a      	movs	r0, #42	; 0x2a
  40023a:	4b03      	ldr	r3, [pc, #12]	; (400248 <spi_enable_clock+0x28>)
  40023c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40023e:	e7f6      	b.n	40022e <spi_enable_clock+0xe>
  400240:	40008000 	.word	0x40008000
  400244:	40058000 	.word	0x40058000
  400248:	00400f0d 	.word	0x00400f0d

0040024c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400252:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400254:	6843      	ldr	r3, [r0, #4]
  400256:	0409      	lsls	r1, r1, #16
  400258:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40025c:	4319      	orrs	r1, r3
  40025e:	6041      	str	r1, [r0, #4]
  400260:	4770      	bx	lr

00400262 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400262:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400264:	f643 2499 	movw	r4, #15001	; 0x3a99
  400268:	6905      	ldr	r5, [r0, #16]
  40026a:	f015 0f02 	tst.w	r5, #2
  40026e:	d103      	bne.n	400278 <spi_write+0x16>
		if (!timeout--) {
  400270:	3c01      	subs	r4, #1
  400272:	d1f9      	bne.n	400268 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400274:	2001      	movs	r0, #1
  400276:	e00c      	b.n	400292 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400278:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40027a:	f014 0f02 	tst.w	r4, #2
  40027e:	d006      	beq.n	40028e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400280:	0412      	lsls	r2, r2, #16
  400282:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400286:	4311      	orrs	r1, r2
		if (uc_last) {
  400288:	b10b      	cbz	r3, 40028e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40028a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40028e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400290:	2000      	movs	r0, #0
}
  400292:	bc30      	pop	{r4, r5}
  400294:	4770      	bx	lr

00400296 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400296:	b932      	cbnz	r2, 4002a6 <spi_set_clock_polarity+0x10>
  400298:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40029c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029e:	f023 0301 	bic.w	r3, r3, #1
  4002a2:	6303      	str	r3, [r0, #48]	; 0x30
  4002a4:	4770      	bx	lr
  4002a6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ac:	f043 0301 	orr.w	r3, r3, #1
  4002b0:	6303      	str	r3, [r0, #48]	; 0x30
  4002b2:	4770      	bx	lr

004002b4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002b4:	b932      	cbnz	r2, 4002c4 <spi_set_clock_phase+0x10>
  4002b6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002bc:	f023 0302 	bic.w	r3, r3, #2
  4002c0:	6303      	str	r3, [r0, #48]	; 0x30
  4002c2:	4770      	bx	lr
  4002c4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ca:	f043 0302 	orr.w	r3, r3, #2
  4002ce:	6303      	str	r3, [r0, #48]	; 0x30
  4002d0:	4770      	bx	lr

004002d2 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002d2:	2a04      	cmp	r2, #4
  4002d4:	d003      	beq.n	4002de <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002d6:	b16a      	cbz	r2, 4002f4 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d8:	2a08      	cmp	r2, #8
  4002da:	d016      	beq.n	40030a <spi_configure_cs_behavior+0x38>
  4002dc:	4770      	bx	lr
  4002de:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f023 0308 	bic.w	r3, r3, #8
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ec:	f043 0304 	orr.w	r3, r3, #4
  4002f0:	6303      	str	r3, [r0, #48]	; 0x30
  4002f2:	4770      	bx	lr
  4002f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0308 	bic.w	r3, r3, #8
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400300:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400302:	f023 0304 	bic.w	r3, r3, #4
  400306:	6303      	str	r3, [r0, #48]	; 0x30
  400308:	4770      	bx	lr
  40030a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40030e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400310:	f043 0308 	orr.w	r3, r3, #8
  400314:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400316:	e7e1      	b.n	4002dc <spi_configure_cs_behavior+0xa>

00400318 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400318:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400322:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400324:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400326:	431a      	orrs	r2, r3
  400328:	630a      	str	r2, [r1, #48]	; 0x30
  40032a:	4770      	bx	lr

0040032c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	4419      	add	r1, r3
  400330:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400334:	1e43      	subs	r3, r0, #1
  400336:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400338:	bf94      	ite	ls
  40033a:	b200      	sxthls	r0, r0
		return -1;
  40033c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400340:	4770      	bx	lr

00400342 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400342:	b17a      	cbz	r2, 400364 <spi_set_baudrate_div+0x22>
{
  400344:	b410      	push	{r4}
  400346:	4614      	mov	r4, r2
  400348:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40034c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40034e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400352:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400354:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400356:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40035a:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40035c:	2000      	movs	r0, #0
}
  40035e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400362:	4770      	bx	lr
        return -1;
  400364:	f04f 30ff 	mov.w	r0, #4294967295
  400368:	4770      	bx	lr
	...

0040036c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40036c:	4b01      	ldr	r3, [pc, #4]	; (400374 <gfx_mono_set_framebuffer+0x8>)
  40036e:	6018      	str	r0, [r3, #0]
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	204009f8 	.word	0x204009f8

00400378 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400378:	4b02      	ldr	r3, [pc, #8]	; (400384 <gfx_mono_framebuffer_put_byte+0xc>)
  40037a:	681b      	ldr	r3, [r3, #0]
  40037c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400380:	5442      	strb	r2, [r0, r1]
  400382:	4770      	bx	lr
  400384:	204009f8 	.word	0x204009f8

00400388 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400388:	4b02      	ldr	r3, [pc, #8]	; (400394 <gfx_mono_framebuffer_get_byte+0xc>)
  40038a:	681b      	ldr	r3, [r3, #0]
  40038c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400390:	5c40      	ldrb	r0, [r0, r1]
  400392:	4770      	bx	lr
  400394:	204009f8 	.word	0x204009f8

00400398 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40039c:	1884      	adds	r4, r0, r2
  40039e:	2c80      	cmp	r4, #128	; 0x80
  4003a0:	dd02      	ble.n	4003a8 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003a2:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003a6:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003a8:	b322      	cbz	r2, 4003f4 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003aa:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003ac:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003b0:	2601      	movs	r6, #1
  4003b2:	fa06 f101 	lsl.w	r1, r6, r1
  4003b6:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003b8:	2b01      	cmp	r3, #1
  4003ba:	d01d      	beq.n	4003f8 <gfx_mono_generic_draw_horizontal_line+0x60>
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d035      	beq.n	40042c <gfx_mono_generic_draw_horizontal_line+0x94>
  4003c0:	2b02      	cmp	r3, #2
  4003c2:	d117      	bne.n	4003f4 <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003c4:	3801      	subs	r0, #1
  4003c6:	b2c7      	uxtb	r7, r0
  4003c8:	19d4      	adds	r4, r2, r7
  4003ca:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4003cc:	f8df a090 	ldr.w	sl, [pc, #144]	; 400460 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4003d0:	f04f 0900 	mov.w	r9, #0
  4003d4:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400464 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003d8:	4621      	mov	r1, r4
  4003da:	4628      	mov	r0, r5
  4003dc:	47d0      	blx	sl
			temp ^= pixelmask;
  4003de:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003e2:	464b      	mov	r3, r9
  4003e4:	b2d2      	uxtb	r2, r2
  4003e6:	4621      	mov	r1, r4
  4003e8:	4628      	mov	r0, r5
  4003ea:	47c0      	blx	r8
  4003ec:	3c01      	subs	r4, #1
  4003ee:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003f0:	42bc      	cmp	r4, r7
  4003f2:	d1f1      	bne.n	4003d8 <gfx_mono_generic_draw_horizontal_line+0x40>
  4003f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003f8:	3801      	subs	r0, #1
  4003fa:	b2c7      	uxtb	r7, r0
  4003fc:	19d4      	adds	r4, r2, r7
  4003fe:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400400:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400460 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400404:	f04f 0900 	mov.w	r9, #0
  400408:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400464 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40040c:	4621      	mov	r1, r4
  40040e:	4628      	mov	r0, r5
  400410:	47d0      	blx	sl
			temp |= pixelmask;
  400412:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400416:	464b      	mov	r3, r9
  400418:	b2d2      	uxtb	r2, r2
  40041a:	4621      	mov	r1, r4
  40041c:	4628      	mov	r0, r5
  40041e:	47c0      	blx	r8
  400420:	3c01      	subs	r4, #1
  400422:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400424:	42bc      	cmp	r4, r7
  400426:	d1f1      	bne.n	40040c <gfx_mono_generic_draw_horizontal_line+0x74>
  400428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40042c:	3801      	subs	r0, #1
  40042e:	b2c7      	uxtb	r7, r0
  400430:	19d4      	adds	r4, r2, r7
  400432:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400434:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400460 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400438:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40043a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400464 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40043e:	4621      	mov	r1, r4
  400440:	4628      	mov	r0, r5
  400442:	47c0      	blx	r8
			temp &= ~pixelmask;
  400444:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400448:	2300      	movs	r3, #0
  40044a:	b2d2      	uxtb	r2, r2
  40044c:	4621      	mov	r1, r4
  40044e:	4628      	mov	r0, r5
  400450:	47c8      	blx	r9
  400452:	3c01      	subs	r4, #1
  400454:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400456:	42bc      	cmp	r4, r7
  400458:	d1f1      	bne.n	40043e <gfx_mono_generic_draw_horizontal_line+0xa6>
  40045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40045e:	bf00      	nop
  400460:	00400699 	.word	0x00400699
  400464:	00400595 	.word	0x00400595

00400468 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40046c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400470:	b18b      	cbz	r3, 400496 <gfx_mono_generic_draw_filled_rect+0x2e>
  400472:	461c      	mov	r4, r3
  400474:	4690      	mov	r8, r2
  400476:	4606      	mov	r6, r0
  400478:	1e4d      	subs	r5, r1, #1
  40047a:	b2ed      	uxtb	r5, r5
  40047c:	442c      	add	r4, r5
  40047e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400480:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40049c <gfx_mono_generic_draw_filled_rect+0x34>
  400484:	463b      	mov	r3, r7
  400486:	4642      	mov	r2, r8
  400488:	4621      	mov	r1, r4
  40048a:	4630      	mov	r0, r6
  40048c:	47c8      	blx	r9
  40048e:	3c01      	subs	r4, #1
  400490:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400492:	42ac      	cmp	r4, r5
  400494:	d1f6      	bne.n	400484 <gfx_mono_generic_draw_filled_rect+0x1c>
  400496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40049a:	bf00      	nop
  40049c:	00400399 	.word	0x00400399

004004a0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4004a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004a4:	b083      	sub	sp, #12
  4004a6:	4604      	mov	r4, r0
  4004a8:	4688      	mov	r8, r1
  4004aa:	4691      	mov	r9, r2
  4004ac:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004ae:	7a5b      	ldrb	r3, [r3, #9]
  4004b0:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004b4:	2100      	movs	r1, #0
  4004b6:	9100      	str	r1, [sp, #0]
  4004b8:	4649      	mov	r1, r9
  4004ba:	4640      	mov	r0, r8
  4004bc:	4d21      	ldr	r5, [pc, #132]	; (400544 <gfx_mono_draw_char+0xa4>)
  4004be:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4004c0:	f89b 3000 	ldrb.w	r3, [fp]
  4004c4:	b113      	cbz	r3, 4004cc <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4004c6:	b003      	add	sp, #12
  4004c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4004cc:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004d0:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4004d2:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4004d6:	bf18      	it	ne
  4004d8:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4004da:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4004de:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4004e2:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4004e4:	fb17 f70a 	smulbb	r7, r7, sl
  4004e8:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4004ec:	f8db 3004 	ldr.w	r3, [fp, #4]
  4004f0:	fa13 f787 	uxtah	r7, r3, r7
  4004f4:	e01f      	b.n	400536 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4004f6:	0064      	lsls	r4, r4, #1
  4004f8:	b2e4      	uxtb	r4, r4
  4004fa:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4004fc:	b2eb      	uxtb	r3, r5
  4004fe:	429e      	cmp	r6, r3
  400500:	d910      	bls.n	400524 <gfx_mono_draw_char+0x84>
  400502:	b2eb      	uxtb	r3, r5
  400504:	eb08 0003 	add.w	r0, r8, r3
  400508:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40050a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40050e:	bf08      	it	eq
  400510:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400514:	f014 0f80 	tst.w	r4, #128	; 0x80
  400518:	d0ed      	beq.n	4004f6 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40051a:	2201      	movs	r2, #1
  40051c:	4649      	mov	r1, r9
  40051e:	4b0a      	ldr	r3, [pc, #40]	; (400548 <gfx_mono_draw_char+0xa8>)
  400520:	4798      	blx	r3
  400522:	e7e8      	b.n	4004f6 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400524:	f109 0901 	add.w	r9, r9, #1
  400528:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40052c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400530:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400534:	d0c7      	beq.n	4004c6 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400536:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40053a:	2e00      	cmp	r6, #0
  40053c:	d0f2      	beq.n	400524 <gfx_mono_draw_char+0x84>
  40053e:	2500      	movs	r5, #0
  400540:	462c      	mov	r4, r5
  400542:	e7de      	b.n	400502 <gfx_mono_draw_char+0x62>
  400544:	00400469 	.word	0x00400469
  400548:	00400635 	.word	0x00400635

0040054c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40054c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400550:	4604      	mov	r4, r0
  400552:	4690      	mov	r8, r2
  400554:	461d      	mov	r5, r3
  400556:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400558:	4f0d      	ldr	r7, [pc, #52]	; (400590 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40055a:	460e      	mov	r6, r1
  40055c:	e008      	b.n	400570 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40055e:	7a6a      	ldrb	r2, [r5, #9]
  400560:	3201      	adds	r2, #1
  400562:	4442      	add	r2, r8
  400564:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400568:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40056a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40056e:	b16b      	cbz	r3, 40058c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400570:	7820      	ldrb	r0, [r4, #0]
  400572:	280a      	cmp	r0, #10
  400574:	d0f3      	beq.n	40055e <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400576:	280d      	cmp	r0, #13
  400578:	d0f7      	beq.n	40056a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40057a:	462b      	mov	r3, r5
  40057c:	4642      	mov	r2, r8
  40057e:	4649      	mov	r1, r9
  400580:	47b8      	blx	r7
			x += font->width;
  400582:	7a2b      	ldrb	r3, [r5, #8]
  400584:	4499      	add	r9, r3
  400586:	fa5f f989 	uxtb.w	r9, r9
  40058a:	e7ee      	b.n	40056a <gfx_mono_draw_string+0x1e>
}
  40058c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400590:	004004a1 	.word	0x004004a1

00400594 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400594:	b570      	push	{r4, r5, r6, lr}
  400596:	4604      	mov	r4, r0
  400598:	460d      	mov	r5, r1
  40059a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40059c:	b91b      	cbnz	r3, 4005a6 <gfx_mono_ssd1306_put_byte+0x12>
  40059e:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <gfx_mono_ssd1306_put_byte+0x40>)
  4005a0:	4798      	blx	r3
  4005a2:	42b0      	cmp	r0, r6
  4005a4:	d015      	beq.n	4005d2 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4005a6:	4632      	mov	r2, r6
  4005a8:	4629      	mov	r1, r5
  4005aa:	4620      	mov	r0, r4
  4005ac:	4b0a      	ldr	r3, [pc, #40]	; (4005d8 <gfx_mono_ssd1306_put_byte+0x44>)
  4005ae:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005b0:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005b4:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005b8:	4c08      	ldr	r4, [pc, #32]	; (4005dc <gfx_mono_ssd1306_put_byte+0x48>)
  4005ba:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4005bc:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4005c0:	f040 0010 	orr.w	r0, r0, #16
  4005c4:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4005c6:	f005 000f 	and.w	r0, r5, #15
  4005ca:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4005cc:	4630      	mov	r0, r6
  4005ce:	4b04      	ldr	r3, [pc, #16]	; (4005e0 <gfx_mono_ssd1306_put_byte+0x4c>)
  4005d0:	4798      	blx	r3
  4005d2:	bd70      	pop	{r4, r5, r6, pc}
  4005d4:	00400389 	.word	0x00400389
  4005d8:	00400379 	.word	0x00400379
  4005dc:	004006a5 	.word	0x004006a5
  4005e0:	004008c5 	.word	0x004008c5

004005e4 <gfx_mono_ssd1306_init>:
{
  4005e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4005e8:	480d      	ldr	r0, [pc, #52]	; (400620 <gfx_mono_ssd1306_init+0x3c>)
  4005ea:	4b0e      	ldr	r3, [pc, #56]	; (400624 <gfx_mono_ssd1306_init+0x40>)
  4005ec:	4798      	blx	r3
	ssd1306_init();
  4005ee:	4b0e      	ldr	r3, [pc, #56]	; (400628 <gfx_mono_ssd1306_init+0x44>)
  4005f0:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4005f2:	2040      	movs	r0, #64	; 0x40
  4005f4:	4b0d      	ldr	r3, [pc, #52]	; (40062c <gfx_mono_ssd1306_init+0x48>)
  4005f6:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005f8:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005fa:	f04f 0801 	mov.w	r8, #1
  4005fe:	462f      	mov	r7, r5
  400600:	4e0b      	ldr	r6, [pc, #44]	; (400630 <gfx_mono_ssd1306_init+0x4c>)
{
  400602:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400604:	4643      	mov	r3, r8
  400606:	463a      	mov	r2, r7
  400608:	b2e1      	uxtb	r1, r4
  40060a:	4628      	mov	r0, r5
  40060c:	47b0      	blx	r6
  40060e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400610:	2c80      	cmp	r4, #128	; 0x80
  400612:	d1f7      	bne.n	400604 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400614:	3501      	adds	r5, #1
  400616:	b2ed      	uxtb	r5, r5
  400618:	2d04      	cmp	r5, #4
  40061a:	d1f2      	bne.n	400602 <gfx_mono_ssd1306_init+0x1e>
  40061c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400620:	204009fc 	.word	0x204009fc
  400624:	0040036d 	.word	0x0040036d
  400628:	004006e5 	.word	0x004006e5
  40062c:	004006a5 	.word	0x004006a5
  400630:	00400595 	.word	0x00400595

00400634 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400634:	09c3      	lsrs	r3, r0, #7
  400636:	d12a      	bne.n	40068e <gfx_mono_ssd1306_draw_pixel+0x5a>
  400638:	291f      	cmp	r1, #31
  40063a:	d828      	bhi.n	40068e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  40063c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400640:	4614      	mov	r4, r2
  400642:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400644:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400646:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40064a:	2201      	movs	r2, #1
  40064c:	fa02 f701 	lsl.w	r7, r2, r1
  400650:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400654:	4601      	mov	r1, r0
  400656:	4630      	mov	r0, r6
  400658:	4b0d      	ldr	r3, [pc, #52]	; (400690 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  40065a:	4798      	blx	r3
  40065c:	4602      	mov	r2, r0
	switch (color) {
  40065e:	2c01      	cmp	r4, #1
  400660:	d009      	beq.n	400676 <gfx_mono_ssd1306_draw_pixel+0x42>
  400662:	b164      	cbz	r4, 40067e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400664:	2c02      	cmp	r4, #2
  400666:	d00e      	beq.n	400686 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400668:	2300      	movs	r3, #0
  40066a:	4629      	mov	r1, r5
  40066c:	4630      	mov	r0, r6
  40066e:	4c09      	ldr	r4, [pc, #36]	; (400694 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400670:	47a0      	blx	r4
  400672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400676:	ea48 0200 	orr.w	r2, r8, r0
  40067a:	b2d2      	uxtb	r2, r2
		break;
  40067c:	e7f4      	b.n	400668 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40067e:	ea20 0207 	bic.w	r2, r0, r7
  400682:	b2d2      	uxtb	r2, r2
		break;
  400684:	e7f0      	b.n	400668 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400686:	ea88 0200 	eor.w	r2, r8, r0
  40068a:	b2d2      	uxtb	r2, r2
		break;
  40068c:	e7ec      	b.n	400668 <gfx_mono_ssd1306_draw_pixel+0x34>
  40068e:	4770      	bx	lr
  400690:	00400389 	.word	0x00400389
  400694:	00400595 	.word	0x00400595

00400698 <gfx_mono_ssd1306_get_byte>:
{
  400698:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40069a:	4b01      	ldr	r3, [pc, #4]	; (4006a0 <gfx_mono_ssd1306_get_byte+0x8>)
  40069c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40069e:	bd08      	pop	{r3, pc}
  4006a0:	00400389 	.word	0x00400389

004006a4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4006a4:	b538      	push	{r3, r4, r5, lr}
  4006a6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006a8:	2208      	movs	r2, #8
  4006aa:	4b09      	ldr	r3, [pc, #36]	; (4006d0 <ssd1306_write_command+0x2c>)
  4006ac:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006ae:	4c09      	ldr	r4, [pc, #36]	; (4006d4 <ssd1306_write_command+0x30>)
  4006b0:	2101      	movs	r1, #1
  4006b2:	4620      	mov	r0, r4
  4006b4:	4b08      	ldr	r3, [pc, #32]	; (4006d8 <ssd1306_write_command+0x34>)
  4006b6:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006b8:	2301      	movs	r3, #1
  4006ba:	461a      	mov	r2, r3
  4006bc:	4629      	mov	r1, r5
  4006be:	4620      	mov	r0, r4
  4006c0:	4c06      	ldr	r4, [pc, #24]	; (4006dc <ssd1306_write_command+0x38>)
  4006c2:	47a0      	blx	r4
	delay_us(10);
  4006c4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4006c8:	4b05      	ldr	r3, [pc, #20]	; (4006e0 <ssd1306_write_command+0x3c>)
  4006ca:	4798      	blx	r3
  4006cc:	bd38      	pop	{r3, r4, r5, pc}
  4006ce:	bf00      	nop
  4006d0:	400e1000 	.word	0x400e1000
  4006d4:	40008000 	.word	0x40008000
  4006d8:	0040024d 	.word	0x0040024d
  4006dc:	00400263 	.word	0x00400263
  4006e0:	20400001 	.word	0x20400001

004006e4 <ssd1306_init>:
{
  4006e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006e8:	4d66      	ldr	r5, [pc, #408]	; (400884 <ssd1306_init+0x1a0>)
  4006ea:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4006ee:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006f0:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006f4:	4b64      	ldr	r3, [pc, #400]	; (400888 <ssd1306_init+0x1a4>)
  4006f6:	2708      	movs	r7, #8
  4006f8:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006fa:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4006fe:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400700:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400704:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400706:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400708:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40070c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40070e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400712:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400714:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400716:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40071a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40071c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40071e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400722:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400724:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400726:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40072a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40072c:	f022 0208 	bic.w	r2, r2, #8
  400730:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400732:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400734:	f022 0208 	bic.w	r2, r2, #8
  400738:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40073a:	601f      	str	r7, [r3, #0]
  40073c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40073e:	631f      	str	r7, [r3, #48]	; 0x30
  400740:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400742:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4008c0 <ssd1306_init+0x1dc>
  400746:	2300      	movs	r3, #0
  400748:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40074c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400750:	4640      	mov	r0, r8
  400752:	4c4e      	ldr	r4, [pc, #312]	; (40088c <ssd1306_init+0x1a8>)
  400754:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400756:	2300      	movs	r3, #0
  400758:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40075c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400760:	4640      	mov	r0, r8
  400762:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400764:	2300      	movs	r3, #0
  400766:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40076a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40076e:	4640      	mov	r0, r8
  400770:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400772:	2300      	movs	r3, #0
  400774:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400778:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40077c:	4640      	mov	r0, r8
  40077e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400780:	2300      	movs	r3, #0
  400782:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400786:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40078a:	4640      	mov	r0, r8
  40078c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40078e:	2300      	movs	r3, #0
  400790:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400794:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400798:	4640      	mov	r0, r8
  40079a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40079c:	4c3c      	ldr	r4, [pc, #240]	; (400890 <ssd1306_init+0x1ac>)
  40079e:	f04f 0902 	mov.w	r9, #2
  4007a2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007a6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007aa:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007ae:	6863      	ldr	r3, [r4, #4]
  4007b0:	f043 0301 	orr.w	r3, r3, #1
  4007b4:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007b6:	463a      	mov	r2, r7
  4007b8:	2101      	movs	r1, #1
  4007ba:	4620      	mov	r0, r4
  4007bc:	4b35      	ldr	r3, [pc, #212]	; (400894 <ssd1306_init+0x1b0>)
  4007be:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4007c0:	2200      	movs	r2, #0
  4007c2:	2101      	movs	r1, #1
  4007c4:	4620      	mov	r0, r4
  4007c6:	4b34      	ldr	r3, [pc, #208]	; (400898 <ssd1306_init+0x1b4>)
  4007c8:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4007ca:	2200      	movs	r2, #0
  4007cc:	2101      	movs	r1, #1
  4007ce:	4620      	mov	r0, r4
  4007d0:	4b32      	ldr	r3, [pc, #200]	; (40089c <ssd1306_init+0x1b8>)
  4007d2:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007d4:	6863      	ldr	r3, [r4, #4]
  4007d6:	f023 0302 	bic.w	r3, r3, #2
  4007da:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4007dc:	2200      	movs	r2, #0
  4007de:	2101      	movs	r1, #1
  4007e0:	4620      	mov	r0, r4
  4007e2:	4b2f      	ldr	r3, [pc, #188]	; (4008a0 <ssd1306_init+0x1bc>)
  4007e4:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007e6:	6863      	ldr	r3, [r4, #4]
  4007e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007ec:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007ee:	6863      	ldr	r3, [r4, #4]
  4007f0:	f043 0310 	orr.w	r3, r3, #16
  4007f4:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4007f6:	492b      	ldr	r1, [pc, #172]	; (4008a4 <ssd1306_init+0x1c0>)
  4007f8:	482b      	ldr	r0, [pc, #172]	; (4008a8 <ssd1306_init+0x1c4>)
  4007fa:	4b2c      	ldr	r3, [pc, #176]	; (4008ac <ssd1306_init+0x1c8>)
  4007fc:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4007fe:	b2c2      	uxtb	r2, r0
  400800:	2101      	movs	r1, #1
  400802:	4620      	mov	r0, r4
  400804:	4b2a      	ldr	r3, [pc, #168]	; (4008b0 <ssd1306_init+0x1cc>)
  400806:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400808:	4620      	mov	r0, r4
  40080a:	4b2a      	ldr	r3, [pc, #168]	; (4008b4 <ssd1306_init+0x1d0>)
  40080c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40080e:	2301      	movs	r3, #1
  400810:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400812:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400814:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400818:	4c27      	ldr	r4, [pc, #156]	; (4008b8 <ssd1306_init+0x1d4>)
  40081a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40081c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40081e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400822:	47a0      	blx	r4
  400824:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400826:	20a8      	movs	r0, #168	; 0xa8
  400828:	4c24      	ldr	r4, [pc, #144]	; (4008bc <ssd1306_init+0x1d8>)
  40082a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  40082c:	201f      	movs	r0, #31
  40082e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400830:	20d3      	movs	r0, #211	; 0xd3
  400832:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400834:	2000      	movs	r0, #0
  400836:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400838:	2040      	movs	r0, #64	; 0x40
  40083a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40083c:	20a1      	movs	r0, #161	; 0xa1
  40083e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400840:	20c8      	movs	r0, #200	; 0xc8
  400842:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400844:	20da      	movs	r0, #218	; 0xda
  400846:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400848:	4648      	mov	r0, r9
  40084a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40084c:	2081      	movs	r0, #129	; 0x81
  40084e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400850:	208f      	movs	r0, #143	; 0x8f
  400852:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400854:	20a4      	movs	r0, #164	; 0xa4
  400856:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400858:	20a6      	movs	r0, #166	; 0xa6
  40085a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40085c:	20d5      	movs	r0, #213	; 0xd5
  40085e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400860:	4640      	mov	r0, r8
  400862:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400864:	208d      	movs	r0, #141	; 0x8d
  400866:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400868:	2014      	movs	r0, #20
  40086a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40086c:	20db      	movs	r0, #219	; 0xdb
  40086e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400870:	2040      	movs	r0, #64	; 0x40
  400872:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400874:	20d9      	movs	r0, #217	; 0xd9
  400876:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400878:	20f1      	movs	r0, #241	; 0xf1
  40087a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  40087c:	20af      	movs	r0, #175	; 0xaf
  40087e:	47a0      	blx	r4
  400880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400884:	400e1200 	.word	0x400e1200
  400888:	400e1000 	.word	0x400e1000
  40088c:	00400bed 	.word	0x00400bed
  400890:	40008000 	.word	0x40008000
  400894:	004002d3 	.word	0x004002d3
  400898:	00400297 	.word	0x00400297
  40089c:	004002b5 	.word	0x004002b5
  4008a0:	00400319 	.word	0x00400319
  4008a4:	08f0d180 	.word	0x08f0d180
  4008a8:	001e8480 	.word	0x001e8480
  4008ac:	0040032d 	.word	0x0040032d
  4008b0:	00400343 	.word	0x00400343
  4008b4:	00400221 	.word	0x00400221
  4008b8:	20400001 	.word	0x20400001
  4008bc:	004006a5 	.word	0x004006a5
  4008c0:	400e1400 	.word	0x400e1400

004008c4 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4008c4:	b538      	push	{r3, r4, r5, lr}
  4008c6:	4605      	mov	r5, r0
  4008c8:	2208      	movs	r2, #8
  4008ca:	4b09      	ldr	r3, [pc, #36]	; (4008f0 <ssd1306_write_data+0x2c>)
  4008cc:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008ce:	4c09      	ldr	r4, [pc, #36]	; (4008f4 <ssd1306_write_data+0x30>)
  4008d0:	2101      	movs	r1, #1
  4008d2:	4620      	mov	r0, r4
  4008d4:	4b08      	ldr	r3, [pc, #32]	; (4008f8 <ssd1306_write_data+0x34>)
  4008d6:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4008d8:	2301      	movs	r3, #1
  4008da:	461a      	mov	r2, r3
  4008dc:	4629      	mov	r1, r5
  4008de:	4620      	mov	r0, r4
  4008e0:	4c06      	ldr	r4, [pc, #24]	; (4008fc <ssd1306_write_data+0x38>)
  4008e2:	47a0      	blx	r4
	delay_us(10);
  4008e4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008e8:	4b05      	ldr	r3, [pc, #20]	; (400900 <ssd1306_write_data+0x3c>)
  4008ea:	4798      	blx	r3
  4008ec:	bd38      	pop	{r3, r4, r5, pc}
  4008ee:	bf00      	nop
  4008f0:	400e1000 	.word	0x400e1000
  4008f4:	40008000 	.word	0x40008000
  4008f8:	0040024d 	.word	0x0040024d
  4008fc:	00400263 	.word	0x00400263
  400900:	20400001 	.word	0x20400001

00400904 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400904:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400906:	4810      	ldr	r0, [pc, #64]	; (400948 <sysclk_init+0x44>)
  400908:	4b10      	ldr	r3, [pc, #64]	; (40094c <sysclk_init+0x48>)
  40090a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40090c:	213e      	movs	r1, #62	; 0x3e
  40090e:	2000      	movs	r0, #0
  400910:	4b0f      	ldr	r3, [pc, #60]	; (400950 <sysclk_init+0x4c>)
  400912:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400914:	4c0f      	ldr	r4, [pc, #60]	; (400954 <sysclk_init+0x50>)
  400916:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400918:	2800      	cmp	r0, #0
  40091a:	d0fc      	beq.n	400916 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40091c:	4b0e      	ldr	r3, [pc, #56]	; (400958 <sysclk_init+0x54>)
  40091e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400920:	4a0e      	ldr	r2, [pc, #56]	; (40095c <sysclk_init+0x58>)
  400922:	4b0f      	ldr	r3, [pc, #60]	; (400960 <sysclk_init+0x5c>)
  400924:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400926:	4c0f      	ldr	r4, [pc, #60]	; (400964 <sysclk_init+0x60>)
  400928:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40092a:	2800      	cmp	r0, #0
  40092c:	d0fc      	beq.n	400928 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40092e:	2002      	movs	r0, #2
  400930:	4b0d      	ldr	r3, [pc, #52]	; (400968 <sysclk_init+0x64>)
  400932:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400934:	2000      	movs	r0, #0
  400936:	4b0d      	ldr	r3, [pc, #52]	; (40096c <sysclk_init+0x68>)
  400938:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40093a:	4b0d      	ldr	r3, [pc, #52]	; (400970 <sysclk_init+0x6c>)
  40093c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40093e:	4802      	ldr	r0, [pc, #8]	; (400948 <sysclk_init+0x44>)
  400940:	4b02      	ldr	r3, [pc, #8]	; (40094c <sysclk_init+0x48>)
  400942:	4798      	blx	r3
  400944:	bd10      	pop	{r4, pc}
  400946:	bf00      	nop
  400948:	11e1a300 	.word	0x11e1a300
  40094c:	00401139 	.word	0x00401139
  400950:	00400e89 	.word	0x00400e89
  400954:	00400edd 	.word	0x00400edd
  400958:	00400eed 	.word	0x00400eed
  40095c:	20183f01 	.word	0x20183f01
  400960:	400e0600 	.word	0x400e0600
  400964:	00400efd 	.word	0x00400efd
  400968:	00400ded 	.word	0x00400ded
  40096c:	00400e25 	.word	0x00400e25
  400970:	0040102d 	.word	0x0040102d

00400974 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400976:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40097a:	4b48      	ldr	r3, [pc, #288]	; (400a9c <board_init+0x128>)
  40097c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40097e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400982:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400986:	4b46      	ldr	r3, [pc, #280]	; (400aa0 <board_init+0x12c>)
  400988:	2200      	movs	r2, #0
  40098a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40098e:	695a      	ldr	r2, [r3, #20]
  400990:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400994:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400996:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40099a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40099e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009a2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009a6:	f007 0007 	and.w	r0, r7, #7
  4009aa:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009ac:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009b0:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009b4:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009b8:	f3bf 8f4f 	dsb	sy
  4009bc:	f04f 34ff 	mov.w	r4, #4294967295
  4009c0:	fa04 fc00 	lsl.w	ip, r4, r0
  4009c4:	fa06 f000 	lsl.w	r0, r6, r0
  4009c8:	fa04 f40e 	lsl.w	r4, r4, lr
  4009cc:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4009d0:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4009d2:	463a      	mov	r2, r7
  4009d4:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4009d6:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4009da:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4009de:	3a01      	subs	r2, #1
  4009e0:	4423      	add	r3, r4
  4009e2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4009e6:	d1f6      	bne.n	4009d6 <board_init+0x62>
        } while(sets--);
  4009e8:	3e01      	subs	r6, #1
  4009ea:	4460      	add	r0, ip
  4009ec:	f1b6 3fff 	cmp.w	r6, #4294967295
  4009f0:	d1ef      	bne.n	4009d2 <board_init+0x5e>
  4009f2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009f6:	4b2a      	ldr	r3, [pc, #168]	; (400aa0 <board_init+0x12c>)
  4009f8:	695a      	ldr	r2, [r3, #20]
  4009fa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009fe:	615a      	str	r2, [r3, #20]
  400a00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a04:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a08:	4a26      	ldr	r2, [pc, #152]	; (400aa4 <board_init+0x130>)
  400a0a:	4927      	ldr	r1, [pc, #156]	; (400aa8 <board_init+0x134>)
  400a0c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a0e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a12:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a18:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a1c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a20:	f022 0201 	bic.w	r2, r2, #1
  400a24:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a28:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a2c:	f022 0201 	bic.w	r2, r2, #1
  400a30:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a38:	f3bf 8f6f 	isb	sy
  400a3c:	200a      	movs	r0, #10
  400a3e:	4c1b      	ldr	r4, [pc, #108]	; (400aac <board_init+0x138>)
  400a40:	47a0      	blx	r4
  400a42:	200b      	movs	r0, #11
  400a44:	47a0      	blx	r4
  400a46:	200c      	movs	r0, #12
  400a48:	47a0      	blx	r4
  400a4a:	2010      	movs	r0, #16
  400a4c:	47a0      	blx	r4
  400a4e:	2011      	movs	r0, #17
  400a50:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a52:	4b17      	ldr	r3, [pc, #92]	; (400ab0 <board_init+0x13c>)
  400a54:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a58:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a5a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a5e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a60:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a68:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a6a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a6e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a70:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a74:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a76:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a7c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a82:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a84:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a86:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a8a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a8c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a90:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a9a:	bf00      	nop
  400a9c:	400e1850 	.word	0x400e1850
  400aa0:	e000ed00 	.word	0xe000ed00
  400aa4:	400e0c00 	.word	0x400e0c00
  400aa8:	5a00080c 	.word	0x5a00080c
  400aac:	00400f0d 	.word	0x00400f0d
  400ab0:	400e1200 	.word	0x400e1200

00400ab4 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ab4:	b90a      	cbnz	r2, 400aba <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ab6:	6601      	str	r1, [r0, #96]	; 0x60
  400ab8:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400aba:	6641      	str	r1, [r0, #100]	; 0x64
  400abc:	4770      	bx	lr

00400abe <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400abe:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400ac2:	0053      	lsls	r3, r2, #1
  400ac4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ac8:	fbb2 f2f3 	udiv	r2, r2, r3
  400acc:	3a01      	subs	r2, #1
  400ace:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400ad2:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400ad6:	4770      	bx	lr

00400ad8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400ad8:	6301      	str	r1, [r0, #48]	; 0x30
  400ada:	4770      	bx	lr

00400adc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400adc:	6341      	str	r1, [r0, #52]	; 0x34
  400ade:	4770      	bx	lr

00400ae0 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400ae0:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400ae4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ae8:	d105      	bne.n	400af6 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400aea:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400aec:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400aee:	bf14      	ite	ne
  400af0:	2001      	movne	r0, #1
  400af2:	2000      	moveq	r0, #0
  400af4:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400af6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400af8:	e7f8      	b.n	400aec <pio_get+0xc>

00400afa <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400afa:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400afc:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b00:	d03a      	beq.n	400b78 <pio_set_peripheral+0x7e>
  400b02:	d813      	bhi.n	400b2c <pio_set_peripheral+0x32>
  400b04:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b08:	d025      	beq.n	400b56 <pio_set_peripheral+0x5c>
  400b0a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b0e:	d10a      	bne.n	400b26 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b10:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b12:	4313      	orrs	r3, r2
  400b14:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b16:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b18:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b1a:	400b      	ands	r3, r1
  400b1c:	ea23 0302 	bic.w	r3, r3, r2
  400b20:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b22:	6042      	str	r2, [r0, #4]
  400b24:	4770      	bx	lr
	switch (ul_type) {
  400b26:	2900      	cmp	r1, #0
  400b28:	d1fb      	bne.n	400b22 <pio_set_peripheral+0x28>
  400b2a:	4770      	bx	lr
  400b2c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b30:	d021      	beq.n	400b76 <pio_set_peripheral+0x7c>
  400b32:	d809      	bhi.n	400b48 <pio_set_peripheral+0x4e>
  400b34:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b38:	d1f3      	bne.n	400b22 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b3a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b3c:	4313      	orrs	r3, r2
  400b3e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b40:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b42:	4313      	orrs	r3, r2
  400b44:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b46:	e7ec      	b.n	400b22 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b48:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b4c:	d013      	beq.n	400b76 <pio_set_peripheral+0x7c>
  400b4e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b52:	d010      	beq.n	400b76 <pio_set_peripheral+0x7c>
  400b54:	e7e5      	b.n	400b22 <pio_set_peripheral+0x28>
{
  400b56:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b58:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b5a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b5c:	43d3      	mvns	r3, r2
  400b5e:	4021      	ands	r1, r4
  400b60:	461c      	mov	r4, r3
  400b62:	4019      	ands	r1, r3
  400b64:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b66:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b68:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b6a:	400b      	ands	r3, r1
  400b6c:	4023      	ands	r3, r4
  400b6e:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b70:	6042      	str	r2, [r0, #4]
}
  400b72:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b76:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b78:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b7a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b7c:	400b      	ands	r3, r1
  400b7e:	ea23 0302 	bic.w	r3, r3, r2
  400b82:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b84:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b86:	4313      	orrs	r3, r2
  400b88:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b8a:	e7ca      	b.n	400b22 <pio_set_peripheral+0x28>

00400b8c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b8c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b8e:	f012 0f01 	tst.w	r2, #1
  400b92:	d10d      	bne.n	400bb0 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b94:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b96:	f012 0f0a 	tst.w	r2, #10
  400b9a:	d00b      	beq.n	400bb4 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b9c:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b9e:	f012 0f02 	tst.w	r2, #2
  400ba2:	d109      	bne.n	400bb8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400ba4:	f012 0f08 	tst.w	r2, #8
  400ba8:	d008      	beq.n	400bbc <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400baa:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400bae:	e005      	b.n	400bbc <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400bb0:	6641      	str	r1, [r0, #100]	; 0x64
  400bb2:	e7f0      	b.n	400b96 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400bb4:	6241      	str	r1, [r0, #36]	; 0x24
  400bb6:	e7f2      	b.n	400b9e <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400bb8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400bbc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400bbe:	6001      	str	r1, [r0, #0]
  400bc0:	4770      	bx	lr

00400bc2 <pio_set_output>:
{
  400bc2:	b410      	push	{r4}
  400bc4:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400bc6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bc8:	b94c      	cbnz	r4, 400bde <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400bca:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400bcc:	b14b      	cbz	r3, 400be2 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400bce:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400bd0:	b94a      	cbnz	r2, 400be6 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bd2:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400bd4:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400bd6:	6001      	str	r1, [r0, #0]
}
  400bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bdc:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bde:	6641      	str	r1, [r0, #100]	; 0x64
  400be0:	e7f4      	b.n	400bcc <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400be2:	6541      	str	r1, [r0, #84]	; 0x54
  400be4:	e7f4      	b.n	400bd0 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400be6:	6301      	str	r1, [r0, #48]	; 0x30
  400be8:	e7f4      	b.n	400bd4 <pio_set_output+0x12>
	...

00400bec <pio_configure>:
{
  400bec:	b570      	push	{r4, r5, r6, lr}
  400bee:	b082      	sub	sp, #8
  400bf0:	4605      	mov	r5, r0
  400bf2:	4616      	mov	r6, r2
  400bf4:	461c      	mov	r4, r3
	switch (ul_type) {
  400bf6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bfa:	d014      	beq.n	400c26 <pio_configure+0x3a>
  400bfc:	d90a      	bls.n	400c14 <pio_configure+0x28>
  400bfe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c02:	d024      	beq.n	400c4e <pio_configure+0x62>
  400c04:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c08:	d021      	beq.n	400c4e <pio_configure+0x62>
  400c0a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c0e:	d017      	beq.n	400c40 <pio_configure+0x54>
		return 0;
  400c10:	2000      	movs	r0, #0
  400c12:	e01a      	b.n	400c4a <pio_configure+0x5e>
	switch (ul_type) {
  400c14:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c18:	d005      	beq.n	400c26 <pio_configure+0x3a>
  400c1a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c1e:	d002      	beq.n	400c26 <pio_configure+0x3a>
  400c20:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c24:	d1f4      	bne.n	400c10 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400c26:	4632      	mov	r2, r6
  400c28:	4628      	mov	r0, r5
  400c2a:	4b11      	ldr	r3, [pc, #68]	; (400c70 <pio_configure+0x84>)
  400c2c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c2e:	f014 0f01 	tst.w	r4, #1
  400c32:	d102      	bne.n	400c3a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c34:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c36:	2001      	movs	r0, #1
  400c38:	e007      	b.n	400c4a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c3a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c3c:	2001      	movs	r0, #1
  400c3e:	e004      	b.n	400c4a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c40:	461a      	mov	r2, r3
  400c42:	4631      	mov	r1, r6
  400c44:	4b0b      	ldr	r3, [pc, #44]	; (400c74 <pio_configure+0x88>)
  400c46:	4798      	blx	r3
	return 1;
  400c48:	2001      	movs	r0, #1
}
  400c4a:	b002      	add	sp, #8
  400c4c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c4e:	f004 0301 	and.w	r3, r4, #1
  400c52:	9300      	str	r3, [sp, #0]
  400c54:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c58:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c5c:	bf14      	ite	ne
  400c5e:	2200      	movne	r2, #0
  400c60:	2201      	moveq	r2, #1
  400c62:	4631      	mov	r1, r6
  400c64:	4628      	mov	r0, r5
  400c66:	4c04      	ldr	r4, [pc, #16]	; (400c78 <pio_configure+0x8c>)
  400c68:	47a0      	blx	r4
	return 1;
  400c6a:	2001      	movs	r0, #1
		break;
  400c6c:	e7ed      	b.n	400c4a <pio_configure+0x5e>
  400c6e:	bf00      	nop
  400c70:	00400afb 	.word	0x00400afb
  400c74:	00400b8d 	.word	0x00400b8d
  400c78:	00400bc3 	.word	0x00400bc3

00400c7c <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400c7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400c7e:	420b      	tst	r3, r1
}
  400c80:	bf14      	ite	ne
  400c82:	2001      	movne	r0, #1
  400c84:	2000      	moveq	r0, #0
  400c86:	4770      	bx	lr

00400c88 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c88:	f012 0f10 	tst.w	r2, #16
  400c8c:	d012      	beq.n	400cb4 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c8e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c92:	f012 0f20 	tst.w	r2, #32
  400c96:	d007      	beq.n	400ca8 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c98:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c9c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400ca0:	d005      	beq.n	400cae <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400ca2:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400ca6:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400ca8:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400cac:	e7f6      	b.n	400c9c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400cae:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400cb2:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400cb4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400cb8:	4770      	bx	lr

00400cba <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400cba:	6401      	str	r1, [r0, #64]	; 0x40
  400cbc:	4770      	bx	lr

00400cbe <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cbe:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cc0:	4770      	bx	lr

00400cc2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cc2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cc4:	4770      	bx	lr
	...

00400cc8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ccc:	4604      	mov	r4, r0
  400cce:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cd0:	4b0e      	ldr	r3, [pc, #56]	; (400d0c <pio_handler_process+0x44>)
  400cd2:	4798      	blx	r3
  400cd4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cd6:	4620      	mov	r0, r4
  400cd8:	4b0d      	ldr	r3, [pc, #52]	; (400d10 <pio_handler_process+0x48>)
  400cda:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400cdc:	4005      	ands	r5, r0
  400cde:	d013      	beq.n	400d08 <pio_handler_process+0x40>
  400ce0:	4c0c      	ldr	r4, [pc, #48]	; (400d14 <pio_handler_process+0x4c>)
  400ce2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ce6:	e003      	b.n	400cf0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ce8:	42b4      	cmp	r4, r6
  400cea:	d00d      	beq.n	400d08 <pio_handler_process+0x40>
  400cec:	3410      	adds	r4, #16
		while (status != 0) {
  400cee:	b15d      	cbz	r5, 400d08 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400cf0:	6820      	ldr	r0, [r4, #0]
  400cf2:	4540      	cmp	r0, r8
  400cf4:	d1f8      	bne.n	400ce8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400cf6:	6861      	ldr	r1, [r4, #4]
  400cf8:	4229      	tst	r1, r5
  400cfa:	d0f5      	beq.n	400ce8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400cfc:	68e3      	ldr	r3, [r4, #12]
  400cfe:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d00:	6863      	ldr	r3, [r4, #4]
  400d02:	ea25 0503 	bic.w	r5, r5, r3
  400d06:	e7ef      	b.n	400ce8 <pio_handler_process+0x20>
  400d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d0c:	00400cbf 	.word	0x00400cbf
  400d10:	00400cc3 	.word	0x00400cc3
  400d14:	20400bfc 	.word	0x20400bfc

00400d18 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d1a:	4c18      	ldr	r4, [pc, #96]	; (400d7c <pio_handler_set+0x64>)
  400d1c:	6826      	ldr	r6, [r4, #0]
  400d1e:	2e06      	cmp	r6, #6
  400d20:	d82a      	bhi.n	400d78 <pio_handler_set+0x60>
  400d22:	f04f 0c00 	mov.w	ip, #0
  400d26:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d28:	4f15      	ldr	r7, [pc, #84]	; (400d80 <pio_handler_set+0x68>)
  400d2a:	e004      	b.n	400d36 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400d2c:	3401      	adds	r4, #1
  400d2e:	b2e4      	uxtb	r4, r4
  400d30:	46a4      	mov	ip, r4
  400d32:	42a6      	cmp	r6, r4
  400d34:	d309      	bcc.n	400d4a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400d36:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d38:	0125      	lsls	r5, r4, #4
  400d3a:	597d      	ldr	r5, [r7, r5]
  400d3c:	428d      	cmp	r5, r1
  400d3e:	d1f5      	bne.n	400d2c <pio_handler_set+0x14>
  400d40:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d44:	686d      	ldr	r5, [r5, #4]
  400d46:	4295      	cmp	r5, r2
  400d48:	d1f0      	bne.n	400d2c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d4a:	4d0d      	ldr	r5, [pc, #52]	; (400d80 <pio_handler_set+0x68>)
  400d4c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d50:	eb05 040e 	add.w	r4, r5, lr
  400d54:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d58:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d5a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d5c:	9906      	ldr	r1, [sp, #24]
  400d5e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d60:	3601      	adds	r6, #1
  400d62:	4566      	cmp	r6, ip
  400d64:	d005      	beq.n	400d72 <pio_handler_set+0x5a>
  400d66:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d68:	461a      	mov	r2, r3
  400d6a:	4b06      	ldr	r3, [pc, #24]	; (400d84 <pio_handler_set+0x6c>)
  400d6c:	4798      	blx	r3

	return 0;
  400d6e:	2000      	movs	r0, #0
  400d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d72:	4902      	ldr	r1, [pc, #8]	; (400d7c <pio_handler_set+0x64>)
  400d74:	600e      	str	r6, [r1, #0]
  400d76:	e7f6      	b.n	400d66 <pio_handler_set+0x4e>
		return 1;
  400d78:	2001      	movs	r0, #1
}
  400d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d7c:	20400c6c 	.word	0x20400c6c
  400d80:	20400bfc 	.word	0x20400bfc
  400d84:	00400c89 	.word	0x00400c89

00400d88 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d88:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d8a:	210a      	movs	r1, #10
  400d8c:	4801      	ldr	r0, [pc, #4]	; (400d94 <PIOA_Handler+0xc>)
  400d8e:	4b02      	ldr	r3, [pc, #8]	; (400d98 <PIOA_Handler+0x10>)
  400d90:	4798      	blx	r3
  400d92:	bd08      	pop	{r3, pc}
  400d94:	400e0e00 	.word	0x400e0e00
  400d98:	00400cc9 	.word	0x00400cc9

00400d9c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d9c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d9e:	210b      	movs	r1, #11
  400da0:	4801      	ldr	r0, [pc, #4]	; (400da8 <PIOB_Handler+0xc>)
  400da2:	4b02      	ldr	r3, [pc, #8]	; (400dac <PIOB_Handler+0x10>)
  400da4:	4798      	blx	r3
  400da6:	bd08      	pop	{r3, pc}
  400da8:	400e1000 	.word	0x400e1000
  400dac:	00400cc9 	.word	0x00400cc9

00400db0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400db0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400db2:	210c      	movs	r1, #12
  400db4:	4801      	ldr	r0, [pc, #4]	; (400dbc <PIOC_Handler+0xc>)
  400db6:	4b02      	ldr	r3, [pc, #8]	; (400dc0 <PIOC_Handler+0x10>)
  400db8:	4798      	blx	r3
  400dba:	bd08      	pop	{r3, pc}
  400dbc:	400e1200 	.word	0x400e1200
  400dc0:	00400cc9 	.word	0x00400cc9

00400dc4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400dc4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400dc6:	2110      	movs	r1, #16
  400dc8:	4801      	ldr	r0, [pc, #4]	; (400dd0 <PIOD_Handler+0xc>)
  400dca:	4b02      	ldr	r3, [pc, #8]	; (400dd4 <PIOD_Handler+0x10>)
  400dcc:	4798      	blx	r3
  400dce:	bd08      	pop	{r3, pc}
  400dd0:	400e1400 	.word	0x400e1400
  400dd4:	00400cc9 	.word	0x00400cc9

00400dd8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400dd8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400dda:	2111      	movs	r1, #17
  400ddc:	4801      	ldr	r0, [pc, #4]	; (400de4 <PIOE_Handler+0xc>)
  400dde:	4b02      	ldr	r3, [pc, #8]	; (400de8 <PIOE_Handler+0x10>)
  400de0:	4798      	blx	r3
  400de2:	bd08      	pop	{r3, pc}
  400de4:	400e1600 	.word	0x400e1600
  400de8:	00400cc9 	.word	0x00400cc9

00400dec <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400dec:	2803      	cmp	r0, #3
  400dee:	d011      	beq.n	400e14 <pmc_mck_set_division+0x28>
  400df0:	2804      	cmp	r0, #4
  400df2:	d012      	beq.n	400e1a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400df4:	2802      	cmp	r0, #2
  400df6:	bf0c      	ite	eq
  400df8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400dfc:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400dfe:	4a08      	ldr	r2, [pc, #32]	; (400e20 <pmc_mck_set_division+0x34>)
  400e00:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e06:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e08:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e0a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e0c:	f013 0f08 	tst.w	r3, #8
  400e10:	d0fb      	beq.n	400e0a <pmc_mck_set_division+0x1e>
}
  400e12:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e14:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e18:	e7f1      	b.n	400dfe <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e1a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e1e:	e7ee      	b.n	400dfe <pmc_mck_set_division+0x12>
  400e20:	400e0600 	.word	0x400e0600

00400e24 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e24:	4a17      	ldr	r2, [pc, #92]	; (400e84 <pmc_switch_mck_to_pllack+0x60>)
  400e26:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e2c:	4318      	orrs	r0, r3
  400e2e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e32:	f013 0f08 	tst.w	r3, #8
  400e36:	d10a      	bne.n	400e4e <pmc_switch_mck_to_pllack+0x2a>
  400e38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e3c:	4911      	ldr	r1, [pc, #68]	; (400e84 <pmc_switch_mck_to_pllack+0x60>)
  400e3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e40:	f012 0f08 	tst.w	r2, #8
  400e44:	d103      	bne.n	400e4e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e46:	3b01      	subs	r3, #1
  400e48:	d1f9      	bne.n	400e3e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e4a:	2001      	movs	r0, #1
  400e4c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e4e:	4a0d      	ldr	r2, [pc, #52]	; (400e84 <pmc_switch_mck_to_pllack+0x60>)
  400e50:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e52:	f023 0303 	bic.w	r3, r3, #3
  400e56:	f043 0302 	orr.w	r3, r3, #2
  400e5a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e5c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e5e:	f013 0f08 	tst.w	r3, #8
  400e62:	d10a      	bne.n	400e7a <pmc_switch_mck_to_pllack+0x56>
  400e64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e68:	4906      	ldr	r1, [pc, #24]	; (400e84 <pmc_switch_mck_to_pllack+0x60>)
  400e6a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e6c:	f012 0f08 	tst.w	r2, #8
  400e70:	d105      	bne.n	400e7e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e72:	3b01      	subs	r3, #1
  400e74:	d1f9      	bne.n	400e6a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e76:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e78:	4770      	bx	lr
	return 0;
  400e7a:	2000      	movs	r0, #0
  400e7c:	4770      	bx	lr
  400e7e:	2000      	movs	r0, #0
  400e80:	4770      	bx	lr
  400e82:	bf00      	nop
  400e84:	400e0600 	.word	0x400e0600

00400e88 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e88:	b9a0      	cbnz	r0, 400eb4 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e8a:	480e      	ldr	r0, [pc, #56]	; (400ec4 <pmc_switch_mainck_to_xtal+0x3c>)
  400e8c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e8e:	0209      	lsls	r1, r1, #8
  400e90:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e92:	4a0d      	ldr	r2, [pc, #52]	; (400ec8 <pmc_switch_mainck_to_xtal+0x40>)
  400e94:	401a      	ands	r2, r3
  400e96:	4b0d      	ldr	r3, [pc, #52]	; (400ecc <pmc_switch_mainck_to_xtal+0x44>)
  400e98:	4313      	orrs	r3, r2
  400e9a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e9c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e9e:	4602      	mov	r2, r0
  400ea0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ea2:	f013 0f01 	tst.w	r3, #1
  400ea6:	d0fb      	beq.n	400ea0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ea8:	4a06      	ldr	r2, [pc, #24]	; (400ec4 <pmc_switch_mainck_to_xtal+0x3c>)
  400eaa:	6a11      	ldr	r1, [r2, #32]
  400eac:	4b08      	ldr	r3, [pc, #32]	; (400ed0 <pmc_switch_mainck_to_xtal+0x48>)
  400eae:	430b      	orrs	r3, r1
  400eb0:	6213      	str	r3, [r2, #32]
  400eb2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400eb4:	4903      	ldr	r1, [pc, #12]	; (400ec4 <pmc_switch_mainck_to_xtal+0x3c>)
  400eb6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400eb8:	4a06      	ldr	r2, [pc, #24]	; (400ed4 <pmc_switch_mainck_to_xtal+0x4c>)
  400eba:	401a      	ands	r2, r3
  400ebc:	4b06      	ldr	r3, [pc, #24]	; (400ed8 <pmc_switch_mainck_to_xtal+0x50>)
  400ebe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ec0:	620b      	str	r3, [r1, #32]
  400ec2:	4770      	bx	lr
  400ec4:	400e0600 	.word	0x400e0600
  400ec8:	ffc8fffc 	.word	0xffc8fffc
  400ecc:	00370001 	.word	0x00370001
  400ed0:	01370000 	.word	0x01370000
  400ed4:	fec8fffc 	.word	0xfec8fffc
  400ed8:	01370002 	.word	0x01370002

00400edc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400edc:	4b02      	ldr	r3, [pc, #8]	; (400ee8 <pmc_osc_is_ready_mainck+0xc>)
  400ede:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ee0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400ee4:	4770      	bx	lr
  400ee6:	bf00      	nop
  400ee8:	400e0600 	.word	0x400e0600

00400eec <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400eec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ef0:	4b01      	ldr	r3, [pc, #4]	; (400ef8 <pmc_disable_pllack+0xc>)
  400ef2:	629a      	str	r2, [r3, #40]	; 0x28
  400ef4:	4770      	bx	lr
  400ef6:	bf00      	nop
  400ef8:	400e0600 	.word	0x400e0600

00400efc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400efc:	4b02      	ldr	r3, [pc, #8]	; (400f08 <pmc_is_locked_pllack+0xc>)
  400efe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f00:	f000 0002 	and.w	r0, r0, #2
  400f04:	4770      	bx	lr
  400f06:	bf00      	nop
  400f08:	400e0600 	.word	0x400e0600

00400f0c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f0c:	283f      	cmp	r0, #63	; 0x3f
  400f0e:	d81e      	bhi.n	400f4e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f10:	281f      	cmp	r0, #31
  400f12:	d80c      	bhi.n	400f2e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f14:	4b11      	ldr	r3, [pc, #68]	; (400f5c <pmc_enable_periph_clk+0x50>)
  400f16:	699a      	ldr	r2, [r3, #24]
  400f18:	2301      	movs	r3, #1
  400f1a:	4083      	lsls	r3, r0
  400f1c:	4393      	bics	r3, r2
  400f1e:	d018      	beq.n	400f52 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f20:	2301      	movs	r3, #1
  400f22:	fa03 f000 	lsl.w	r0, r3, r0
  400f26:	4b0d      	ldr	r3, [pc, #52]	; (400f5c <pmc_enable_periph_clk+0x50>)
  400f28:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f2a:	2000      	movs	r0, #0
  400f2c:	4770      	bx	lr
		ul_id -= 32;
  400f2e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f30:	4b0a      	ldr	r3, [pc, #40]	; (400f5c <pmc_enable_periph_clk+0x50>)
  400f32:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f36:	2301      	movs	r3, #1
  400f38:	4083      	lsls	r3, r0
  400f3a:	4393      	bics	r3, r2
  400f3c:	d00b      	beq.n	400f56 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f3e:	2301      	movs	r3, #1
  400f40:	fa03 f000 	lsl.w	r0, r3, r0
  400f44:	4b05      	ldr	r3, [pc, #20]	; (400f5c <pmc_enable_periph_clk+0x50>)
  400f46:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f4a:	2000      	movs	r0, #0
  400f4c:	4770      	bx	lr
		return 1;
  400f4e:	2001      	movs	r0, #1
  400f50:	4770      	bx	lr
	return 0;
  400f52:	2000      	movs	r0, #0
  400f54:	4770      	bx	lr
  400f56:	2000      	movs	r0, #0
}
  400f58:	4770      	bx	lr
  400f5a:	bf00      	nop
  400f5c:	400e0600 	.word	0x400e0600

00400f60 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f60:	e7fe      	b.n	400f60 <Dummy_Handler>
	...

00400f64 <Reset_Handler>:
{
  400f64:	b500      	push	{lr}
  400f66:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f68:	4b25      	ldr	r3, [pc, #148]	; (401000 <Reset_Handler+0x9c>)
  400f6a:	4a26      	ldr	r2, [pc, #152]	; (401004 <Reset_Handler+0xa0>)
  400f6c:	429a      	cmp	r2, r3
  400f6e:	d010      	beq.n	400f92 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f70:	4b25      	ldr	r3, [pc, #148]	; (401008 <Reset_Handler+0xa4>)
  400f72:	4a23      	ldr	r2, [pc, #140]	; (401000 <Reset_Handler+0x9c>)
  400f74:	429a      	cmp	r2, r3
  400f76:	d20c      	bcs.n	400f92 <Reset_Handler+0x2e>
  400f78:	3b01      	subs	r3, #1
  400f7a:	1a9b      	subs	r3, r3, r2
  400f7c:	f023 0303 	bic.w	r3, r3, #3
  400f80:	3304      	adds	r3, #4
  400f82:	4413      	add	r3, r2
  400f84:	491f      	ldr	r1, [pc, #124]	; (401004 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f86:	f851 0b04 	ldr.w	r0, [r1], #4
  400f8a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400f8e:	429a      	cmp	r2, r3
  400f90:	d1f9      	bne.n	400f86 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400f92:	4b1e      	ldr	r3, [pc, #120]	; (40100c <Reset_Handler+0xa8>)
  400f94:	4a1e      	ldr	r2, [pc, #120]	; (401010 <Reset_Handler+0xac>)
  400f96:	429a      	cmp	r2, r3
  400f98:	d20a      	bcs.n	400fb0 <Reset_Handler+0x4c>
  400f9a:	3b01      	subs	r3, #1
  400f9c:	1a9b      	subs	r3, r3, r2
  400f9e:	f023 0303 	bic.w	r3, r3, #3
  400fa2:	3304      	adds	r3, #4
  400fa4:	4413      	add	r3, r2
                *pDest++ = 0;
  400fa6:	2100      	movs	r1, #0
  400fa8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400fac:	4293      	cmp	r3, r2
  400fae:	d1fb      	bne.n	400fa8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400fb0:	4a18      	ldr	r2, [pc, #96]	; (401014 <Reset_Handler+0xb0>)
  400fb2:	4b19      	ldr	r3, [pc, #100]	; (401018 <Reset_Handler+0xb4>)
  400fb4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400fb8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fba:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fbe:	fab3 f383 	clz	r3, r3
  400fc2:	095b      	lsrs	r3, r3, #5
  400fc4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400fc6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400fc8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fcc:	2200      	movs	r2, #0
  400fce:	4b13      	ldr	r3, [pc, #76]	; (40101c <Reset_Handler+0xb8>)
  400fd0:	701a      	strb	r2, [r3, #0]
	return flags;
  400fd2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400fd4:	4a12      	ldr	r2, [pc, #72]	; (401020 <Reset_Handler+0xbc>)
  400fd6:	6813      	ldr	r3, [r2, #0]
  400fd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400fdc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400fde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400fe2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400fe6:	b129      	cbz	r1, 400ff4 <Reset_Handler+0x90>
		cpu_irq_enable();
  400fe8:	2201      	movs	r2, #1
  400fea:	4b0c      	ldr	r3, [pc, #48]	; (40101c <Reset_Handler+0xb8>)
  400fec:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400fee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400ff2:	b662      	cpsie	i
        __libc_init_array();
  400ff4:	4b0b      	ldr	r3, [pc, #44]	; (401024 <Reset_Handler+0xc0>)
  400ff6:	4798      	blx	r3
        main();
  400ff8:	4b0b      	ldr	r3, [pc, #44]	; (401028 <Reset_Handler+0xc4>)
  400ffa:	4798      	blx	r3
  400ffc:	e7fe      	b.n	400ffc <Reset_Handler+0x98>
  400ffe:	bf00      	nop
  401000:	20400000 	.word	0x20400000
  401004:	00406d0c 	.word	0x00406d0c
  401008:	204009d8 	.word	0x204009d8
  40100c:	20400e3c 	.word	0x20400e3c
  401010:	204009d8 	.word	0x204009d8
  401014:	e000ed00 	.word	0xe000ed00
  401018:	00400000 	.word	0x00400000
  40101c:	20400018 	.word	0x20400018
  401020:	e000ed88 	.word	0xe000ed88
  401024:	00402289 	.word	0x00402289
  401028:	00401501 	.word	0x00401501

0040102c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40102c:	4b3b      	ldr	r3, [pc, #236]	; (40111c <SystemCoreClockUpdate+0xf0>)
  40102e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401030:	f003 0303 	and.w	r3, r3, #3
  401034:	2b01      	cmp	r3, #1
  401036:	d01d      	beq.n	401074 <SystemCoreClockUpdate+0x48>
  401038:	b183      	cbz	r3, 40105c <SystemCoreClockUpdate+0x30>
  40103a:	2b02      	cmp	r3, #2
  40103c:	d036      	beq.n	4010ac <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40103e:	4b37      	ldr	r3, [pc, #220]	; (40111c <SystemCoreClockUpdate+0xf0>)
  401040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401042:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401046:	2b70      	cmp	r3, #112	; 0x70
  401048:	d05f      	beq.n	40110a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40104a:	4b34      	ldr	r3, [pc, #208]	; (40111c <SystemCoreClockUpdate+0xf0>)
  40104c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40104e:	4934      	ldr	r1, [pc, #208]	; (401120 <SystemCoreClockUpdate+0xf4>)
  401050:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401054:	680b      	ldr	r3, [r1, #0]
  401056:	40d3      	lsrs	r3, r2
  401058:	600b      	str	r3, [r1, #0]
  40105a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40105c:	4b31      	ldr	r3, [pc, #196]	; (401124 <SystemCoreClockUpdate+0xf8>)
  40105e:	695b      	ldr	r3, [r3, #20]
  401060:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401064:	bf14      	ite	ne
  401066:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40106a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40106e:	4b2c      	ldr	r3, [pc, #176]	; (401120 <SystemCoreClockUpdate+0xf4>)
  401070:	601a      	str	r2, [r3, #0]
  401072:	e7e4      	b.n	40103e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401074:	4b29      	ldr	r3, [pc, #164]	; (40111c <SystemCoreClockUpdate+0xf0>)
  401076:	6a1b      	ldr	r3, [r3, #32]
  401078:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40107c:	d003      	beq.n	401086 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40107e:	4a2a      	ldr	r2, [pc, #168]	; (401128 <SystemCoreClockUpdate+0xfc>)
  401080:	4b27      	ldr	r3, [pc, #156]	; (401120 <SystemCoreClockUpdate+0xf4>)
  401082:	601a      	str	r2, [r3, #0]
  401084:	e7db      	b.n	40103e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401086:	4a29      	ldr	r2, [pc, #164]	; (40112c <SystemCoreClockUpdate+0x100>)
  401088:	4b25      	ldr	r3, [pc, #148]	; (401120 <SystemCoreClockUpdate+0xf4>)
  40108a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40108c:	4b23      	ldr	r3, [pc, #140]	; (40111c <SystemCoreClockUpdate+0xf0>)
  40108e:	6a1b      	ldr	r3, [r3, #32]
  401090:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401094:	2b10      	cmp	r3, #16
  401096:	d005      	beq.n	4010a4 <SystemCoreClockUpdate+0x78>
  401098:	2b20      	cmp	r3, #32
  40109a:	d1d0      	bne.n	40103e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40109c:	4a22      	ldr	r2, [pc, #136]	; (401128 <SystemCoreClockUpdate+0xfc>)
  40109e:	4b20      	ldr	r3, [pc, #128]	; (401120 <SystemCoreClockUpdate+0xf4>)
  4010a0:	601a      	str	r2, [r3, #0]
          break;
  4010a2:	e7cc      	b.n	40103e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4010a4:	4a22      	ldr	r2, [pc, #136]	; (401130 <SystemCoreClockUpdate+0x104>)
  4010a6:	4b1e      	ldr	r3, [pc, #120]	; (401120 <SystemCoreClockUpdate+0xf4>)
  4010a8:	601a      	str	r2, [r3, #0]
          break;
  4010aa:	e7c8      	b.n	40103e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010ac:	4b1b      	ldr	r3, [pc, #108]	; (40111c <SystemCoreClockUpdate+0xf0>)
  4010ae:	6a1b      	ldr	r3, [r3, #32]
  4010b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010b4:	d016      	beq.n	4010e4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4010b6:	4a1c      	ldr	r2, [pc, #112]	; (401128 <SystemCoreClockUpdate+0xfc>)
  4010b8:	4b19      	ldr	r3, [pc, #100]	; (401120 <SystemCoreClockUpdate+0xf4>)
  4010ba:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4010bc:	4b17      	ldr	r3, [pc, #92]	; (40111c <SystemCoreClockUpdate+0xf0>)
  4010be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010c0:	f003 0303 	and.w	r3, r3, #3
  4010c4:	2b02      	cmp	r3, #2
  4010c6:	d1ba      	bne.n	40103e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010c8:	4a14      	ldr	r2, [pc, #80]	; (40111c <SystemCoreClockUpdate+0xf0>)
  4010ca:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010cc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4010ce:	4814      	ldr	r0, [pc, #80]	; (401120 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4010d0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4010d4:	6803      	ldr	r3, [r0, #0]
  4010d6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010da:	b2d2      	uxtb	r2, r2
  4010dc:	fbb3 f3f2 	udiv	r3, r3, r2
  4010e0:	6003      	str	r3, [r0, #0]
  4010e2:	e7ac      	b.n	40103e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010e4:	4a11      	ldr	r2, [pc, #68]	; (40112c <SystemCoreClockUpdate+0x100>)
  4010e6:	4b0e      	ldr	r3, [pc, #56]	; (401120 <SystemCoreClockUpdate+0xf4>)
  4010e8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010ea:	4b0c      	ldr	r3, [pc, #48]	; (40111c <SystemCoreClockUpdate+0xf0>)
  4010ec:	6a1b      	ldr	r3, [r3, #32]
  4010ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010f2:	2b10      	cmp	r3, #16
  4010f4:	d005      	beq.n	401102 <SystemCoreClockUpdate+0xd6>
  4010f6:	2b20      	cmp	r3, #32
  4010f8:	d1e0      	bne.n	4010bc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4010fa:	4a0b      	ldr	r2, [pc, #44]	; (401128 <SystemCoreClockUpdate+0xfc>)
  4010fc:	4b08      	ldr	r3, [pc, #32]	; (401120 <SystemCoreClockUpdate+0xf4>)
  4010fe:	601a      	str	r2, [r3, #0]
          break;
  401100:	e7dc      	b.n	4010bc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401102:	4a0b      	ldr	r2, [pc, #44]	; (401130 <SystemCoreClockUpdate+0x104>)
  401104:	4b06      	ldr	r3, [pc, #24]	; (401120 <SystemCoreClockUpdate+0xf4>)
  401106:	601a      	str	r2, [r3, #0]
          break;
  401108:	e7d8      	b.n	4010bc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40110a:	4a05      	ldr	r2, [pc, #20]	; (401120 <SystemCoreClockUpdate+0xf4>)
  40110c:	6813      	ldr	r3, [r2, #0]
  40110e:	4909      	ldr	r1, [pc, #36]	; (401134 <SystemCoreClockUpdate+0x108>)
  401110:	fba1 1303 	umull	r1, r3, r1, r3
  401114:	085b      	lsrs	r3, r3, #1
  401116:	6013      	str	r3, [r2, #0]
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	400e0600 	.word	0x400e0600
  401120:	2040001c 	.word	0x2040001c
  401124:	400e1810 	.word	0x400e1810
  401128:	00b71b00 	.word	0x00b71b00
  40112c:	003d0900 	.word	0x003d0900
  401130:	007a1200 	.word	0x007a1200
  401134:	aaaaaaab 	.word	0xaaaaaaab

00401138 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401138:	4b16      	ldr	r3, [pc, #88]	; (401194 <system_init_flash+0x5c>)
  40113a:	4298      	cmp	r0, r3
  40113c:	d913      	bls.n	401166 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40113e:	4b16      	ldr	r3, [pc, #88]	; (401198 <system_init_flash+0x60>)
  401140:	4298      	cmp	r0, r3
  401142:	d915      	bls.n	401170 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401144:	4b15      	ldr	r3, [pc, #84]	; (40119c <system_init_flash+0x64>)
  401146:	4298      	cmp	r0, r3
  401148:	d916      	bls.n	401178 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40114a:	4b15      	ldr	r3, [pc, #84]	; (4011a0 <system_init_flash+0x68>)
  40114c:	4298      	cmp	r0, r3
  40114e:	d917      	bls.n	401180 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401150:	4b14      	ldr	r3, [pc, #80]	; (4011a4 <system_init_flash+0x6c>)
  401152:	4298      	cmp	r0, r3
  401154:	d918      	bls.n	401188 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401156:	4b14      	ldr	r3, [pc, #80]	; (4011a8 <system_init_flash+0x70>)
  401158:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40115a:	bf94      	ite	ls
  40115c:	4a13      	ldrls	r2, [pc, #76]	; (4011ac <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40115e:	4a14      	ldrhi	r2, [pc, #80]	; (4011b0 <system_init_flash+0x78>)
  401160:	4b14      	ldr	r3, [pc, #80]	; (4011b4 <system_init_flash+0x7c>)
  401162:	601a      	str	r2, [r3, #0]
  401164:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401166:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40116a:	4b12      	ldr	r3, [pc, #72]	; (4011b4 <system_init_flash+0x7c>)
  40116c:	601a      	str	r2, [r3, #0]
  40116e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401170:	4a11      	ldr	r2, [pc, #68]	; (4011b8 <system_init_flash+0x80>)
  401172:	4b10      	ldr	r3, [pc, #64]	; (4011b4 <system_init_flash+0x7c>)
  401174:	601a      	str	r2, [r3, #0]
  401176:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401178:	4a10      	ldr	r2, [pc, #64]	; (4011bc <system_init_flash+0x84>)
  40117a:	4b0e      	ldr	r3, [pc, #56]	; (4011b4 <system_init_flash+0x7c>)
  40117c:	601a      	str	r2, [r3, #0]
  40117e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401180:	4a0f      	ldr	r2, [pc, #60]	; (4011c0 <system_init_flash+0x88>)
  401182:	4b0c      	ldr	r3, [pc, #48]	; (4011b4 <system_init_flash+0x7c>)
  401184:	601a      	str	r2, [r3, #0]
  401186:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401188:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40118c:	4b09      	ldr	r3, [pc, #36]	; (4011b4 <system_init_flash+0x7c>)
  40118e:	601a      	str	r2, [r3, #0]
  401190:	4770      	bx	lr
  401192:	bf00      	nop
  401194:	015ef3bf 	.word	0x015ef3bf
  401198:	02bde77f 	.word	0x02bde77f
  40119c:	041cdb3f 	.word	0x041cdb3f
  4011a0:	057bceff 	.word	0x057bceff
  4011a4:	06dac2bf 	.word	0x06dac2bf
  4011a8:	0839b67f 	.word	0x0839b67f
  4011ac:	04000500 	.word	0x04000500
  4011b0:	04000600 	.word	0x04000600
  4011b4:	400e0c00 	.word	0x400e0c00
  4011b8:	04000100 	.word	0x04000100
  4011bc:	04000200 	.word	0x04000200
  4011c0:	04000300 	.word	0x04000300

004011c4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4011c4:	4b0a      	ldr	r3, [pc, #40]	; (4011f0 <_sbrk+0x2c>)
  4011c6:	681b      	ldr	r3, [r3, #0]
  4011c8:	b153      	cbz	r3, 4011e0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4011ca:	4b09      	ldr	r3, [pc, #36]	; (4011f0 <_sbrk+0x2c>)
  4011cc:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4011ce:	181a      	adds	r2, r3, r0
  4011d0:	4908      	ldr	r1, [pc, #32]	; (4011f4 <_sbrk+0x30>)
  4011d2:	4291      	cmp	r1, r2
  4011d4:	db08      	blt.n	4011e8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4011d6:	4610      	mov	r0, r2
  4011d8:	4a05      	ldr	r2, [pc, #20]	; (4011f0 <_sbrk+0x2c>)
  4011da:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4011dc:	4618      	mov	r0, r3
  4011de:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4011e0:	4a05      	ldr	r2, [pc, #20]	; (4011f8 <_sbrk+0x34>)
  4011e2:	4b03      	ldr	r3, [pc, #12]	; (4011f0 <_sbrk+0x2c>)
  4011e4:	601a      	str	r2, [r3, #0]
  4011e6:	e7f0      	b.n	4011ca <_sbrk+0x6>
		return (caddr_t) -1;	
  4011e8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	20400c70 	.word	0x20400c70
  4011f4:	2045fffc 	.word	0x2045fffc
  4011f8:	20403040 	.word	0x20403040

004011fc <echo_callback>:

volatile double dist = 0;
char str[300];


void echo_callback(void){
  4011fc:	b530      	push	{r4, r5, lr}
  4011fe:	b083      	sub	sp, #12
	//if (!pio_get(ECHO_PI, PIO_INPUT, ECHO_PI_IDX_MASK)) {
		
	if (!echo_flag) {
  401200:	2200      	movs	r2, #0
  401202:	2300      	movs	r3, #0
  401204:	4921      	ldr	r1, [pc, #132]	; (40128c <echo_callback+0x90>)
  401206:	e9d1 0100 	ldrd	r0, r1, [r1]
  40120a:	4c21      	ldr	r4, [pc, #132]	; (401290 <echo_callback+0x94>)
  40120c:	47a0      	blx	r4
  40120e:	b970      	cbnz	r0, 40122e <echo_callback+0x32>
		echo_flag = 1;
		
	} 
	
	else {
		echo_flag = 0;
  401210:	2000      	movs	r0, #0
  401212:	2100      	movs	r1, #0
  401214:	4b1d      	ldr	r3, [pc, #116]	; (40128c <echo_callback+0x90>)
  401216:	e9c3 0100 	strd	r0, r1, [r3]
		
		tempo = rtt_read_timer_value(RTT);
  40121a:	481e      	ldr	r0, [pc, #120]	; (401294 <echo_callback+0x98>)
  40121c:	4b1e      	ldr	r3, [pc, #120]	; (401298 <echo_callback+0x9c>)
  40121e:	4798      	blx	r3
  401220:	4b1e      	ldr	r3, [pc, #120]	; (40129c <echo_callback+0xa0>)
  401222:	4798      	blx	r3
  401224:	4b1e      	ldr	r3, [pc, #120]	; (4012a0 <echo_callback+0xa4>)
  401226:	e9c3 0100 	strd	r0, r1, [r3]
		
		//	'apin_toggle(LED_PI3, LED_PI3_IDX_MASK);
		//delay_ms(300);
		//pin_toggle(LED_PI3, LED_PI3_IDX_MASK);
	}
}
  40122a:	b003      	add	sp, #12
  40122c:	bd30      	pop	{r4, r5, pc}
		RTT_init(freq, 0, 0);	
  40122e:	4b1d      	ldr	r3, [pc, #116]	; (4012a4 <echo_callback+0xa8>)
  401230:	e9d3 0100 	ldrd	r0, r1, [r3]
  401234:	4b1c      	ldr	r3, [pc, #112]	; (4012a8 <echo_callback+0xac>)
  401236:	4798      	blx	r3
uint32_t current_year, current_month, current_day, current_week;


static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  401238:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 4012ac <echo_callback+0xb0>
  40123c:	ee06 0a90 	vmov	s13, r0
  401240:	eec7 7a26 	vdiv.f32	s15, s14, s13
  401244:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401248:	edcd 7a01 	vstr	s15, [sp, #4]
  40124c:	f8bd 5004 	ldrh.w	r5, [sp, #4]
	
	rtt_sel_source(RTT, false);
  401250:	4c10      	ldr	r4, [pc, #64]	; (401294 <echo_callback+0x98>)
  401252:	2100      	movs	r1, #0
  401254:	4620      	mov	r0, r4
  401256:	4b16      	ldr	r3, [pc, #88]	; (4012b0 <echo_callback+0xb4>)
  401258:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40125a:	4629      	mov	r1, r5
  40125c:	4620      	mov	r0, r4
  40125e:	4b15      	ldr	r3, [pc, #84]	; (4012b4 <echo_callback+0xb8>)
  401260:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401262:	4b15      	ldr	r3, [pc, #84]	; (4012b8 <echo_callback+0xbc>)
  401264:	2208      	movs	r2, #8
  401266:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40126a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40126e:	2180      	movs	r1, #128	; 0x80
  401270:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401274:	601a      	str	r2, [r3, #0]

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  401276:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  40127a:	4620      	mov	r0, r4
  40127c:	4b0f      	ldr	r3, [pc, #60]	; (4012bc <echo_callback+0xc0>)
  40127e:	4798      	blx	r3
		echo_flag = 1;
  401280:	2000      	movs	r0, #0
  401282:	490f      	ldr	r1, [pc, #60]	; (4012c0 <echo_callback+0xc4>)
  401284:	4b01      	ldr	r3, [pc, #4]	; (40128c <echo_callback+0x90>)
  401286:	e9c3 0100 	strd	r0, r1, [r3]
  40128a:	e7ce      	b.n	40122a <echo_callback+0x2e>
  40128c:	20400c78 	.word	0x20400c78
  401290:	00401e75 	.word	0x00401e75
  401294:	400e1830 	.word	0x400e1830
  401298:	00400209 	.word	0x00400209
  40129c:	004018b9 	.word	0x004018b9
  4012a0:	20400c88 	.word	0x20400c88
  4012a4:	20400020 	.word	0x20400020
  4012a8:	00401ed9 	.word	0x00401ed9
  4012ac:	47000000 	.word	0x47000000
  4012b0:	004001c9 	.word	0x004001c9
  4012b4:	004001b5 	.word	0x004001b5
  4012b8:	e000e100 	.word	0xe000e100
  4012bc:	004001f5 	.word	0x004001f5
  4012c0:	3ff00000 	.word	0x3ff00000

004012c4 <oled_init>:
#define BUT_PI3			  PIOA
#define BUT_PI3_ID        ID_PIOA
#define BUT_PI3_IDX	      19
#define BUT_PI3_IDX_MASK (1u << BUT_PI3_IDX) // esse j est pronto.

void oled_init(void) {
  4012c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4012c8:	b082      	sub	sp, #8
	
	pmc_enable_periph_clk(LED_PI1_ID);
  4012ca:	200a      	movs	r0, #10
  4012cc:	4d2d      	ldr	r5, [pc, #180]	; (401384 <oled_init+0xc0>)
  4012ce:	47a8      	blx	r5
	//Inicializa LED1 como sada
	pio_set_output(LED_PI1, LED_PI1_IDX_MASK, 0, 0, 0);
  4012d0:	4e2d      	ldr	r6, [pc, #180]	; (401388 <oled_init+0xc4>)
  4012d2:	2400      	movs	r4, #0
  4012d4:	9400      	str	r4, [sp, #0]
  4012d6:	4623      	mov	r3, r4
  4012d8:	4622      	mov	r2, r4
  4012da:	2101      	movs	r1, #1
  4012dc:	4630      	mov	r0, r6
  4012de:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401394 <oled_init+0xd0>
  4012e2:	47c0      	blx	r8
	
	pmc_enable_periph_clk(LED_PI2_ID);
  4012e4:	200c      	movs	r0, #12
  4012e6:	47a8      	blx	r5
	//Inicializa LED2 como sada
	pio_set_output(LED_PI2, LED_PI2_IDX_MASK, 0, 0, 0);
  4012e8:	4f28      	ldr	r7, [pc, #160]	; (40138c <oled_init+0xc8>)
  4012ea:	9400      	str	r4, [sp, #0]
  4012ec:	4623      	mov	r3, r4
  4012ee:	4622      	mov	r2, r4
  4012f0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4012f4:	4638      	mov	r0, r7
  4012f6:	47c0      	blx	r8
	
	pmc_enable_periph_clk(LED_PI1_ID);
  4012f8:	200a      	movs	r0, #10
  4012fa:	47a8      	blx	r5
	//Inicializa LED1 como sada
	pio_set_output(LED_PI3, LED_PI3_IDX_MASK, 0, 0, 0);
  4012fc:	9400      	str	r4, [sp, #0]
  4012fe:	4623      	mov	r3, r4
  401300:	4622      	mov	r2, r4
  401302:	2104      	movs	r1, #4
  401304:	4822      	ldr	r0, [pc, #136]	; (401390 <oled_init+0xcc>)
  401306:	47c0      	blx	r8
	
	// Inicializa PIO do BOTAO 1
	pmc_enable_periph_clk(BUT_PI1_ID);
  401308:	2010      	movs	r0, #16
  40130a:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI1,BUT_PI1_IDX_MASK,PIO_DEFAULT);
  40130c:	f8df 8088 	ldr.w	r8, [pc, #136]	; 401398 <oled_init+0xd4>
  401310:	4622      	mov	r2, r4
  401312:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401316:	4640      	mov	r0, r8
  401318:	f8df a080 	ldr.w	sl, [pc, #128]	; 40139c <oled_init+0xd8>
  40131c:	47d0      	blx	sl
	pio_pull_up(BUT_PI1,BUT_PI1_IDX_MASK,1);
  40131e:	2201      	movs	r2, #1
  401320:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401324:	4640      	mov	r0, r8
  401326:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4013a0 <oled_init+0xdc>
  40132a:	47c8      	blx	r9
	pio_set_debounce_filter(BUT_PI1, BUT_PI1_IDX_MASK, 60);
  40132c:	223c      	movs	r2, #60	; 0x3c
  40132e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401332:	4640      	mov	r0, r8
  401334:	f8df 806c 	ldr.w	r8, [pc, #108]	; 4013a4 <oled_init+0xe0>
  401338:	47c0      	blx	r8
	
	// Inicializa PIO do BOTAO 2
	pmc_enable_periph_clk(BUT_PI2_ID);
  40133a:	200c      	movs	r0, #12
  40133c:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI2,BUT_PI2_IDX_MASK,PIO_DEFAULT);
  40133e:	4622      	mov	r2, r4
  401340:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401344:	4638      	mov	r0, r7
  401346:	47d0      	blx	sl
	pio_pull_up(BUT_PI2,BUT_PI2_IDX_MASK,1);
  401348:	2201      	movs	r2, #1
  40134a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40134e:	4638      	mov	r0, r7
  401350:	47c8      	blx	r9
	pio_set_debounce_filter(BUT_PI2, BUT_PI2_IDX_MASK, 60);
  401352:	223c      	movs	r2, #60	; 0x3c
  401354:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401358:	4638      	mov	r0, r7
  40135a:	47c0      	blx	r8
	
	// Inicializa PIO do BOTAO 2
	pmc_enable_periph_clk(BUT_PI3_ID);
  40135c:	200a      	movs	r0, #10
  40135e:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI3,BUT_PI3_IDX_MASK,PIO_DEFAULT);
  401360:	4622      	mov	r2, r4
  401362:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401366:	4630      	mov	r0, r6
  401368:	47d0      	blx	sl
	pio_pull_up(BUT_PI3,BUT_PI3_IDX_MASK,1);
  40136a:	2201      	movs	r2, #1
  40136c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401370:	4630      	mov	r0, r6
  401372:	47c8      	blx	r9
	pio_set_debounce_filter(BUT_PI3, BUT_PI3_IDX_MASK, 60);
  401374:	223c      	movs	r2, #60	; 0x3c
  401376:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40137a:	4630      	mov	r0, r6
  40137c:	47c0      	blx	r8
	
}
  40137e:	b002      	add	sp, #8
  401380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401384:	00400f0d 	.word	0x00400f0d
  401388:	400e0e00 	.word	0x400e0e00
  40138c:	400e1200 	.word	0x400e1200
  401390:	400e1000 	.word	0x400e1000
  401394:	00400bc3 	.word	0x00400bc3
  401398:	400e1400 	.word	0x400e1400
  40139c:	00400b8d 	.word	0x00400b8d
  4013a0:	00400ab5 	.word	0x00400ab5
  4013a4:	00400abf 	.word	0x00400abf

004013a8 <pin_toggle>:


void pin_toggle(Pio *pio, uint32_t mask) {
  4013a8:	b538      	push	{r3, r4, r5, lr}
  4013aa:	4604      	mov	r4, r0
  4013ac:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  4013ae:	4b06      	ldr	r3, [pc, #24]	; (4013c8 <pin_toggle+0x20>)
  4013b0:	4798      	blx	r3
  4013b2:	b920      	cbnz	r0, 4013be <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  4013b4:	4629      	mov	r1, r5
  4013b6:	4620      	mov	r0, r4
  4013b8:	4b04      	ldr	r3, [pc, #16]	; (4013cc <pin_toggle+0x24>)
  4013ba:	4798      	blx	r3
  4013bc:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  4013be:	4629      	mov	r1, r5
  4013c0:	4620      	mov	r0, r4
  4013c2:	4b03      	ldr	r3, [pc, #12]	; (4013d0 <pin_toggle+0x28>)
  4013c4:	4798      	blx	r3
  4013c6:	bd38      	pop	{r3, r4, r5, pc}
  4013c8:	00400c7d 	.word	0x00400c7d
  4013cc:	00400ad9 	.word	0x00400ad9
  4013d0:	00400add 	.word	0x00400add

004013d4 <RTT_Handler>:
	
}

void RTT_Handler(void) {
  4013d4:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  4013d6:	4808      	ldr	r0, [pc, #32]	; (4013f8 <RTT_Handler+0x24>)
  4013d8:	4b08      	ldr	r3, [pc, #32]	; (4013fc <RTT_Handler+0x28>)
  4013da:	4798      	blx	r3

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  4013dc:	f010 0f02 	tst.w	r0, #2
  4013e0:	d008      	beq.n	4013f4 <RTT_Handler+0x20>
		//pin_toggle(LED_PI2, LED_PI2_IDX_MASK);    // BLINK Led
		tempo_rtt+=1;
  4013e2:	4c07      	ldr	r4, [pc, #28]	; (401400 <RTT_Handler+0x2c>)
  4013e4:	2200      	movs	r2, #0
  4013e6:	4b07      	ldr	r3, [pc, #28]	; (401404 <RTT_Handler+0x30>)
  4013e8:	e9d4 0100 	ldrd	r0, r1, [r4]
  4013ec:	4d06      	ldr	r5, [pc, #24]	; (401408 <RTT_Handler+0x34>)
  4013ee:	47a8      	blx	r5
  4013f0:	e9c4 0100 	strd	r0, r1, [r4]
  4013f4:	bd38      	pop	{r3, r4, r5, pc}
  4013f6:	bf00      	nop
  4013f8:	400e1830 	.word	0x400e1830
  4013fc:	0040021d 	.word	0x0040021d
  401400:	20400c90 	.word	0x20400c90
  401404:	3ff00000 	.word	0x3ff00000
  401408:	00401641 	.word	0x00401641

0040140c <RTC_Handler>:
	}
}

void RTC_Handler(void) {
  40140c:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  40140e:	480f      	ldr	r0, [pc, #60]	; (40144c <RTC_Handler+0x40>)
  401410:	4b0f      	ldr	r3, [pc, #60]	; (401450 <RTC_Handler+0x44>)
  401412:	4798      	blx	r3
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
		// o cdigo para irq de segundo vem aqui
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401414:	f010 0f02 	tst.w	r0, #2
  401418:	d002      	beq.n	401420 <RTC_Handler+0x14>
		// o cdigo para irq de alame vem aqui
		flag_rtc_alarm = 1;
  40141a:	2201      	movs	r2, #1
  40141c:	4b0d      	ldr	r3, [pc, #52]	; (401454 <RTC_Handler+0x48>)
  40141e:	701a      	strb	r2, [r3, #0]
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401420:	4d0a      	ldr	r5, [pc, #40]	; (40144c <RTC_Handler+0x40>)
  401422:	2104      	movs	r1, #4
  401424:	4628      	mov	r0, r5
  401426:	4c0c      	ldr	r4, [pc, #48]	; (401458 <RTC_Handler+0x4c>)
  401428:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  40142a:	2102      	movs	r1, #2
  40142c:	4628      	mov	r0, r5
  40142e:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401430:	2101      	movs	r1, #1
  401432:	4628      	mov	r0, r5
  401434:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401436:	2108      	movs	r1, #8
  401438:	4628      	mov	r0, r5
  40143a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  40143c:	2110      	movs	r1, #16
  40143e:	4628      	mov	r0, r5
  401440:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  401442:	2120      	movs	r1, #32
  401444:	4628      	mov	r0, r5
  401446:	47a0      	blx	r4
  401448:	bd38      	pop	{r3, r4, r5, pc}
  40144a:	bf00      	nop
  40144c:	400e1860 	.word	0x400e1860
  401450:	004001ad 	.word	0x004001ad
  401454:	20400c80 	.word	0x20400c80
  401458:	004001b1 	.word	0x004001b1

0040145c <init>:

void init(void) {
  40145c:	b530      	push	{r4, r5, lr}
  40145e:	b083      	sub	sp, #12
	//Initialize the board clock
	sysclk_init();
  401460:	4b1a      	ldr	r3, [pc, #104]	; (4014cc <init+0x70>)
  401462:	4798      	blx	r3
	oled_init();
  401464:	4b1a      	ldr	r3, [pc, #104]	; (4014d0 <init+0x74>)
  401466:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401468:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40146c:	4b19      	ldr	r3, [pc, #100]	; (4014d4 <init+0x78>)
  40146e:	605a      	str	r2, [r3, #4]
	
	//Definindo o ECHO PIO como input
	pmc_enable_periph_clk(ECHO_PI_ID);
  401470:	2010      	movs	r0, #16
  401472:	4d19      	ldr	r5, [pc, #100]	; (4014d8 <init+0x7c>)
  401474:	47a8      	blx	r5
	pio_set_input(ECHO_PI,ECHO_PI_IDX_MASK,PIO_DEFAULT);
  401476:	4c19      	ldr	r4, [pc, #100]	; (4014dc <init+0x80>)
  401478:	2200      	movs	r2, #0
  40147a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40147e:	4620      	mov	r0, r4
  401480:	4b17      	ldr	r3, [pc, #92]	; (4014e0 <init+0x84>)
  401482:	4798      	blx	r3
	
	//Definindo o ECHO PIO como output
	pmc_enable_periph_clk(TRIG_PI_ID);
  401484:	200a      	movs	r0, #10
  401486:	47a8      	blx	r5
	pio_configure(TRIG_PI, PIO_OUTPUT_0,TRIG_PI_IDX_MASK, PIO_DEFAULT);
  401488:	2300      	movs	r3, #0
  40148a:	2240      	movs	r2, #64	; 0x40
  40148c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401490:	4814      	ldr	r0, [pc, #80]	; (4014e4 <init+0x88>)
  401492:	4d15      	ldr	r5, [pc, #84]	; (4014e8 <init+0x8c>)
  401494:	47a8      	blx	r5
	
	pio_handler_set(ECHO_PI,
  401496:	4b15      	ldr	r3, [pc, #84]	; (4014ec <init+0x90>)
  401498:	9300      	str	r3, [sp, #0]
  40149a:	2340      	movs	r3, #64	; 0x40
  40149c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4014a0:	2110      	movs	r1, #16
  4014a2:	4620      	mov	r0, r4
  4014a4:	4d12      	ldr	r5, [pc, #72]	; (4014f0 <init+0x94>)
  4014a6:	47a8      	blx	r5
		ECHO_PI_ID,
		ECHO_PI_IDX_MASK,
		PIO_IT_EDGE,
		echo_callback);
		
	pio_enable_interrupt(ECHO_PI, ECHO_PI_IDX_MASK);
  4014a8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4014ac:	4620      	mov	r0, r4
  4014ae:	4b11      	ldr	r3, [pc, #68]	; (4014f4 <init+0x98>)
  4014b0:	4798      	blx	r3
	pio_get_interrupt_status(ECHO_PI);
  4014b2:	4620      	mov	r0, r4
  4014b4:	4b10      	ldr	r3, [pc, #64]	; (4014f8 <init+0x9c>)
  4014b6:	4798      	blx	r3
  4014b8:	4b10      	ldr	r3, [pc, #64]	; (4014fc <init+0xa0>)
  4014ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4014be:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4014c0:	2280      	movs	r2, #128	; 0x80
  4014c2:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	
	NVIC_EnableIRQ(ECHO_PI_ID);
	NVIC_SetPriority(ECHO_PI_ID, 4); // Prioridade 4

}
  4014c6:	b003      	add	sp, #12
  4014c8:	bd30      	pop	{r4, r5, pc}
  4014ca:	bf00      	nop
  4014cc:	00400905 	.word	0x00400905
  4014d0:	004012c5 	.word	0x004012c5
  4014d4:	400e1850 	.word	0x400e1850
  4014d8:	00400f0d 	.word	0x00400f0d
  4014dc:	400e1400 	.word	0x400e1400
  4014e0:	00400b8d 	.word	0x00400b8d
  4014e4:	400e0e00 	.word	0x400e0e00
  4014e8:	00400bed 	.word	0x00400bed
  4014ec:	004011fd 	.word	0x004011fd
  4014f0:	00400d19 	.word	0x00400d19
  4014f4:	00400cbb 	.word	0x00400cbb
  4014f8:	00400cbf 	.word	0x00400cbf
  4014fc:	e000e100 	.word	0xe000e100

00401500 <main>:

int main (void)
{
  401500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	board_init();
  401504:	4b2f      	ldr	r3, [pc, #188]	; (4015c4 <main+0xc4>)
  401506:	4798      	blx	r3
	sysclk_init();
  401508:	4b2f      	ldr	r3, [pc, #188]	; (4015c8 <main+0xc8>)
  40150a:	4798      	blx	r3
	init();
  40150c:	4b2f      	ldr	r3, [pc, #188]	; (4015cc <main+0xcc>)
  40150e:	4798      	blx	r3
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  401510:	4b2f      	ldr	r3, [pc, #188]	; (4015d0 <main+0xd0>)
  401512:	4798      	blx	r3
	gfx_mono_draw_string("Aguardando", 0,16, &sysfont);
  401514:	4b2f      	ldr	r3, [pc, #188]	; (4015d4 <main+0xd4>)
  401516:	2210      	movs	r2, #16
  401518:	2100      	movs	r1, #0
  40151a:	482f      	ldr	r0, [pc, #188]	; (4015d8 <main+0xd8>)
  40151c:	4c2f      	ldr	r4, [pc, #188]	; (4015dc <main+0xdc>)
  40151e:	47a0      	blx	r4
  /* Insert application code here, after the board has been initialized. */
	while(1) {
			
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
					
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  401520:	4d2f      	ldr	r5, [pc, #188]	; (4015e0 <main+0xe0>)
					delay_ms(300);
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
				}
			
			
			if (tempo != 0) {
  401522:	4e30      	ldr	r6, [pc, #192]	; (4015e4 <main+0xe4>)
  401524:	e046      	b.n	4015b4 <main+0xb4>
  401526:	2200      	movs	r2, #0
  401528:	2300      	movs	r3, #0
  40152a:	e9d6 0100 	ldrd	r0, r1, [r6]
  40152e:	4c2e      	ldr	r4, [pc, #184]	; (4015e8 <main+0xe8>)
  401530:	47a0      	blx	r4
  401532:	b1e8      	cbz	r0, 401570 <main+0x70>
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
  401534:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401538:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40153c:	4640      	mov	r0, r8
  40153e:	47b8      	blx	r7
  401540:	2800      	cmp	r0, #0
  401542:	d1f0      	bne.n	401526 <main+0x26>
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  401544:	2140      	movs	r1, #64	; 0x40
  401546:	4628      	mov	r0, r5
  401548:	47d0      	blx	sl
					delay_us(10);
  40154a:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40154e:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 401624 <main+0x124>
  401552:	47d8      	blx	fp
					pio_clear(TRIG_PI,TRIG_PI_IDX_MASK);
  401554:	2140      	movs	r1, #64	; 0x40
  401556:	4628      	mov	r0, r5
  401558:	4b24      	ldr	r3, [pc, #144]	; (4015ec <main+0xec>)
  40155a:	4798      	blx	r3
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  40155c:	2101      	movs	r1, #1
  40155e:	4628      	mov	r0, r5
  401560:	4c23      	ldr	r4, [pc, #140]	; (4015f0 <main+0xf0>)
  401562:	47a0      	blx	r4
					delay_ms(300);
  401564:	4648      	mov	r0, r9
  401566:	47d8      	blx	fp
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  401568:	2101      	movs	r1, #1
  40156a:	4628      	mov	r0, r5
  40156c:	47a0      	blx	r4
  40156e:	e7da      	b.n	401526 <main+0x26>
				
				double  tempo_real= (float) tempo/freq;
  401570:	e9d6 0100 	ldrd	r0, r1, [r6]
  401574:	4b1f      	ldr	r3, [pc, #124]	; (4015f4 <main+0xf4>)
  401576:	4798      	blx	r3
  401578:	4b1f      	ldr	r3, [pc, #124]	; (4015f8 <main+0xf8>)
  40157a:	4798      	blx	r3
  40157c:	4b1f      	ldr	r3, [pc, #124]	; (4015fc <main+0xfc>)
  40157e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401582:	4c1f      	ldr	r4, [pc, #124]	; (401600 <main+0x100>)
  401584:	47a0      	blx	r4
				double distancia_cm = (340*tempo_real*100.0)/2.0;
  401586:	4c1f      	ldr	r4, [pc, #124]	; (401604 <main+0x104>)
  401588:	2200      	movs	r2, #0
  40158a:	4b1f      	ldr	r3, [pc, #124]	; (401608 <main+0x108>)
  40158c:	47a0      	blx	r4
  40158e:	2200      	movs	r2, #0
  401590:	4b1e      	ldr	r3, [pc, #120]	; (40160c <main+0x10c>)
  401592:	47a0      	blx	r4
  401594:	2200      	movs	r2, #0
  401596:	4b1e      	ldr	r3, [pc, #120]	; (401610 <main+0x110>)
  401598:	47a0      	blx	r4
				
				sprintf(str, "%lf", distancia_cm);
  40159a:	4c1e      	ldr	r4, [pc, #120]	; (401614 <main+0x114>)
  40159c:	4602      	mov	r2, r0
  40159e:	460b      	mov	r3, r1
  4015a0:	491d      	ldr	r1, [pc, #116]	; (401618 <main+0x118>)
  4015a2:	4620      	mov	r0, r4
  4015a4:	4f1d      	ldr	r7, [pc, #116]	; (40161c <main+0x11c>)
  4015a6:	47b8      	blx	r7
				gfx_mono_draw_string(str, 0,16, &sysfont);
  4015a8:	4b0a      	ldr	r3, [pc, #40]	; (4015d4 <main+0xd4>)
  4015aa:	2210      	movs	r2, #16
  4015ac:	2100      	movs	r1, #0
  4015ae:	4620      	mov	r0, r4
  4015b0:	4c0a      	ldr	r4, [pc, #40]	; (4015dc <main+0xdc>)
  4015b2:	47a0      	blx	r4
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
  4015b4:	f8df 8070 	ldr.w	r8, [pc, #112]	; 401628 <main+0x128>
  4015b8:	4f19      	ldr	r7, [pc, #100]	; (401620 <main+0x120>)
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  4015ba:	f8df a070 	ldr.w	sl, [pc, #112]	; 40162c <main+0x12c>
					delay_ms(300);
  4015be:	f8df 9070 	ldr.w	r9, [pc, #112]	; 401630 <main+0x130>
  4015c2:	e7b7      	b.n	401534 <main+0x34>
  4015c4:	00400975 	.word	0x00400975
  4015c8:	00400905 	.word	0x00400905
  4015cc:	0040145d 	.word	0x0040145d
  4015d0:	004005e5 	.word	0x004005e5
  4015d4:	2040000c 	.word	0x2040000c
  4015d8:	00406a48 	.word	0x00406a48
  4015dc:	0040054d 	.word	0x0040054d
  4015e0:	400e0e00 	.word	0x400e0e00
  4015e4:	20400c88 	.word	0x20400c88
  4015e8:	00401e75 	.word	0x00401e75
  4015ec:	00400add 	.word	0x00400add
  4015f0:	004013a9 	.word	0x004013a9
  4015f4:	00401ed9 	.word	0x00401ed9
  4015f8:	004018fd 	.word	0x004018fd
  4015fc:	20400020 	.word	0x20400020
  401600:	00401bf9 	.word	0x00401bf9
  401604:	004019a5 	.word	0x004019a5
  401608:	40754000 	.word	0x40754000
  40160c:	40590000 	.word	0x40590000
  401610:	3fe00000 	.word	0x3fe00000
  401614:	20400ce4 	.word	0x20400ce4
  401618:	00406a54 	.word	0x00406a54
  40161c:	00402375 	.word	0x00402375
  401620:	00400ae1 	.word	0x00400ae1
  401624:	20400001 	.word	0x20400001
  401628:	400e1400 	.word	0x400e1400
  40162c:	00400ad9 	.word	0x00400ad9
  401630:	00e7816d 	.word	0x00e7816d

00401634 <__aeabi_drsub>:
  401634:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401638:	e002      	b.n	401640 <__adddf3>
  40163a:	bf00      	nop

0040163c <__aeabi_dsub>:
  40163c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401640 <__adddf3>:
  401640:	b530      	push	{r4, r5, lr}
  401642:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401646:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40164a:	ea94 0f05 	teq	r4, r5
  40164e:	bf08      	it	eq
  401650:	ea90 0f02 	teqeq	r0, r2
  401654:	bf1f      	itttt	ne
  401656:	ea54 0c00 	orrsne.w	ip, r4, r0
  40165a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40165e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401662:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401666:	f000 80e2 	beq.w	40182e <__adddf3+0x1ee>
  40166a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40166e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401672:	bfb8      	it	lt
  401674:	426d      	neglt	r5, r5
  401676:	dd0c      	ble.n	401692 <__adddf3+0x52>
  401678:	442c      	add	r4, r5
  40167a:	ea80 0202 	eor.w	r2, r0, r2
  40167e:	ea81 0303 	eor.w	r3, r1, r3
  401682:	ea82 0000 	eor.w	r0, r2, r0
  401686:	ea83 0101 	eor.w	r1, r3, r1
  40168a:	ea80 0202 	eor.w	r2, r0, r2
  40168e:	ea81 0303 	eor.w	r3, r1, r3
  401692:	2d36      	cmp	r5, #54	; 0x36
  401694:	bf88      	it	hi
  401696:	bd30      	pophi	{r4, r5, pc}
  401698:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40169c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4016a0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4016a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4016a8:	d002      	beq.n	4016b0 <__adddf3+0x70>
  4016aa:	4240      	negs	r0, r0
  4016ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4016b0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4016b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4016b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4016bc:	d002      	beq.n	4016c4 <__adddf3+0x84>
  4016be:	4252      	negs	r2, r2
  4016c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4016c4:	ea94 0f05 	teq	r4, r5
  4016c8:	f000 80a7 	beq.w	40181a <__adddf3+0x1da>
  4016cc:	f1a4 0401 	sub.w	r4, r4, #1
  4016d0:	f1d5 0e20 	rsbs	lr, r5, #32
  4016d4:	db0d      	blt.n	4016f2 <__adddf3+0xb2>
  4016d6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4016da:	fa22 f205 	lsr.w	r2, r2, r5
  4016de:	1880      	adds	r0, r0, r2
  4016e0:	f141 0100 	adc.w	r1, r1, #0
  4016e4:	fa03 f20e 	lsl.w	r2, r3, lr
  4016e8:	1880      	adds	r0, r0, r2
  4016ea:	fa43 f305 	asr.w	r3, r3, r5
  4016ee:	4159      	adcs	r1, r3
  4016f0:	e00e      	b.n	401710 <__adddf3+0xd0>
  4016f2:	f1a5 0520 	sub.w	r5, r5, #32
  4016f6:	f10e 0e20 	add.w	lr, lr, #32
  4016fa:	2a01      	cmp	r2, #1
  4016fc:	fa03 fc0e 	lsl.w	ip, r3, lr
  401700:	bf28      	it	cs
  401702:	f04c 0c02 	orrcs.w	ip, ip, #2
  401706:	fa43 f305 	asr.w	r3, r3, r5
  40170a:	18c0      	adds	r0, r0, r3
  40170c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401710:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401714:	d507      	bpl.n	401726 <__adddf3+0xe6>
  401716:	f04f 0e00 	mov.w	lr, #0
  40171a:	f1dc 0c00 	rsbs	ip, ip, #0
  40171e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401722:	eb6e 0101 	sbc.w	r1, lr, r1
  401726:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40172a:	d31b      	bcc.n	401764 <__adddf3+0x124>
  40172c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401730:	d30c      	bcc.n	40174c <__adddf3+0x10c>
  401732:	0849      	lsrs	r1, r1, #1
  401734:	ea5f 0030 	movs.w	r0, r0, rrx
  401738:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40173c:	f104 0401 	add.w	r4, r4, #1
  401740:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401744:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401748:	f080 809a 	bcs.w	401880 <__adddf3+0x240>
  40174c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401750:	bf08      	it	eq
  401752:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401756:	f150 0000 	adcs.w	r0, r0, #0
  40175a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40175e:	ea41 0105 	orr.w	r1, r1, r5
  401762:	bd30      	pop	{r4, r5, pc}
  401764:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401768:	4140      	adcs	r0, r0
  40176a:	eb41 0101 	adc.w	r1, r1, r1
  40176e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401772:	f1a4 0401 	sub.w	r4, r4, #1
  401776:	d1e9      	bne.n	40174c <__adddf3+0x10c>
  401778:	f091 0f00 	teq	r1, #0
  40177c:	bf04      	itt	eq
  40177e:	4601      	moveq	r1, r0
  401780:	2000      	moveq	r0, #0
  401782:	fab1 f381 	clz	r3, r1
  401786:	bf08      	it	eq
  401788:	3320      	addeq	r3, #32
  40178a:	f1a3 030b 	sub.w	r3, r3, #11
  40178e:	f1b3 0220 	subs.w	r2, r3, #32
  401792:	da0c      	bge.n	4017ae <__adddf3+0x16e>
  401794:	320c      	adds	r2, #12
  401796:	dd08      	ble.n	4017aa <__adddf3+0x16a>
  401798:	f102 0c14 	add.w	ip, r2, #20
  40179c:	f1c2 020c 	rsb	r2, r2, #12
  4017a0:	fa01 f00c 	lsl.w	r0, r1, ip
  4017a4:	fa21 f102 	lsr.w	r1, r1, r2
  4017a8:	e00c      	b.n	4017c4 <__adddf3+0x184>
  4017aa:	f102 0214 	add.w	r2, r2, #20
  4017ae:	bfd8      	it	le
  4017b0:	f1c2 0c20 	rsble	ip, r2, #32
  4017b4:	fa01 f102 	lsl.w	r1, r1, r2
  4017b8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4017bc:	bfdc      	itt	le
  4017be:	ea41 010c 	orrle.w	r1, r1, ip
  4017c2:	4090      	lslle	r0, r2
  4017c4:	1ae4      	subs	r4, r4, r3
  4017c6:	bfa2      	ittt	ge
  4017c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4017cc:	4329      	orrge	r1, r5
  4017ce:	bd30      	popge	{r4, r5, pc}
  4017d0:	ea6f 0404 	mvn.w	r4, r4
  4017d4:	3c1f      	subs	r4, #31
  4017d6:	da1c      	bge.n	401812 <__adddf3+0x1d2>
  4017d8:	340c      	adds	r4, #12
  4017da:	dc0e      	bgt.n	4017fa <__adddf3+0x1ba>
  4017dc:	f104 0414 	add.w	r4, r4, #20
  4017e0:	f1c4 0220 	rsb	r2, r4, #32
  4017e4:	fa20 f004 	lsr.w	r0, r0, r4
  4017e8:	fa01 f302 	lsl.w	r3, r1, r2
  4017ec:	ea40 0003 	orr.w	r0, r0, r3
  4017f0:	fa21 f304 	lsr.w	r3, r1, r4
  4017f4:	ea45 0103 	orr.w	r1, r5, r3
  4017f8:	bd30      	pop	{r4, r5, pc}
  4017fa:	f1c4 040c 	rsb	r4, r4, #12
  4017fe:	f1c4 0220 	rsb	r2, r4, #32
  401802:	fa20 f002 	lsr.w	r0, r0, r2
  401806:	fa01 f304 	lsl.w	r3, r1, r4
  40180a:	ea40 0003 	orr.w	r0, r0, r3
  40180e:	4629      	mov	r1, r5
  401810:	bd30      	pop	{r4, r5, pc}
  401812:	fa21 f004 	lsr.w	r0, r1, r4
  401816:	4629      	mov	r1, r5
  401818:	bd30      	pop	{r4, r5, pc}
  40181a:	f094 0f00 	teq	r4, #0
  40181e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401822:	bf06      	itte	eq
  401824:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401828:	3401      	addeq	r4, #1
  40182a:	3d01      	subne	r5, #1
  40182c:	e74e      	b.n	4016cc <__adddf3+0x8c>
  40182e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401832:	bf18      	it	ne
  401834:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401838:	d029      	beq.n	40188e <__adddf3+0x24e>
  40183a:	ea94 0f05 	teq	r4, r5
  40183e:	bf08      	it	eq
  401840:	ea90 0f02 	teqeq	r0, r2
  401844:	d005      	beq.n	401852 <__adddf3+0x212>
  401846:	ea54 0c00 	orrs.w	ip, r4, r0
  40184a:	bf04      	itt	eq
  40184c:	4619      	moveq	r1, r3
  40184e:	4610      	moveq	r0, r2
  401850:	bd30      	pop	{r4, r5, pc}
  401852:	ea91 0f03 	teq	r1, r3
  401856:	bf1e      	ittt	ne
  401858:	2100      	movne	r1, #0
  40185a:	2000      	movne	r0, #0
  40185c:	bd30      	popne	{r4, r5, pc}
  40185e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401862:	d105      	bne.n	401870 <__adddf3+0x230>
  401864:	0040      	lsls	r0, r0, #1
  401866:	4149      	adcs	r1, r1
  401868:	bf28      	it	cs
  40186a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40186e:	bd30      	pop	{r4, r5, pc}
  401870:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401874:	bf3c      	itt	cc
  401876:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40187a:	bd30      	popcc	{r4, r5, pc}
  40187c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401880:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401884:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401888:	f04f 0000 	mov.w	r0, #0
  40188c:	bd30      	pop	{r4, r5, pc}
  40188e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401892:	bf1a      	itte	ne
  401894:	4619      	movne	r1, r3
  401896:	4610      	movne	r0, r2
  401898:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40189c:	bf1c      	itt	ne
  40189e:	460b      	movne	r3, r1
  4018a0:	4602      	movne	r2, r0
  4018a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4018a6:	bf06      	itte	eq
  4018a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4018ac:	ea91 0f03 	teqeq	r1, r3
  4018b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4018b4:	bd30      	pop	{r4, r5, pc}
  4018b6:	bf00      	nop

004018b8 <__aeabi_ui2d>:
  4018b8:	f090 0f00 	teq	r0, #0
  4018bc:	bf04      	itt	eq
  4018be:	2100      	moveq	r1, #0
  4018c0:	4770      	bxeq	lr
  4018c2:	b530      	push	{r4, r5, lr}
  4018c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4018c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4018cc:	f04f 0500 	mov.w	r5, #0
  4018d0:	f04f 0100 	mov.w	r1, #0
  4018d4:	e750      	b.n	401778 <__adddf3+0x138>
  4018d6:	bf00      	nop

004018d8 <__aeabi_i2d>:
  4018d8:	f090 0f00 	teq	r0, #0
  4018dc:	bf04      	itt	eq
  4018de:	2100      	moveq	r1, #0
  4018e0:	4770      	bxeq	lr
  4018e2:	b530      	push	{r4, r5, lr}
  4018e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4018e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4018ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4018f0:	bf48      	it	mi
  4018f2:	4240      	negmi	r0, r0
  4018f4:	f04f 0100 	mov.w	r1, #0
  4018f8:	e73e      	b.n	401778 <__adddf3+0x138>
  4018fa:	bf00      	nop

004018fc <__aeabi_f2d>:
  4018fc:	0042      	lsls	r2, r0, #1
  4018fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401902:	ea4f 0131 	mov.w	r1, r1, rrx
  401906:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40190a:	bf1f      	itttt	ne
  40190c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401910:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401914:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401918:	4770      	bxne	lr
  40191a:	f092 0f00 	teq	r2, #0
  40191e:	bf14      	ite	ne
  401920:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401924:	4770      	bxeq	lr
  401926:	b530      	push	{r4, r5, lr}
  401928:	f44f 7460 	mov.w	r4, #896	; 0x380
  40192c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401930:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401934:	e720      	b.n	401778 <__adddf3+0x138>
  401936:	bf00      	nop

00401938 <__aeabi_ul2d>:
  401938:	ea50 0201 	orrs.w	r2, r0, r1
  40193c:	bf08      	it	eq
  40193e:	4770      	bxeq	lr
  401940:	b530      	push	{r4, r5, lr}
  401942:	f04f 0500 	mov.w	r5, #0
  401946:	e00a      	b.n	40195e <__aeabi_l2d+0x16>

00401948 <__aeabi_l2d>:
  401948:	ea50 0201 	orrs.w	r2, r0, r1
  40194c:	bf08      	it	eq
  40194e:	4770      	bxeq	lr
  401950:	b530      	push	{r4, r5, lr}
  401952:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401956:	d502      	bpl.n	40195e <__aeabi_l2d+0x16>
  401958:	4240      	negs	r0, r0
  40195a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40195e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401962:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401966:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40196a:	f43f aedc 	beq.w	401726 <__adddf3+0xe6>
  40196e:	f04f 0203 	mov.w	r2, #3
  401972:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401976:	bf18      	it	ne
  401978:	3203      	addne	r2, #3
  40197a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40197e:	bf18      	it	ne
  401980:	3203      	addne	r2, #3
  401982:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401986:	f1c2 0320 	rsb	r3, r2, #32
  40198a:	fa00 fc03 	lsl.w	ip, r0, r3
  40198e:	fa20 f002 	lsr.w	r0, r0, r2
  401992:	fa01 fe03 	lsl.w	lr, r1, r3
  401996:	ea40 000e 	orr.w	r0, r0, lr
  40199a:	fa21 f102 	lsr.w	r1, r1, r2
  40199e:	4414      	add	r4, r2
  4019a0:	e6c1      	b.n	401726 <__adddf3+0xe6>
  4019a2:	bf00      	nop

004019a4 <__aeabi_dmul>:
  4019a4:	b570      	push	{r4, r5, r6, lr}
  4019a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4019aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4019ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4019b2:	bf1d      	ittte	ne
  4019b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4019b8:	ea94 0f0c 	teqne	r4, ip
  4019bc:	ea95 0f0c 	teqne	r5, ip
  4019c0:	f000 f8de 	bleq	401b80 <__aeabi_dmul+0x1dc>
  4019c4:	442c      	add	r4, r5
  4019c6:	ea81 0603 	eor.w	r6, r1, r3
  4019ca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4019ce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4019d2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4019d6:	bf18      	it	ne
  4019d8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4019dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4019e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4019e4:	d038      	beq.n	401a58 <__aeabi_dmul+0xb4>
  4019e6:	fba0 ce02 	umull	ip, lr, r0, r2
  4019ea:	f04f 0500 	mov.w	r5, #0
  4019ee:	fbe1 e502 	umlal	lr, r5, r1, r2
  4019f2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4019f6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4019fa:	f04f 0600 	mov.w	r6, #0
  4019fe:	fbe1 5603 	umlal	r5, r6, r1, r3
  401a02:	f09c 0f00 	teq	ip, #0
  401a06:	bf18      	it	ne
  401a08:	f04e 0e01 	orrne.w	lr, lr, #1
  401a0c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401a10:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401a14:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401a18:	d204      	bcs.n	401a24 <__aeabi_dmul+0x80>
  401a1a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401a1e:	416d      	adcs	r5, r5
  401a20:	eb46 0606 	adc.w	r6, r6, r6
  401a24:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401a28:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401a2c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401a30:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401a34:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401a38:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401a3c:	bf88      	it	hi
  401a3e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401a42:	d81e      	bhi.n	401a82 <__aeabi_dmul+0xde>
  401a44:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401a48:	bf08      	it	eq
  401a4a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401a4e:	f150 0000 	adcs.w	r0, r0, #0
  401a52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401a56:	bd70      	pop	{r4, r5, r6, pc}
  401a58:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401a5c:	ea46 0101 	orr.w	r1, r6, r1
  401a60:	ea40 0002 	orr.w	r0, r0, r2
  401a64:	ea81 0103 	eor.w	r1, r1, r3
  401a68:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401a6c:	bfc2      	ittt	gt
  401a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
  401a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401a76:	bd70      	popgt	{r4, r5, r6, pc}
  401a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401a7c:	f04f 0e00 	mov.w	lr, #0
  401a80:	3c01      	subs	r4, #1
  401a82:	f300 80ab 	bgt.w	401bdc <__aeabi_dmul+0x238>
  401a86:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401a8a:	bfde      	ittt	le
  401a8c:	2000      	movle	r0, #0
  401a8e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401a92:	bd70      	pople	{r4, r5, r6, pc}
  401a94:	f1c4 0400 	rsb	r4, r4, #0
  401a98:	3c20      	subs	r4, #32
  401a9a:	da35      	bge.n	401b08 <__aeabi_dmul+0x164>
  401a9c:	340c      	adds	r4, #12
  401a9e:	dc1b      	bgt.n	401ad8 <__aeabi_dmul+0x134>
  401aa0:	f104 0414 	add.w	r4, r4, #20
  401aa4:	f1c4 0520 	rsb	r5, r4, #32
  401aa8:	fa00 f305 	lsl.w	r3, r0, r5
  401aac:	fa20 f004 	lsr.w	r0, r0, r4
  401ab0:	fa01 f205 	lsl.w	r2, r1, r5
  401ab4:	ea40 0002 	orr.w	r0, r0, r2
  401ab8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401abc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401ac0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401ac4:	fa21 f604 	lsr.w	r6, r1, r4
  401ac8:	eb42 0106 	adc.w	r1, r2, r6
  401acc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401ad0:	bf08      	it	eq
  401ad2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401ad6:	bd70      	pop	{r4, r5, r6, pc}
  401ad8:	f1c4 040c 	rsb	r4, r4, #12
  401adc:	f1c4 0520 	rsb	r5, r4, #32
  401ae0:	fa00 f304 	lsl.w	r3, r0, r4
  401ae4:	fa20 f005 	lsr.w	r0, r0, r5
  401ae8:	fa01 f204 	lsl.w	r2, r1, r4
  401aec:	ea40 0002 	orr.w	r0, r0, r2
  401af0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401af4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401af8:	f141 0100 	adc.w	r1, r1, #0
  401afc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401b00:	bf08      	it	eq
  401b02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401b06:	bd70      	pop	{r4, r5, r6, pc}
  401b08:	f1c4 0520 	rsb	r5, r4, #32
  401b0c:	fa00 f205 	lsl.w	r2, r0, r5
  401b10:	ea4e 0e02 	orr.w	lr, lr, r2
  401b14:	fa20 f304 	lsr.w	r3, r0, r4
  401b18:	fa01 f205 	lsl.w	r2, r1, r5
  401b1c:	ea43 0302 	orr.w	r3, r3, r2
  401b20:	fa21 f004 	lsr.w	r0, r1, r4
  401b24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401b28:	fa21 f204 	lsr.w	r2, r1, r4
  401b2c:	ea20 0002 	bic.w	r0, r0, r2
  401b30:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401b34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401b38:	bf08      	it	eq
  401b3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401b3e:	bd70      	pop	{r4, r5, r6, pc}
  401b40:	f094 0f00 	teq	r4, #0
  401b44:	d10f      	bne.n	401b66 <__aeabi_dmul+0x1c2>
  401b46:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401b4a:	0040      	lsls	r0, r0, #1
  401b4c:	eb41 0101 	adc.w	r1, r1, r1
  401b50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b54:	bf08      	it	eq
  401b56:	3c01      	subeq	r4, #1
  401b58:	d0f7      	beq.n	401b4a <__aeabi_dmul+0x1a6>
  401b5a:	ea41 0106 	orr.w	r1, r1, r6
  401b5e:	f095 0f00 	teq	r5, #0
  401b62:	bf18      	it	ne
  401b64:	4770      	bxne	lr
  401b66:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401b6a:	0052      	lsls	r2, r2, #1
  401b6c:	eb43 0303 	adc.w	r3, r3, r3
  401b70:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401b74:	bf08      	it	eq
  401b76:	3d01      	subeq	r5, #1
  401b78:	d0f7      	beq.n	401b6a <__aeabi_dmul+0x1c6>
  401b7a:	ea43 0306 	orr.w	r3, r3, r6
  401b7e:	4770      	bx	lr
  401b80:	ea94 0f0c 	teq	r4, ip
  401b84:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401b88:	bf18      	it	ne
  401b8a:	ea95 0f0c 	teqne	r5, ip
  401b8e:	d00c      	beq.n	401baa <__aeabi_dmul+0x206>
  401b90:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401b94:	bf18      	it	ne
  401b96:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401b9a:	d1d1      	bne.n	401b40 <__aeabi_dmul+0x19c>
  401b9c:	ea81 0103 	eor.w	r1, r1, r3
  401ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ba4:	f04f 0000 	mov.w	r0, #0
  401ba8:	bd70      	pop	{r4, r5, r6, pc}
  401baa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401bae:	bf06      	itte	eq
  401bb0:	4610      	moveq	r0, r2
  401bb2:	4619      	moveq	r1, r3
  401bb4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401bb8:	d019      	beq.n	401bee <__aeabi_dmul+0x24a>
  401bba:	ea94 0f0c 	teq	r4, ip
  401bbe:	d102      	bne.n	401bc6 <__aeabi_dmul+0x222>
  401bc0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401bc4:	d113      	bne.n	401bee <__aeabi_dmul+0x24a>
  401bc6:	ea95 0f0c 	teq	r5, ip
  401bca:	d105      	bne.n	401bd8 <__aeabi_dmul+0x234>
  401bcc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401bd0:	bf1c      	itt	ne
  401bd2:	4610      	movne	r0, r2
  401bd4:	4619      	movne	r1, r3
  401bd6:	d10a      	bne.n	401bee <__aeabi_dmul+0x24a>
  401bd8:	ea81 0103 	eor.w	r1, r1, r3
  401bdc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401be0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401be4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401be8:	f04f 0000 	mov.w	r0, #0
  401bec:	bd70      	pop	{r4, r5, r6, pc}
  401bee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401bf2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401bf6:	bd70      	pop	{r4, r5, r6, pc}

00401bf8 <__aeabi_ddiv>:
  401bf8:	b570      	push	{r4, r5, r6, lr}
  401bfa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401bfe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401c02:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401c06:	bf1d      	ittte	ne
  401c08:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401c0c:	ea94 0f0c 	teqne	r4, ip
  401c10:	ea95 0f0c 	teqne	r5, ip
  401c14:	f000 f8a7 	bleq	401d66 <__aeabi_ddiv+0x16e>
  401c18:	eba4 0405 	sub.w	r4, r4, r5
  401c1c:	ea81 0e03 	eor.w	lr, r1, r3
  401c20:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401c24:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401c28:	f000 8088 	beq.w	401d3c <__aeabi_ddiv+0x144>
  401c2c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401c30:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401c34:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401c38:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401c3c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401c40:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401c44:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401c48:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401c4c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401c50:	429d      	cmp	r5, r3
  401c52:	bf08      	it	eq
  401c54:	4296      	cmpeq	r6, r2
  401c56:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401c5a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401c5e:	d202      	bcs.n	401c66 <__aeabi_ddiv+0x6e>
  401c60:	085b      	lsrs	r3, r3, #1
  401c62:	ea4f 0232 	mov.w	r2, r2, rrx
  401c66:	1ab6      	subs	r6, r6, r2
  401c68:	eb65 0503 	sbc.w	r5, r5, r3
  401c6c:	085b      	lsrs	r3, r3, #1
  401c6e:	ea4f 0232 	mov.w	r2, r2, rrx
  401c72:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401c76:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401c7a:	ebb6 0e02 	subs.w	lr, r6, r2
  401c7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c82:	bf22      	ittt	cs
  401c84:	1ab6      	subcs	r6, r6, r2
  401c86:	4675      	movcs	r5, lr
  401c88:	ea40 000c 	orrcs.w	r0, r0, ip
  401c8c:	085b      	lsrs	r3, r3, #1
  401c8e:	ea4f 0232 	mov.w	r2, r2, rrx
  401c92:	ebb6 0e02 	subs.w	lr, r6, r2
  401c96:	eb75 0e03 	sbcs.w	lr, r5, r3
  401c9a:	bf22      	ittt	cs
  401c9c:	1ab6      	subcs	r6, r6, r2
  401c9e:	4675      	movcs	r5, lr
  401ca0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401ca4:	085b      	lsrs	r3, r3, #1
  401ca6:	ea4f 0232 	mov.w	r2, r2, rrx
  401caa:	ebb6 0e02 	subs.w	lr, r6, r2
  401cae:	eb75 0e03 	sbcs.w	lr, r5, r3
  401cb2:	bf22      	ittt	cs
  401cb4:	1ab6      	subcs	r6, r6, r2
  401cb6:	4675      	movcs	r5, lr
  401cb8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401cbc:	085b      	lsrs	r3, r3, #1
  401cbe:	ea4f 0232 	mov.w	r2, r2, rrx
  401cc2:	ebb6 0e02 	subs.w	lr, r6, r2
  401cc6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401cca:	bf22      	ittt	cs
  401ccc:	1ab6      	subcs	r6, r6, r2
  401cce:	4675      	movcs	r5, lr
  401cd0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401cd4:	ea55 0e06 	orrs.w	lr, r5, r6
  401cd8:	d018      	beq.n	401d0c <__aeabi_ddiv+0x114>
  401cda:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401cde:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401ce2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401ce6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401cea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401cee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401cf2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401cf6:	d1c0      	bne.n	401c7a <__aeabi_ddiv+0x82>
  401cf8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401cfc:	d10b      	bne.n	401d16 <__aeabi_ddiv+0x11e>
  401cfe:	ea41 0100 	orr.w	r1, r1, r0
  401d02:	f04f 0000 	mov.w	r0, #0
  401d06:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401d0a:	e7b6      	b.n	401c7a <__aeabi_ddiv+0x82>
  401d0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401d10:	bf04      	itt	eq
  401d12:	4301      	orreq	r1, r0
  401d14:	2000      	moveq	r0, #0
  401d16:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401d1a:	bf88      	it	hi
  401d1c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401d20:	f63f aeaf 	bhi.w	401a82 <__aeabi_dmul+0xde>
  401d24:	ebb5 0c03 	subs.w	ip, r5, r3
  401d28:	bf04      	itt	eq
  401d2a:	ebb6 0c02 	subseq.w	ip, r6, r2
  401d2e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401d32:	f150 0000 	adcs.w	r0, r0, #0
  401d36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401d3a:	bd70      	pop	{r4, r5, r6, pc}
  401d3c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401d40:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401d44:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401d48:	bfc2      	ittt	gt
  401d4a:	ebd4 050c 	rsbsgt	r5, r4, ip
  401d4e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401d52:	bd70      	popgt	{r4, r5, r6, pc}
  401d54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401d58:	f04f 0e00 	mov.w	lr, #0
  401d5c:	3c01      	subs	r4, #1
  401d5e:	e690      	b.n	401a82 <__aeabi_dmul+0xde>
  401d60:	ea45 0e06 	orr.w	lr, r5, r6
  401d64:	e68d      	b.n	401a82 <__aeabi_dmul+0xde>
  401d66:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401d6a:	ea94 0f0c 	teq	r4, ip
  401d6e:	bf08      	it	eq
  401d70:	ea95 0f0c 	teqeq	r5, ip
  401d74:	f43f af3b 	beq.w	401bee <__aeabi_dmul+0x24a>
  401d78:	ea94 0f0c 	teq	r4, ip
  401d7c:	d10a      	bne.n	401d94 <__aeabi_ddiv+0x19c>
  401d7e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401d82:	f47f af34 	bne.w	401bee <__aeabi_dmul+0x24a>
  401d86:	ea95 0f0c 	teq	r5, ip
  401d8a:	f47f af25 	bne.w	401bd8 <__aeabi_dmul+0x234>
  401d8e:	4610      	mov	r0, r2
  401d90:	4619      	mov	r1, r3
  401d92:	e72c      	b.n	401bee <__aeabi_dmul+0x24a>
  401d94:	ea95 0f0c 	teq	r5, ip
  401d98:	d106      	bne.n	401da8 <__aeabi_ddiv+0x1b0>
  401d9a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401d9e:	f43f aefd 	beq.w	401b9c <__aeabi_dmul+0x1f8>
  401da2:	4610      	mov	r0, r2
  401da4:	4619      	mov	r1, r3
  401da6:	e722      	b.n	401bee <__aeabi_dmul+0x24a>
  401da8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401dac:	bf18      	it	ne
  401dae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401db2:	f47f aec5 	bne.w	401b40 <__aeabi_dmul+0x19c>
  401db6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401dba:	f47f af0d 	bne.w	401bd8 <__aeabi_dmul+0x234>
  401dbe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401dc2:	f47f aeeb 	bne.w	401b9c <__aeabi_dmul+0x1f8>
  401dc6:	e712      	b.n	401bee <__aeabi_dmul+0x24a>

00401dc8 <__gedf2>:
  401dc8:	f04f 3cff 	mov.w	ip, #4294967295
  401dcc:	e006      	b.n	401ddc <__cmpdf2+0x4>
  401dce:	bf00      	nop

00401dd0 <__ledf2>:
  401dd0:	f04f 0c01 	mov.w	ip, #1
  401dd4:	e002      	b.n	401ddc <__cmpdf2+0x4>
  401dd6:	bf00      	nop

00401dd8 <__cmpdf2>:
  401dd8:	f04f 0c01 	mov.w	ip, #1
  401ddc:	f84d cd04 	str.w	ip, [sp, #-4]!
  401de0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401de4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401de8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401dec:	bf18      	it	ne
  401dee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  401df2:	d01b      	beq.n	401e2c <__cmpdf2+0x54>
  401df4:	b001      	add	sp, #4
  401df6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  401dfa:	bf0c      	ite	eq
  401dfc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  401e00:	ea91 0f03 	teqne	r1, r3
  401e04:	bf02      	ittt	eq
  401e06:	ea90 0f02 	teqeq	r0, r2
  401e0a:	2000      	moveq	r0, #0
  401e0c:	4770      	bxeq	lr
  401e0e:	f110 0f00 	cmn.w	r0, #0
  401e12:	ea91 0f03 	teq	r1, r3
  401e16:	bf58      	it	pl
  401e18:	4299      	cmppl	r1, r3
  401e1a:	bf08      	it	eq
  401e1c:	4290      	cmpeq	r0, r2
  401e1e:	bf2c      	ite	cs
  401e20:	17d8      	asrcs	r0, r3, #31
  401e22:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  401e26:	f040 0001 	orr.w	r0, r0, #1
  401e2a:	4770      	bx	lr
  401e2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401e30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401e34:	d102      	bne.n	401e3c <__cmpdf2+0x64>
  401e36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  401e3a:	d107      	bne.n	401e4c <__cmpdf2+0x74>
  401e3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401e40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401e44:	d1d6      	bne.n	401df4 <__cmpdf2+0x1c>
  401e46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  401e4a:	d0d3      	beq.n	401df4 <__cmpdf2+0x1c>
  401e4c:	f85d 0b04 	ldr.w	r0, [sp], #4
  401e50:	4770      	bx	lr
  401e52:	bf00      	nop

00401e54 <__aeabi_cdrcmple>:
  401e54:	4684      	mov	ip, r0
  401e56:	4610      	mov	r0, r2
  401e58:	4662      	mov	r2, ip
  401e5a:	468c      	mov	ip, r1
  401e5c:	4619      	mov	r1, r3
  401e5e:	4663      	mov	r3, ip
  401e60:	e000      	b.n	401e64 <__aeabi_cdcmpeq>
  401e62:	bf00      	nop

00401e64 <__aeabi_cdcmpeq>:
  401e64:	b501      	push	{r0, lr}
  401e66:	f7ff ffb7 	bl	401dd8 <__cmpdf2>
  401e6a:	2800      	cmp	r0, #0
  401e6c:	bf48      	it	mi
  401e6e:	f110 0f00 	cmnmi.w	r0, #0
  401e72:	bd01      	pop	{r0, pc}

00401e74 <__aeabi_dcmpeq>:
  401e74:	f84d ed08 	str.w	lr, [sp, #-8]!
  401e78:	f7ff fff4 	bl	401e64 <__aeabi_cdcmpeq>
  401e7c:	bf0c      	ite	eq
  401e7e:	2001      	moveq	r0, #1
  401e80:	2000      	movne	r0, #0
  401e82:	f85d fb08 	ldr.w	pc, [sp], #8
  401e86:	bf00      	nop

00401e88 <__aeabi_dcmplt>:
  401e88:	f84d ed08 	str.w	lr, [sp, #-8]!
  401e8c:	f7ff ffea 	bl	401e64 <__aeabi_cdcmpeq>
  401e90:	bf34      	ite	cc
  401e92:	2001      	movcc	r0, #1
  401e94:	2000      	movcs	r0, #0
  401e96:	f85d fb08 	ldr.w	pc, [sp], #8
  401e9a:	bf00      	nop

00401e9c <__aeabi_dcmple>:
  401e9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  401ea0:	f7ff ffe0 	bl	401e64 <__aeabi_cdcmpeq>
  401ea4:	bf94      	ite	ls
  401ea6:	2001      	movls	r0, #1
  401ea8:	2000      	movhi	r0, #0
  401eaa:	f85d fb08 	ldr.w	pc, [sp], #8
  401eae:	bf00      	nop

00401eb0 <__aeabi_dcmpge>:
  401eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
  401eb4:	f7ff ffce 	bl	401e54 <__aeabi_cdrcmple>
  401eb8:	bf94      	ite	ls
  401eba:	2001      	movls	r0, #1
  401ebc:	2000      	movhi	r0, #0
  401ebe:	f85d fb08 	ldr.w	pc, [sp], #8
  401ec2:	bf00      	nop

00401ec4 <__aeabi_dcmpgt>:
  401ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
  401ec8:	f7ff ffc4 	bl	401e54 <__aeabi_cdrcmple>
  401ecc:	bf34      	ite	cc
  401ece:	2001      	movcc	r0, #1
  401ed0:	2000      	movcs	r0, #0
  401ed2:	f85d fb08 	ldr.w	pc, [sp], #8
  401ed6:	bf00      	nop

00401ed8 <__aeabi_d2f>:
  401ed8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401edc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  401ee0:	bf24      	itt	cs
  401ee2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  401ee6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  401eea:	d90d      	bls.n	401f08 <__aeabi_d2f+0x30>
  401eec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401ef0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  401ef4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  401ef8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  401efc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  401f00:	bf08      	it	eq
  401f02:	f020 0001 	biceq.w	r0, r0, #1
  401f06:	4770      	bx	lr
  401f08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  401f0c:	d121      	bne.n	401f52 <__aeabi_d2f+0x7a>
  401f0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  401f12:	bfbc      	itt	lt
  401f14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  401f18:	4770      	bxlt	lr
  401f1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401f1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  401f22:	f1c2 0218 	rsb	r2, r2, #24
  401f26:	f1c2 0c20 	rsb	ip, r2, #32
  401f2a:	fa10 f30c 	lsls.w	r3, r0, ip
  401f2e:	fa20 f002 	lsr.w	r0, r0, r2
  401f32:	bf18      	it	ne
  401f34:	f040 0001 	orrne.w	r0, r0, #1
  401f38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401f3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  401f40:	fa03 fc0c 	lsl.w	ip, r3, ip
  401f44:	ea40 000c 	orr.w	r0, r0, ip
  401f48:	fa23 f302 	lsr.w	r3, r3, r2
  401f4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401f50:	e7cc      	b.n	401eec <__aeabi_d2f+0x14>
  401f52:	ea7f 5362 	mvns.w	r3, r2, asr #21
  401f56:	d107      	bne.n	401f68 <__aeabi_d2f+0x90>
  401f58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  401f5c:	bf1e      	ittt	ne
  401f5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  401f62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  401f66:	4770      	bxne	lr
  401f68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  401f6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  401f70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401f74:	4770      	bx	lr
  401f76:	bf00      	nop

00401f78 <__aeabi_uldivmod>:
  401f78:	b953      	cbnz	r3, 401f90 <__aeabi_uldivmod+0x18>
  401f7a:	b94a      	cbnz	r2, 401f90 <__aeabi_uldivmod+0x18>
  401f7c:	2900      	cmp	r1, #0
  401f7e:	bf08      	it	eq
  401f80:	2800      	cmpeq	r0, #0
  401f82:	bf1c      	itt	ne
  401f84:	f04f 31ff 	movne.w	r1, #4294967295
  401f88:	f04f 30ff 	movne.w	r0, #4294967295
  401f8c:	f000 b97a 	b.w	402284 <__aeabi_idiv0>
  401f90:	f1ad 0c08 	sub.w	ip, sp, #8
  401f94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401f98:	f000 f806 	bl	401fa8 <__udivmoddi4>
  401f9c:	f8dd e004 	ldr.w	lr, [sp, #4]
  401fa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401fa4:	b004      	add	sp, #16
  401fa6:	4770      	bx	lr

00401fa8 <__udivmoddi4>:
  401fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401fac:	468c      	mov	ip, r1
  401fae:	460d      	mov	r5, r1
  401fb0:	4604      	mov	r4, r0
  401fb2:	9e08      	ldr	r6, [sp, #32]
  401fb4:	2b00      	cmp	r3, #0
  401fb6:	d151      	bne.n	40205c <__udivmoddi4+0xb4>
  401fb8:	428a      	cmp	r2, r1
  401fba:	4617      	mov	r7, r2
  401fbc:	d96d      	bls.n	40209a <__udivmoddi4+0xf2>
  401fbe:	fab2 fe82 	clz	lr, r2
  401fc2:	f1be 0f00 	cmp.w	lr, #0
  401fc6:	d00b      	beq.n	401fe0 <__udivmoddi4+0x38>
  401fc8:	f1ce 0c20 	rsb	ip, lr, #32
  401fcc:	fa01 f50e 	lsl.w	r5, r1, lr
  401fd0:	fa20 fc0c 	lsr.w	ip, r0, ip
  401fd4:	fa02 f70e 	lsl.w	r7, r2, lr
  401fd8:	ea4c 0c05 	orr.w	ip, ip, r5
  401fdc:	fa00 f40e 	lsl.w	r4, r0, lr
  401fe0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401fe4:	0c25      	lsrs	r5, r4, #16
  401fe6:	fbbc f8fa 	udiv	r8, ip, sl
  401fea:	fa1f f987 	uxth.w	r9, r7
  401fee:	fb0a cc18 	mls	ip, sl, r8, ip
  401ff2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401ff6:	fb08 f309 	mul.w	r3, r8, r9
  401ffa:	42ab      	cmp	r3, r5
  401ffc:	d90a      	bls.n	402014 <__udivmoddi4+0x6c>
  401ffe:	19ed      	adds	r5, r5, r7
  402000:	f108 32ff 	add.w	r2, r8, #4294967295
  402004:	f080 8123 	bcs.w	40224e <__udivmoddi4+0x2a6>
  402008:	42ab      	cmp	r3, r5
  40200a:	f240 8120 	bls.w	40224e <__udivmoddi4+0x2a6>
  40200e:	f1a8 0802 	sub.w	r8, r8, #2
  402012:	443d      	add	r5, r7
  402014:	1aed      	subs	r5, r5, r3
  402016:	b2a4      	uxth	r4, r4
  402018:	fbb5 f0fa 	udiv	r0, r5, sl
  40201c:	fb0a 5510 	mls	r5, sl, r0, r5
  402020:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402024:	fb00 f909 	mul.w	r9, r0, r9
  402028:	45a1      	cmp	r9, r4
  40202a:	d909      	bls.n	402040 <__udivmoddi4+0x98>
  40202c:	19e4      	adds	r4, r4, r7
  40202e:	f100 33ff 	add.w	r3, r0, #4294967295
  402032:	f080 810a 	bcs.w	40224a <__udivmoddi4+0x2a2>
  402036:	45a1      	cmp	r9, r4
  402038:	f240 8107 	bls.w	40224a <__udivmoddi4+0x2a2>
  40203c:	3802      	subs	r0, #2
  40203e:	443c      	add	r4, r7
  402040:	eba4 0409 	sub.w	r4, r4, r9
  402044:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402048:	2100      	movs	r1, #0
  40204a:	2e00      	cmp	r6, #0
  40204c:	d061      	beq.n	402112 <__udivmoddi4+0x16a>
  40204e:	fa24 f40e 	lsr.w	r4, r4, lr
  402052:	2300      	movs	r3, #0
  402054:	6034      	str	r4, [r6, #0]
  402056:	6073      	str	r3, [r6, #4]
  402058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40205c:	428b      	cmp	r3, r1
  40205e:	d907      	bls.n	402070 <__udivmoddi4+0xc8>
  402060:	2e00      	cmp	r6, #0
  402062:	d054      	beq.n	40210e <__udivmoddi4+0x166>
  402064:	2100      	movs	r1, #0
  402066:	e886 0021 	stmia.w	r6, {r0, r5}
  40206a:	4608      	mov	r0, r1
  40206c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402070:	fab3 f183 	clz	r1, r3
  402074:	2900      	cmp	r1, #0
  402076:	f040 808e 	bne.w	402196 <__udivmoddi4+0x1ee>
  40207a:	42ab      	cmp	r3, r5
  40207c:	d302      	bcc.n	402084 <__udivmoddi4+0xdc>
  40207e:	4282      	cmp	r2, r0
  402080:	f200 80fa 	bhi.w	402278 <__udivmoddi4+0x2d0>
  402084:	1a84      	subs	r4, r0, r2
  402086:	eb65 0503 	sbc.w	r5, r5, r3
  40208a:	2001      	movs	r0, #1
  40208c:	46ac      	mov	ip, r5
  40208e:	2e00      	cmp	r6, #0
  402090:	d03f      	beq.n	402112 <__udivmoddi4+0x16a>
  402092:	e886 1010 	stmia.w	r6, {r4, ip}
  402096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40209a:	b912      	cbnz	r2, 4020a2 <__udivmoddi4+0xfa>
  40209c:	2701      	movs	r7, #1
  40209e:	fbb7 f7f2 	udiv	r7, r7, r2
  4020a2:	fab7 fe87 	clz	lr, r7
  4020a6:	f1be 0f00 	cmp.w	lr, #0
  4020aa:	d134      	bne.n	402116 <__udivmoddi4+0x16e>
  4020ac:	1beb      	subs	r3, r5, r7
  4020ae:	0c3a      	lsrs	r2, r7, #16
  4020b0:	fa1f fc87 	uxth.w	ip, r7
  4020b4:	2101      	movs	r1, #1
  4020b6:	fbb3 f8f2 	udiv	r8, r3, r2
  4020ba:	0c25      	lsrs	r5, r4, #16
  4020bc:	fb02 3318 	mls	r3, r2, r8, r3
  4020c0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4020c4:	fb0c f308 	mul.w	r3, ip, r8
  4020c8:	42ab      	cmp	r3, r5
  4020ca:	d907      	bls.n	4020dc <__udivmoddi4+0x134>
  4020cc:	19ed      	adds	r5, r5, r7
  4020ce:	f108 30ff 	add.w	r0, r8, #4294967295
  4020d2:	d202      	bcs.n	4020da <__udivmoddi4+0x132>
  4020d4:	42ab      	cmp	r3, r5
  4020d6:	f200 80d1 	bhi.w	40227c <__udivmoddi4+0x2d4>
  4020da:	4680      	mov	r8, r0
  4020dc:	1aed      	subs	r5, r5, r3
  4020de:	b2a3      	uxth	r3, r4
  4020e0:	fbb5 f0f2 	udiv	r0, r5, r2
  4020e4:	fb02 5510 	mls	r5, r2, r0, r5
  4020e8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4020ec:	fb0c fc00 	mul.w	ip, ip, r0
  4020f0:	45a4      	cmp	ip, r4
  4020f2:	d907      	bls.n	402104 <__udivmoddi4+0x15c>
  4020f4:	19e4      	adds	r4, r4, r7
  4020f6:	f100 33ff 	add.w	r3, r0, #4294967295
  4020fa:	d202      	bcs.n	402102 <__udivmoddi4+0x15a>
  4020fc:	45a4      	cmp	ip, r4
  4020fe:	f200 80b8 	bhi.w	402272 <__udivmoddi4+0x2ca>
  402102:	4618      	mov	r0, r3
  402104:	eba4 040c 	sub.w	r4, r4, ip
  402108:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40210c:	e79d      	b.n	40204a <__udivmoddi4+0xa2>
  40210e:	4631      	mov	r1, r6
  402110:	4630      	mov	r0, r6
  402112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402116:	f1ce 0420 	rsb	r4, lr, #32
  40211a:	fa05 f30e 	lsl.w	r3, r5, lr
  40211e:	fa07 f70e 	lsl.w	r7, r7, lr
  402122:	fa20 f804 	lsr.w	r8, r0, r4
  402126:	0c3a      	lsrs	r2, r7, #16
  402128:	fa25 f404 	lsr.w	r4, r5, r4
  40212c:	ea48 0803 	orr.w	r8, r8, r3
  402130:	fbb4 f1f2 	udiv	r1, r4, r2
  402134:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402138:	fb02 4411 	mls	r4, r2, r1, r4
  40213c:	fa1f fc87 	uxth.w	ip, r7
  402140:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402144:	fb01 f30c 	mul.w	r3, r1, ip
  402148:	42ab      	cmp	r3, r5
  40214a:	fa00 f40e 	lsl.w	r4, r0, lr
  40214e:	d909      	bls.n	402164 <__udivmoddi4+0x1bc>
  402150:	19ed      	adds	r5, r5, r7
  402152:	f101 30ff 	add.w	r0, r1, #4294967295
  402156:	f080 808a 	bcs.w	40226e <__udivmoddi4+0x2c6>
  40215a:	42ab      	cmp	r3, r5
  40215c:	f240 8087 	bls.w	40226e <__udivmoddi4+0x2c6>
  402160:	3902      	subs	r1, #2
  402162:	443d      	add	r5, r7
  402164:	1aeb      	subs	r3, r5, r3
  402166:	fa1f f588 	uxth.w	r5, r8
  40216a:	fbb3 f0f2 	udiv	r0, r3, r2
  40216e:	fb02 3310 	mls	r3, r2, r0, r3
  402172:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402176:	fb00 f30c 	mul.w	r3, r0, ip
  40217a:	42ab      	cmp	r3, r5
  40217c:	d907      	bls.n	40218e <__udivmoddi4+0x1e6>
  40217e:	19ed      	adds	r5, r5, r7
  402180:	f100 38ff 	add.w	r8, r0, #4294967295
  402184:	d26f      	bcs.n	402266 <__udivmoddi4+0x2be>
  402186:	42ab      	cmp	r3, r5
  402188:	d96d      	bls.n	402266 <__udivmoddi4+0x2be>
  40218a:	3802      	subs	r0, #2
  40218c:	443d      	add	r5, r7
  40218e:	1aeb      	subs	r3, r5, r3
  402190:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402194:	e78f      	b.n	4020b6 <__udivmoddi4+0x10e>
  402196:	f1c1 0720 	rsb	r7, r1, #32
  40219a:	fa22 f807 	lsr.w	r8, r2, r7
  40219e:	408b      	lsls	r3, r1
  4021a0:	fa05 f401 	lsl.w	r4, r5, r1
  4021a4:	ea48 0303 	orr.w	r3, r8, r3
  4021a8:	fa20 fe07 	lsr.w	lr, r0, r7
  4021ac:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4021b0:	40fd      	lsrs	r5, r7
  4021b2:	ea4e 0e04 	orr.w	lr, lr, r4
  4021b6:	fbb5 f9fc 	udiv	r9, r5, ip
  4021ba:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4021be:	fb0c 5519 	mls	r5, ip, r9, r5
  4021c2:	fa1f f883 	uxth.w	r8, r3
  4021c6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4021ca:	fb09 f408 	mul.w	r4, r9, r8
  4021ce:	42ac      	cmp	r4, r5
  4021d0:	fa02 f201 	lsl.w	r2, r2, r1
  4021d4:	fa00 fa01 	lsl.w	sl, r0, r1
  4021d8:	d908      	bls.n	4021ec <__udivmoddi4+0x244>
  4021da:	18ed      	adds	r5, r5, r3
  4021dc:	f109 30ff 	add.w	r0, r9, #4294967295
  4021e0:	d243      	bcs.n	40226a <__udivmoddi4+0x2c2>
  4021e2:	42ac      	cmp	r4, r5
  4021e4:	d941      	bls.n	40226a <__udivmoddi4+0x2c2>
  4021e6:	f1a9 0902 	sub.w	r9, r9, #2
  4021ea:	441d      	add	r5, r3
  4021ec:	1b2d      	subs	r5, r5, r4
  4021ee:	fa1f fe8e 	uxth.w	lr, lr
  4021f2:	fbb5 f0fc 	udiv	r0, r5, ip
  4021f6:	fb0c 5510 	mls	r5, ip, r0, r5
  4021fa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4021fe:	fb00 f808 	mul.w	r8, r0, r8
  402202:	45a0      	cmp	r8, r4
  402204:	d907      	bls.n	402216 <__udivmoddi4+0x26e>
  402206:	18e4      	adds	r4, r4, r3
  402208:	f100 35ff 	add.w	r5, r0, #4294967295
  40220c:	d229      	bcs.n	402262 <__udivmoddi4+0x2ba>
  40220e:	45a0      	cmp	r8, r4
  402210:	d927      	bls.n	402262 <__udivmoddi4+0x2ba>
  402212:	3802      	subs	r0, #2
  402214:	441c      	add	r4, r3
  402216:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40221a:	eba4 0408 	sub.w	r4, r4, r8
  40221e:	fba0 8902 	umull	r8, r9, r0, r2
  402222:	454c      	cmp	r4, r9
  402224:	46c6      	mov	lr, r8
  402226:	464d      	mov	r5, r9
  402228:	d315      	bcc.n	402256 <__udivmoddi4+0x2ae>
  40222a:	d012      	beq.n	402252 <__udivmoddi4+0x2aa>
  40222c:	b156      	cbz	r6, 402244 <__udivmoddi4+0x29c>
  40222e:	ebba 030e 	subs.w	r3, sl, lr
  402232:	eb64 0405 	sbc.w	r4, r4, r5
  402236:	fa04 f707 	lsl.w	r7, r4, r7
  40223a:	40cb      	lsrs	r3, r1
  40223c:	431f      	orrs	r7, r3
  40223e:	40cc      	lsrs	r4, r1
  402240:	6037      	str	r7, [r6, #0]
  402242:	6074      	str	r4, [r6, #4]
  402244:	2100      	movs	r1, #0
  402246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40224a:	4618      	mov	r0, r3
  40224c:	e6f8      	b.n	402040 <__udivmoddi4+0x98>
  40224e:	4690      	mov	r8, r2
  402250:	e6e0      	b.n	402014 <__udivmoddi4+0x6c>
  402252:	45c2      	cmp	sl, r8
  402254:	d2ea      	bcs.n	40222c <__udivmoddi4+0x284>
  402256:	ebb8 0e02 	subs.w	lr, r8, r2
  40225a:	eb69 0503 	sbc.w	r5, r9, r3
  40225e:	3801      	subs	r0, #1
  402260:	e7e4      	b.n	40222c <__udivmoddi4+0x284>
  402262:	4628      	mov	r0, r5
  402264:	e7d7      	b.n	402216 <__udivmoddi4+0x26e>
  402266:	4640      	mov	r0, r8
  402268:	e791      	b.n	40218e <__udivmoddi4+0x1e6>
  40226a:	4681      	mov	r9, r0
  40226c:	e7be      	b.n	4021ec <__udivmoddi4+0x244>
  40226e:	4601      	mov	r1, r0
  402270:	e778      	b.n	402164 <__udivmoddi4+0x1bc>
  402272:	3802      	subs	r0, #2
  402274:	443c      	add	r4, r7
  402276:	e745      	b.n	402104 <__udivmoddi4+0x15c>
  402278:	4608      	mov	r0, r1
  40227a:	e708      	b.n	40208e <__udivmoddi4+0xe6>
  40227c:	f1a8 0802 	sub.w	r8, r8, #2
  402280:	443d      	add	r5, r7
  402282:	e72b      	b.n	4020dc <__udivmoddi4+0x134>

00402284 <__aeabi_idiv0>:
  402284:	4770      	bx	lr
  402286:	bf00      	nop

00402288 <__libc_init_array>:
  402288:	b570      	push	{r4, r5, r6, lr}
  40228a:	4e0f      	ldr	r6, [pc, #60]	; (4022c8 <__libc_init_array+0x40>)
  40228c:	4d0f      	ldr	r5, [pc, #60]	; (4022cc <__libc_init_array+0x44>)
  40228e:	1b76      	subs	r6, r6, r5
  402290:	10b6      	asrs	r6, r6, #2
  402292:	bf18      	it	ne
  402294:	2400      	movne	r4, #0
  402296:	d005      	beq.n	4022a4 <__libc_init_array+0x1c>
  402298:	3401      	adds	r4, #1
  40229a:	f855 3b04 	ldr.w	r3, [r5], #4
  40229e:	4798      	blx	r3
  4022a0:	42a6      	cmp	r6, r4
  4022a2:	d1f9      	bne.n	402298 <__libc_init_array+0x10>
  4022a4:	4e0a      	ldr	r6, [pc, #40]	; (4022d0 <__libc_init_array+0x48>)
  4022a6:	4d0b      	ldr	r5, [pc, #44]	; (4022d4 <__libc_init_array+0x4c>)
  4022a8:	1b76      	subs	r6, r6, r5
  4022aa:	f004 fd19 	bl	406ce0 <_init>
  4022ae:	10b6      	asrs	r6, r6, #2
  4022b0:	bf18      	it	ne
  4022b2:	2400      	movne	r4, #0
  4022b4:	d006      	beq.n	4022c4 <__libc_init_array+0x3c>
  4022b6:	3401      	adds	r4, #1
  4022b8:	f855 3b04 	ldr.w	r3, [r5], #4
  4022bc:	4798      	blx	r3
  4022be:	42a6      	cmp	r6, r4
  4022c0:	d1f9      	bne.n	4022b6 <__libc_init_array+0x2e>
  4022c2:	bd70      	pop	{r4, r5, r6, pc}
  4022c4:	bd70      	pop	{r4, r5, r6, pc}
  4022c6:	bf00      	nop
  4022c8:	00406cec 	.word	0x00406cec
  4022cc:	00406cec 	.word	0x00406cec
  4022d0:	00406cf4 	.word	0x00406cf4
  4022d4:	00406cec 	.word	0x00406cec

004022d8 <memset>:
  4022d8:	b470      	push	{r4, r5, r6}
  4022da:	0786      	lsls	r6, r0, #30
  4022dc:	d046      	beq.n	40236c <memset+0x94>
  4022de:	1e54      	subs	r4, r2, #1
  4022e0:	2a00      	cmp	r2, #0
  4022e2:	d041      	beq.n	402368 <memset+0x90>
  4022e4:	b2ca      	uxtb	r2, r1
  4022e6:	4603      	mov	r3, r0
  4022e8:	e002      	b.n	4022f0 <memset+0x18>
  4022ea:	f114 34ff 	adds.w	r4, r4, #4294967295
  4022ee:	d33b      	bcc.n	402368 <memset+0x90>
  4022f0:	f803 2b01 	strb.w	r2, [r3], #1
  4022f4:	079d      	lsls	r5, r3, #30
  4022f6:	d1f8      	bne.n	4022ea <memset+0x12>
  4022f8:	2c03      	cmp	r4, #3
  4022fa:	d92e      	bls.n	40235a <memset+0x82>
  4022fc:	b2cd      	uxtb	r5, r1
  4022fe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402302:	2c0f      	cmp	r4, #15
  402304:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402308:	d919      	bls.n	40233e <memset+0x66>
  40230a:	f103 0210 	add.w	r2, r3, #16
  40230e:	4626      	mov	r6, r4
  402310:	3e10      	subs	r6, #16
  402312:	2e0f      	cmp	r6, #15
  402314:	f842 5c10 	str.w	r5, [r2, #-16]
  402318:	f842 5c0c 	str.w	r5, [r2, #-12]
  40231c:	f842 5c08 	str.w	r5, [r2, #-8]
  402320:	f842 5c04 	str.w	r5, [r2, #-4]
  402324:	f102 0210 	add.w	r2, r2, #16
  402328:	d8f2      	bhi.n	402310 <memset+0x38>
  40232a:	f1a4 0210 	sub.w	r2, r4, #16
  40232e:	f022 020f 	bic.w	r2, r2, #15
  402332:	f004 040f 	and.w	r4, r4, #15
  402336:	3210      	adds	r2, #16
  402338:	2c03      	cmp	r4, #3
  40233a:	4413      	add	r3, r2
  40233c:	d90d      	bls.n	40235a <memset+0x82>
  40233e:	461e      	mov	r6, r3
  402340:	4622      	mov	r2, r4
  402342:	3a04      	subs	r2, #4
  402344:	2a03      	cmp	r2, #3
  402346:	f846 5b04 	str.w	r5, [r6], #4
  40234a:	d8fa      	bhi.n	402342 <memset+0x6a>
  40234c:	1f22      	subs	r2, r4, #4
  40234e:	f022 0203 	bic.w	r2, r2, #3
  402352:	3204      	adds	r2, #4
  402354:	4413      	add	r3, r2
  402356:	f004 0403 	and.w	r4, r4, #3
  40235a:	b12c      	cbz	r4, 402368 <memset+0x90>
  40235c:	b2c9      	uxtb	r1, r1
  40235e:	441c      	add	r4, r3
  402360:	f803 1b01 	strb.w	r1, [r3], #1
  402364:	429c      	cmp	r4, r3
  402366:	d1fb      	bne.n	402360 <memset+0x88>
  402368:	bc70      	pop	{r4, r5, r6}
  40236a:	4770      	bx	lr
  40236c:	4614      	mov	r4, r2
  40236e:	4603      	mov	r3, r0
  402370:	e7c2      	b.n	4022f8 <memset+0x20>
  402372:	bf00      	nop

00402374 <sprintf>:
  402374:	b40e      	push	{r1, r2, r3}
  402376:	b5f0      	push	{r4, r5, r6, r7, lr}
  402378:	b09c      	sub	sp, #112	; 0x70
  40237a:	ab21      	add	r3, sp, #132	; 0x84
  40237c:	490f      	ldr	r1, [pc, #60]	; (4023bc <sprintf+0x48>)
  40237e:	f853 2b04 	ldr.w	r2, [r3], #4
  402382:	9301      	str	r3, [sp, #4]
  402384:	4605      	mov	r5, r0
  402386:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40238a:	6808      	ldr	r0, [r1, #0]
  40238c:	9502      	str	r5, [sp, #8]
  40238e:	f44f 7702 	mov.w	r7, #520	; 0x208
  402392:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402396:	a902      	add	r1, sp, #8
  402398:	9506      	str	r5, [sp, #24]
  40239a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40239e:	9404      	str	r4, [sp, #16]
  4023a0:	9407      	str	r4, [sp, #28]
  4023a2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4023a6:	f000 f80b 	bl	4023c0 <_svfprintf_r>
  4023aa:	9b02      	ldr	r3, [sp, #8]
  4023ac:	2200      	movs	r2, #0
  4023ae:	701a      	strb	r2, [r3, #0]
  4023b0:	b01c      	add	sp, #112	; 0x70
  4023b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4023b6:	b003      	add	sp, #12
  4023b8:	4770      	bx	lr
  4023ba:	bf00      	nop
  4023bc:	20400028 	.word	0x20400028

004023c0 <_svfprintf_r>:
  4023c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023c4:	b0c3      	sub	sp, #268	; 0x10c
  4023c6:	460c      	mov	r4, r1
  4023c8:	910b      	str	r1, [sp, #44]	; 0x2c
  4023ca:	4692      	mov	sl, r2
  4023cc:	930f      	str	r3, [sp, #60]	; 0x3c
  4023ce:	900c      	str	r0, [sp, #48]	; 0x30
  4023d0:	f002 fa0e 	bl	4047f0 <_localeconv_r>
  4023d4:	6803      	ldr	r3, [r0, #0]
  4023d6:	931a      	str	r3, [sp, #104]	; 0x68
  4023d8:	4618      	mov	r0, r3
  4023da:	f003 f8f1 	bl	4055c0 <strlen>
  4023de:	89a3      	ldrh	r3, [r4, #12]
  4023e0:	9019      	str	r0, [sp, #100]	; 0x64
  4023e2:	0619      	lsls	r1, r3, #24
  4023e4:	d503      	bpl.n	4023ee <_svfprintf_r+0x2e>
  4023e6:	6923      	ldr	r3, [r4, #16]
  4023e8:	2b00      	cmp	r3, #0
  4023ea:	f001 8003 	beq.w	4033f4 <_svfprintf_r+0x1034>
  4023ee:	2300      	movs	r3, #0
  4023f0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4023f4:	9313      	str	r3, [sp, #76]	; 0x4c
  4023f6:	9315      	str	r3, [sp, #84]	; 0x54
  4023f8:	9314      	str	r3, [sp, #80]	; 0x50
  4023fa:	9327      	str	r3, [sp, #156]	; 0x9c
  4023fc:	9326      	str	r3, [sp, #152]	; 0x98
  4023fe:	9318      	str	r3, [sp, #96]	; 0x60
  402400:	931b      	str	r3, [sp, #108]	; 0x6c
  402402:	9309      	str	r3, [sp, #36]	; 0x24
  402404:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402408:	46c8      	mov	r8, r9
  40240a:	9316      	str	r3, [sp, #88]	; 0x58
  40240c:	9317      	str	r3, [sp, #92]	; 0x5c
  40240e:	f89a 3000 	ldrb.w	r3, [sl]
  402412:	4654      	mov	r4, sl
  402414:	b1e3      	cbz	r3, 402450 <_svfprintf_r+0x90>
  402416:	2b25      	cmp	r3, #37	; 0x25
  402418:	d102      	bne.n	402420 <_svfprintf_r+0x60>
  40241a:	e019      	b.n	402450 <_svfprintf_r+0x90>
  40241c:	2b25      	cmp	r3, #37	; 0x25
  40241e:	d003      	beq.n	402428 <_svfprintf_r+0x68>
  402420:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402424:	2b00      	cmp	r3, #0
  402426:	d1f9      	bne.n	40241c <_svfprintf_r+0x5c>
  402428:	eba4 050a 	sub.w	r5, r4, sl
  40242c:	b185      	cbz	r5, 402450 <_svfprintf_r+0x90>
  40242e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402430:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402432:	f8c8 a000 	str.w	sl, [r8]
  402436:	3301      	adds	r3, #1
  402438:	442a      	add	r2, r5
  40243a:	2b07      	cmp	r3, #7
  40243c:	f8c8 5004 	str.w	r5, [r8, #4]
  402440:	9227      	str	r2, [sp, #156]	; 0x9c
  402442:	9326      	str	r3, [sp, #152]	; 0x98
  402444:	dc7f      	bgt.n	402546 <_svfprintf_r+0x186>
  402446:	f108 0808 	add.w	r8, r8, #8
  40244a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40244c:	442b      	add	r3, r5
  40244e:	9309      	str	r3, [sp, #36]	; 0x24
  402450:	7823      	ldrb	r3, [r4, #0]
  402452:	2b00      	cmp	r3, #0
  402454:	d07f      	beq.n	402556 <_svfprintf_r+0x196>
  402456:	2300      	movs	r3, #0
  402458:	461a      	mov	r2, r3
  40245a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40245e:	4619      	mov	r1, r3
  402460:	930d      	str	r3, [sp, #52]	; 0x34
  402462:	469b      	mov	fp, r3
  402464:	f04f 30ff 	mov.w	r0, #4294967295
  402468:	7863      	ldrb	r3, [r4, #1]
  40246a:	900a      	str	r0, [sp, #40]	; 0x28
  40246c:	f104 0a01 	add.w	sl, r4, #1
  402470:	f10a 0a01 	add.w	sl, sl, #1
  402474:	f1a3 0020 	sub.w	r0, r3, #32
  402478:	2858      	cmp	r0, #88	; 0x58
  40247a:	f200 83c1 	bhi.w	402c00 <_svfprintf_r+0x840>
  40247e:	e8df f010 	tbh	[pc, r0, lsl #1]
  402482:	0238      	.short	0x0238
  402484:	03bf03bf 	.word	0x03bf03bf
  402488:	03bf0240 	.word	0x03bf0240
  40248c:	03bf03bf 	.word	0x03bf03bf
  402490:	03bf03bf 	.word	0x03bf03bf
  402494:	024503bf 	.word	0x024503bf
  402498:	03bf0203 	.word	0x03bf0203
  40249c:	026b005d 	.word	0x026b005d
  4024a0:	028603bf 	.word	0x028603bf
  4024a4:	039d039d 	.word	0x039d039d
  4024a8:	039d039d 	.word	0x039d039d
  4024ac:	039d039d 	.word	0x039d039d
  4024b0:	039d039d 	.word	0x039d039d
  4024b4:	03bf039d 	.word	0x03bf039d
  4024b8:	03bf03bf 	.word	0x03bf03bf
  4024bc:	03bf03bf 	.word	0x03bf03bf
  4024c0:	03bf03bf 	.word	0x03bf03bf
  4024c4:	03bf03bf 	.word	0x03bf03bf
  4024c8:	033703bf 	.word	0x033703bf
  4024cc:	03bf0357 	.word	0x03bf0357
  4024d0:	03bf0357 	.word	0x03bf0357
  4024d4:	03bf03bf 	.word	0x03bf03bf
  4024d8:	039803bf 	.word	0x039803bf
  4024dc:	03bf03bf 	.word	0x03bf03bf
  4024e0:	03bf03ad 	.word	0x03bf03ad
  4024e4:	03bf03bf 	.word	0x03bf03bf
  4024e8:	03bf03bf 	.word	0x03bf03bf
  4024ec:	03bf0259 	.word	0x03bf0259
  4024f0:	031e03bf 	.word	0x031e03bf
  4024f4:	03bf03bf 	.word	0x03bf03bf
  4024f8:	03bf03bf 	.word	0x03bf03bf
  4024fc:	03bf03bf 	.word	0x03bf03bf
  402500:	03bf03bf 	.word	0x03bf03bf
  402504:	03bf03bf 	.word	0x03bf03bf
  402508:	02db02c6 	.word	0x02db02c6
  40250c:	03570357 	.word	0x03570357
  402510:	028b0357 	.word	0x028b0357
  402514:	03bf02db 	.word	0x03bf02db
  402518:	029003bf 	.word	0x029003bf
  40251c:	029d03bf 	.word	0x029d03bf
  402520:	02b401cc 	.word	0x02b401cc
  402524:	03bf0208 	.word	0x03bf0208
  402528:	03bf01e1 	.word	0x03bf01e1
  40252c:	03bf007e 	.word	0x03bf007e
  402530:	020d03bf 	.word	0x020d03bf
  402534:	980d      	ldr	r0, [sp, #52]	; 0x34
  402536:	930f      	str	r3, [sp, #60]	; 0x3c
  402538:	4240      	negs	r0, r0
  40253a:	900d      	str	r0, [sp, #52]	; 0x34
  40253c:	f04b 0b04 	orr.w	fp, fp, #4
  402540:	f89a 3000 	ldrb.w	r3, [sl]
  402544:	e794      	b.n	402470 <_svfprintf_r+0xb0>
  402546:	aa25      	add	r2, sp, #148	; 0x94
  402548:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40254a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40254c:	f003 f8a6 	bl	40569c <__ssprint_r>
  402550:	b940      	cbnz	r0, 402564 <_svfprintf_r+0x1a4>
  402552:	46c8      	mov	r8, r9
  402554:	e779      	b.n	40244a <_svfprintf_r+0x8a>
  402556:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402558:	b123      	cbz	r3, 402564 <_svfprintf_r+0x1a4>
  40255a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40255c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40255e:	aa25      	add	r2, sp, #148	; 0x94
  402560:	f003 f89c 	bl	40569c <__ssprint_r>
  402564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402566:	899b      	ldrh	r3, [r3, #12]
  402568:	f013 0f40 	tst.w	r3, #64	; 0x40
  40256c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40256e:	bf18      	it	ne
  402570:	f04f 33ff 	movne.w	r3, #4294967295
  402574:	9309      	str	r3, [sp, #36]	; 0x24
  402576:	9809      	ldr	r0, [sp, #36]	; 0x24
  402578:	b043      	add	sp, #268	; 0x10c
  40257a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40257e:	f01b 0f20 	tst.w	fp, #32
  402582:	9311      	str	r3, [sp, #68]	; 0x44
  402584:	f040 81dd 	bne.w	402942 <_svfprintf_r+0x582>
  402588:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40258a:	f01b 0f10 	tst.w	fp, #16
  40258e:	4613      	mov	r3, r2
  402590:	f040 856e 	bne.w	403070 <_svfprintf_r+0xcb0>
  402594:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402598:	f000 856a 	beq.w	403070 <_svfprintf_r+0xcb0>
  40259c:	8814      	ldrh	r4, [r2, #0]
  40259e:	3204      	adds	r2, #4
  4025a0:	2500      	movs	r5, #0
  4025a2:	2301      	movs	r3, #1
  4025a4:	920f      	str	r2, [sp, #60]	; 0x3c
  4025a6:	2700      	movs	r7, #0
  4025a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4025ac:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025ae:	1c4a      	adds	r2, r1, #1
  4025b0:	f000 8265 	beq.w	402a7e <_svfprintf_r+0x6be>
  4025b4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4025b8:	9207      	str	r2, [sp, #28]
  4025ba:	ea54 0205 	orrs.w	r2, r4, r5
  4025be:	f040 8264 	bne.w	402a8a <_svfprintf_r+0x6ca>
  4025c2:	2900      	cmp	r1, #0
  4025c4:	f040 843c 	bne.w	402e40 <_svfprintf_r+0xa80>
  4025c8:	2b00      	cmp	r3, #0
  4025ca:	f040 84d7 	bne.w	402f7c <_svfprintf_r+0xbbc>
  4025ce:	f01b 0301 	ands.w	r3, fp, #1
  4025d2:	930e      	str	r3, [sp, #56]	; 0x38
  4025d4:	f000 8604 	beq.w	4031e0 <_svfprintf_r+0xe20>
  4025d8:	ae42      	add	r6, sp, #264	; 0x108
  4025da:	2330      	movs	r3, #48	; 0x30
  4025dc:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4025e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025e4:	4293      	cmp	r3, r2
  4025e6:	bfb8      	it	lt
  4025e8:	4613      	movlt	r3, r2
  4025ea:	9308      	str	r3, [sp, #32]
  4025ec:	2300      	movs	r3, #0
  4025ee:	9312      	str	r3, [sp, #72]	; 0x48
  4025f0:	b117      	cbz	r7, 4025f8 <_svfprintf_r+0x238>
  4025f2:	9b08      	ldr	r3, [sp, #32]
  4025f4:	3301      	adds	r3, #1
  4025f6:	9308      	str	r3, [sp, #32]
  4025f8:	9b07      	ldr	r3, [sp, #28]
  4025fa:	f013 0302 	ands.w	r3, r3, #2
  4025fe:	9310      	str	r3, [sp, #64]	; 0x40
  402600:	d002      	beq.n	402608 <_svfprintf_r+0x248>
  402602:	9b08      	ldr	r3, [sp, #32]
  402604:	3302      	adds	r3, #2
  402606:	9308      	str	r3, [sp, #32]
  402608:	9b07      	ldr	r3, [sp, #28]
  40260a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40260e:	f040 830e 	bne.w	402c2e <_svfprintf_r+0x86e>
  402612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402614:	9a08      	ldr	r2, [sp, #32]
  402616:	eba3 0b02 	sub.w	fp, r3, r2
  40261a:	f1bb 0f00 	cmp.w	fp, #0
  40261e:	f340 8306 	ble.w	402c2e <_svfprintf_r+0x86e>
  402622:	f1bb 0f10 	cmp.w	fp, #16
  402626:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402628:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40262a:	dd29      	ble.n	402680 <_svfprintf_r+0x2c0>
  40262c:	4643      	mov	r3, r8
  40262e:	4621      	mov	r1, r4
  402630:	46a8      	mov	r8, r5
  402632:	2710      	movs	r7, #16
  402634:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402636:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402638:	e006      	b.n	402648 <_svfprintf_r+0x288>
  40263a:	f1ab 0b10 	sub.w	fp, fp, #16
  40263e:	f1bb 0f10 	cmp.w	fp, #16
  402642:	f103 0308 	add.w	r3, r3, #8
  402646:	dd18      	ble.n	40267a <_svfprintf_r+0x2ba>
  402648:	3201      	adds	r2, #1
  40264a:	48b7      	ldr	r0, [pc, #732]	; (402928 <_svfprintf_r+0x568>)
  40264c:	9226      	str	r2, [sp, #152]	; 0x98
  40264e:	3110      	adds	r1, #16
  402650:	2a07      	cmp	r2, #7
  402652:	9127      	str	r1, [sp, #156]	; 0x9c
  402654:	e883 0081 	stmia.w	r3, {r0, r7}
  402658:	ddef      	ble.n	40263a <_svfprintf_r+0x27a>
  40265a:	aa25      	add	r2, sp, #148	; 0x94
  40265c:	4629      	mov	r1, r5
  40265e:	4620      	mov	r0, r4
  402660:	f003 f81c 	bl	40569c <__ssprint_r>
  402664:	2800      	cmp	r0, #0
  402666:	f47f af7d 	bne.w	402564 <_svfprintf_r+0x1a4>
  40266a:	f1ab 0b10 	sub.w	fp, fp, #16
  40266e:	f1bb 0f10 	cmp.w	fp, #16
  402672:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402674:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402676:	464b      	mov	r3, r9
  402678:	dce6      	bgt.n	402648 <_svfprintf_r+0x288>
  40267a:	4645      	mov	r5, r8
  40267c:	460c      	mov	r4, r1
  40267e:	4698      	mov	r8, r3
  402680:	3201      	adds	r2, #1
  402682:	4ba9      	ldr	r3, [pc, #676]	; (402928 <_svfprintf_r+0x568>)
  402684:	9226      	str	r2, [sp, #152]	; 0x98
  402686:	445c      	add	r4, fp
  402688:	2a07      	cmp	r2, #7
  40268a:	9427      	str	r4, [sp, #156]	; 0x9c
  40268c:	e888 0808 	stmia.w	r8, {r3, fp}
  402690:	f300 8498 	bgt.w	402fc4 <_svfprintf_r+0xc04>
  402694:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402698:	f108 0808 	add.w	r8, r8, #8
  40269c:	b177      	cbz	r7, 4026bc <_svfprintf_r+0x2fc>
  40269e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026a0:	3301      	adds	r3, #1
  4026a2:	3401      	adds	r4, #1
  4026a4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4026a8:	2201      	movs	r2, #1
  4026aa:	2b07      	cmp	r3, #7
  4026ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4026ae:	9326      	str	r3, [sp, #152]	; 0x98
  4026b0:	e888 0006 	stmia.w	r8, {r1, r2}
  4026b4:	f300 83db 	bgt.w	402e6e <_svfprintf_r+0xaae>
  4026b8:	f108 0808 	add.w	r8, r8, #8
  4026bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4026be:	b16b      	cbz	r3, 4026dc <_svfprintf_r+0x31c>
  4026c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026c2:	3301      	adds	r3, #1
  4026c4:	3402      	adds	r4, #2
  4026c6:	a91e      	add	r1, sp, #120	; 0x78
  4026c8:	2202      	movs	r2, #2
  4026ca:	2b07      	cmp	r3, #7
  4026cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4026ce:	9326      	str	r3, [sp, #152]	; 0x98
  4026d0:	e888 0006 	stmia.w	r8, {r1, r2}
  4026d4:	f300 83d6 	bgt.w	402e84 <_svfprintf_r+0xac4>
  4026d8:	f108 0808 	add.w	r8, r8, #8
  4026dc:	2d80      	cmp	r5, #128	; 0x80
  4026de:	f000 8315 	beq.w	402d0c <_svfprintf_r+0x94c>
  4026e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4026e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4026e6:	1a9f      	subs	r7, r3, r2
  4026e8:	2f00      	cmp	r7, #0
  4026ea:	dd36      	ble.n	40275a <_svfprintf_r+0x39a>
  4026ec:	2f10      	cmp	r7, #16
  4026ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026f0:	4d8e      	ldr	r5, [pc, #568]	; (40292c <_svfprintf_r+0x56c>)
  4026f2:	dd27      	ble.n	402744 <_svfprintf_r+0x384>
  4026f4:	4642      	mov	r2, r8
  4026f6:	4621      	mov	r1, r4
  4026f8:	46b0      	mov	r8, r6
  4026fa:	f04f 0b10 	mov.w	fp, #16
  4026fe:	462e      	mov	r6, r5
  402700:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402702:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402704:	e004      	b.n	402710 <_svfprintf_r+0x350>
  402706:	3f10      	subs	r7, #16
  402708:	2f10      	cmp	r7, #16
  40270a:	f102 0208 	add.w	r2, r2, #8
  40270e:	dd15      	ble.n	40273c <_svfprintf_r+0x37c>
  402710:	3301      	adds	r3, #1
  402712:	3110      	adds	r1, #16
  402714:	2b07      	cmp	r3, #7
  402716:	9127      	str	r1, [sp, #156]	; 0x9c
  402718:	9326      	str	r3, [sp, #152]	; 0x98
  40271a:	e882 0840 	stmia.w	r2, {r6, fp}
  40271e:	ddf2      	ble.n	402706 <_svfprintf_r+0x346>
  402720:	aa25      	add	r2, sp, #148	; 0x94
  402722:	4629      	mov	r1, r5
  402724:	4620      	mov	r0, r4
  402726:	f002 ffb9 	bl	40569c <__ssprint_r>
  40272a:	2800      	cmp	r0, #0
  40272c:	f47f af1a 	bne.w	402564 <_svfprintf_r+0x1a4>
  402730:	3f10      	subs	r7, #16
  402732:	2f10      	cmp	r7, #16
  402734:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402736:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402738:	464a      	mov	r2, r9
  40273a:	dce9      	bgt.n	402710 <_svfprintf_r+0x350>
  40273c:	4635      	mov	r5, r6
  40273e:	460c      	mov	r4, r1
  402740:	4646      	mov	r6, r8
  402742:	4690      	mov	r8, r2
  402744:	3301      	adds	r3, #1
  402746:	443c      	add	r4, r7
  402748:	2b07      	cmp	r3, #7
  40274a:	9427      	str	r4, [sp, #156]	; 0x9c
  40274c:	9326      	str	r3, [sp, #152]	; 0x98
  40274e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402752:	f300 8381 	bgt.w	402e58 <_svfprintf_r+0xa98>
  402756:	f108 0808 	add.w	r8, r8, #8
  40275a:	9b07      	ldr	r3, [sp, #28]
  40275c:	05df      	lsls	r7, r3, #23
  40275e:	f100 8268 	bmi.w	402c32 <_svfprintf_r+0x872>
  402762:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402764:	990e      	ldr	r1, [sp, #56]	; 0x38
  402766:	f8c8 6000 	str.w	r6, [r8]
  40276a:	3301      	adds	r3, #1
  40276c:	440c      	add	r4, r1
  40276e:	2b07      	cmp	r3, #7
  402770:	9427      	str	r4, [sp, #156]	; 0x9c
  402772:	f8c8 1004 	str.w	r1, [r8, #4]
  402776:	9326      	str	r3, [sp, #152]	; 0x98
  402778:	f300 834d 	bgt.w	402e16 <_svfprintf_r+0xa56>
  40277c:	f108 0808 	add.w	r8, r8, #8
  402780:	9b07      	ldr	r3, [sp, #28]
  402782:	075b      	lsls	r3, r3, #29
  402784:	d53a      	bpl.n	4027fc <_svfprintf_r+0x43c>
  402786:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402788:	9a08      	ldr	r2, [sp, #32]
  40278a:	1a9d      	subs	r5, r3, r2
  40278c:	2d00      	cmp	r5, #0
  40278e:	dd35      	ble.n	4027fc <_svfprintf_r+0x43c>
  402790:	2d10      	cmp	r5, #16
  402792:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402794:	dd20      	ble.n	4027d8 <_svfprintf_r+0x418>
  402796:	2610      	movs	r6, #16
  402798:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40279a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40279e:	e004      	b.n	4027aa <_svfprintf_r+0x3ea>
  4027a0:	3d10      	subs	r5, #16
  4027a2:	2d10      	cmp	r5, #16
  4027a4:	f108 0808 	add.w	r8, r8, #8
  4027a8:	dd16      	ble.n	4027d8 <_svfprintf_r+0x418>
  4027aa:	3301      	adds	r3, #1
  4027ac:	4a5e      	ldr	r2, [pc, #376]	; (402928 <_svfprintf_r+0x568>)
  4027ae:	9326      	str	r3, [sp, #152]	; 0x98
  4027b0:	3410      	adds	r4, #16
  4027b2:	2b07      	cmp	r3, #7
  4027b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027b6:	e888 0044 	stmia.w	r8, {r2, r6}
  4027ba:	ddf1      	ble.n	4027a0 <_svfprintf_r+0x3e0>
  4027bc:	aa25      	add	r2, sp, #148	; 0x94
  4027be:	4659      	mov	r1, fp
  4027c0:	4638      	mov	r0, r7
  4027c2:	f002 ff6b 	bl	40569c <__ssprint_r>
  4027c6:	2800      	cmp	r0, #0
  4027c8:	f47f aecc 	bne.w	402564 <_svfprintf_r+0x1a4>
  4027cc:	3d10      	subs	r5, #16
  4027ce:	2d10      	cmp	r5, #16
  4027d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027d4:	46c8      	mov	r8, r9
  4027d6:	dce8      	bgt.n	4027aa <_svfprintf_r+0x3ea>
  4027d8:	3301      	adds	r3, #1
  4027da:	4a53      	ldr	r2, [pc, #332]	; (402928 <_svfprintf_r+0x568>)
  4027dc:	9326      	str	r3, [sp, #152]	; 0x98
  4027de:	442c      	add	r4, r5
  4027e0:	2b07      	cmp	r3, #7
  4027e2:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e4:	e888 0024 	stmia.w	r8, {r2, r5}
  4027e8:	dd08      	ble.n	4027fc <_svfprintf_r+0x43c>
  4027ea:	aa25      	add	r2, sp, #148	; 0x94
  4027ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027f0:	f002 ff54 	bl	40569c <__ssprint_r>
  4027f4:	2800      	cmp	r0, #0
  4027f6:	f47f aeb5 	bne.w	402564 <_svfprintf_r+0x1a4>
  4027fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4027fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402800:	9908      	ldr	r1, [sp, #32]
  402802:	428a      	cmp	r2, r1
  402804:	bfac      	ite	ge
  402806:	189b      	addge	r3, r3, r2
  402808:	185b      	addlt	r3, r3, r1
  40280a:	9309      	str	r3, [sp, #36]	; 0x24
  40280c:	2c00      	cmp	r4, #0
  40280e:	f040 830d 	bne.w	402e2c <_svfprintf_r+0xa6c>
  402812:	2300      	movs	r3, #0
  402814:	9326      	str	r3, [sp, #152]	; 0x98
  402816:	46c8      	mov	r8, r9
  402818:	e5f9      	b.n	40240e <_svfprintf_r+0x4e>
  40281a:	9311      	str	r3, [sp, #68]	; 0x44
  40281c:	f01b 0320 	ands.w	r3, fp, #32
  402820:	f040 81e3 	bne.w	402bea <_svfprintf_r+0x82a>
  402824:	f01b 0210 	ands.w	r2, fp, #16
  402828:	f040 842e 	bne.w	403088 <_svfprintf_r+0xcc8>
  40282c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402830:	f000 842a 	beq.w	403088 <_svfprintf_r+0xcc8>
  402834:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402836:	4613      	mov	r3, r2
  402838:	460a      	mov	r2, r1
  40283a:	3204      	adds	r2, #4
  40283c:	880c      	ldrh	r4, [r1, #0]
  40283e:	920f      	str	r2, [sp, #60]	; 0x3c
  402840:	2500      	movs	r5, #0
  402842:	e6b0      	b.n	4025a6 <_svfprintf_r+0x1e6>
  402844:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402846:	9311      	str	r3, [sp, #68]	; 0x44
  402848:	6816      	ldr	r6, [r2, #0]
  40284a:	2400      	movs	r4, #0
  40284c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402850:	1d15      	adds	r5, r2, #4
  402852:	2e00      	cmp	r6, #0
  402854:	f000 86a7 	beq.w	4035a6 <_svfprintf_r+0x11e6>
  402858:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40285a:	1c53      	adds	r3, r2, #1
  40285c:	f000 8609 	beq.w	403472 <_svfprintf_r+0x10b2>
  402860:	4621      	mov	r1, r4
  402862:	4630      	mov	r0, r6
  402864:	f002 fa8c 	bl	404d80 <memchr>
  402868:	2800      	cmp	r0, #0
  40286a:	f000 86e1 	beq.w	403630 <_svfprintf_r+0x1270>
  40286e:	1b83      	subs	r3, r0, r6
  402870:	930e      	str	r3, [sp, #56]	; 0x38
  402872:	940a      	str	r4, [sp, #40]	; 0x28
  402874:	950f      	str	r5, [sp, #60]	; 0x3c
  402876:	f8cd b01c 	str.w	fp, [sp, #28]
  40287a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40287e:	9308      	str	r3, [sp, #32]
  402880:	9412      	str	r4, [sp, #72]	; 0x48
  402882:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402886:	e6b3      	b.n	4025f0 <_svfprintf_r+0x230>
  402888:	f89a 3000 	ldrb.w	r3, [sl]
  40288c:	2201      	movs	r2, #1
  40288e:	212b      	movs	r1, #43	; 0x2b
  402890:	e5ee      	b.n	402470 <_svfprintf_r+0xb0>
  402892:	f04b 0b20 	orr.w	fp, fp, #32
  402896:	f89a 3000 	ldrb.w	r3, [sl]
  40289a:	e5e9      	b.n	402470 <_svfprintf_r+0xb0>
  40289c:	9311      	str	r3, [sp, #68]	; 0x44
  40289e:	2a00      	cmp	r2, #0
  4028a0:	f040 8795 	bne.w	4037ce <_svfprintf_r+0x140e>
  4028a4:	4b22      	ldr	r3, [pc, #136]	; (402930 <_svfprintf_r+0x570>)
  4028a6:	9318      	str	r3, [sp, #96]	; 0x60
  4028a8:	f01b 0f20 	tst.w	fp, #32
  4028ac:	f040 8111 	bne.w	402ad2 <_svfprintf_r+0x712>
  4028b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028b2:	f01b 0f10 	tst.w	fp, #16
  4028b6:	4613      	mov	r3, r2
  4028b8:	f040 83e1 	bne.w	40307e <_svfprintf_r+0xcbe>
  4028bc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4028c0:	f000 83dd 	beq.w	40307e <_svfprintf_r+0xcbe>
  4028c4:	3304      	adds	r3, #4
  4028c6:	8814      	ldrh	r4, [r2, #0]
  4028c8:	930f      	str	r3, [sp, #60]	; 0x3c
  4028ca:	2500      	movs	r5, #0
  4028cc:	f01b 0f01 	tst.w	fp, #1
  4028d0:	f000 810c 	beq.w	402aec <_svfprintf_r+0x72c>
  4028d4:	ea54 0305 	orrs.w	r3, r4, r5
  4028d8:	f000 8108 	beq.w	402aec <_svfprintf_r+0x72c>
  4028dc:	2330      	movs	r3, #48	; 0x30
  4028de:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4028e2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4028e6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4028ea:	f04b 0b02 	orr.w	fp, fp, #2
  4028ee:	2302      	movs	r3, #2
  4028f0:	e659      	b.n	4025a6 <_svfprintf_r+0x1e6>
  4028f2:	f89a 3000 	ldrb.w	r3, [sl]
  4028f6:	2900      	cmp	r1, #0
  4028f8:	f47f adba 	bne.w	402470 <_svfprintf_r+0xb0>
  4028fc:	2201      	movs	r2, #1
  4028fe:	2120      	movs	r1, #32
  402900:	e5b6      	b.n	402470 <_svfprintf_r+0xb0>
  402902:	f04b 0b01 	orr.w	fp, fp, #1
  402906:	f89a 3000 	ldrb.w	r3, [sl]
  40290a:	e5b1      	b.n	402470 <_svfprintf_r+0xb0>
  40290c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40290e:	6823      	ldr	r3, [r4, #0]
  402910:	930d      	str	r3, [sp, #52]	; 0x34
  402912:	4618      	mov	r0, r3
  402914:	2800      	cmp	r0, #0
  402916:	4623      	mov	r3, r4
  402918:	f103 0304 	add.w	r3, r3, #4
  40291c:	f6ff ae0a 	blt.w	402534 <_svfprintf_r+0x174>
  402920:	930f      	str	r3, [sp, #60]	; 0x3c
  402922:	f89a 3000 	ldrb.w	r3, [sl]
  402926:	e5a3      	b.n	402470 <_svfprintf_r+0xb0>
  402928:	00406aa0 	.word	0x00406aa0
  40292c:	00406ab0 	.word	0x00406ab0
  402930:	00406a80 	.word	0x00406a80
  402934:	f04b 0b10 	orr.w	fp, fp, #16
  402938:	f01b 0f20 	tst.w	fp, #32
  40293c:	9311      	str	r3, [sp, #68]	; 0x44
  40293e:	f43f ae23 	beq.w	402588 <_svfprintf_r+0x1c8>
  402942:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402944:	3507      	adds	r5, #7
  402946:	f025 0307 	bic.w	r3, r5, #7
  40294a:	f103 0208 	add.w	r2, r3, #8
  40294e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402952:	920f      	str	r2, [sp, #60]	; 0x3c
  402954:	2301      	movs	r3, #1
  402956:	e626      	b.n	4025a6 <_svfprintf_r+0x1e6>
  402958:	f89a 3000 	ldrb.w	r3, [sl]
  40295c:	2b2a      	cmp	r3, #42	; 0x2a
  40295e:	f10a 0401 	add.w	r4, sl, #1
  402962:	f000 8727 	beq.w	4037b4 <_svfprintf_r+0x13f4>
  402966:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40296a:	2809      	cmp	r0, #9
  40296c:	46a2      	mov	sl, r4
  40296e:	f200 86ad 	bhi.w	4036cc <_svfprintf_r+0x130c>
  402972:	2300      	movs	r3, #0
  402974:	461c      	mov	r4, r3
  402976:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40297a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40297e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402982:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402986:	2809      	cmp	r0, #9
  402988:	d9f5      	bls.n	402976 <_svfprintf_r+0x5b6>
  40298a:	940a      	str	r4, [sp, #40]	; 0x28
  40298c:	e572      	b.n	402474 <_svfprintf_r+0xb4>
  40298e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402992:	f89a 3000 	ldrb.w	r3, [sl]
  402996:	e56b      	b.n	402470 <_svfprintf_r+0xb0>
  402998:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40299c:	f89a 3000 	ldrb.w	r3, [sl]
  4029a0:	e566      	b.n	402470 <_svfprintf_r+0xb0>
  4029a2:	f89a 3000 	ldrb.w	r3, [sl]
  4029a6:	2b6c      	cmp	r3, #108	; 0x6c
  4029a8:	bf03      	ittte	eq
  4029aa:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4029ae:	f04b 0b20 	orreq.w	fp, fp, #32
  4029b2:	f10a 0a01 	addeq.w	sl, sl, #1
  4029b6:	f04b 0b10 	orrne.w	fp, fp, #16
  4029ba:	e559      	b.n	402470 <_svfprintf_r+0xb0>
  4029bc:	2a00      	cmp	r2, #0
  4029be:	f040 8711 	bne.w	4037e4 <_svfprintf_r+0x1424>
  4029c2:	f01b 0f20 	tst.w	fp, #32
  4029c6:	f040 84f9 	bne.w	4033bc <_svfprintf_r+0xffc>
  4029ca:	f01b 0f10 	tst.w	fp, #16
  4029ce:	f040 84ac 	bne.w	40332a <_svfprintf_r+0xf6a>
  4029d2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4029d6:	f000 84a8 	beq.w	40332a <_svfprintf_r+0xf6a>
  4029da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029dc:	6813      	ldr	r3, [r2, #0]
  4029de:	3204      	adds	r2, #4
  4029e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4029e2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4029e6:	801a      	strh	r2, [r3, #0]
  4029e8:	e511      	b.n	40240e <_svfprintf_r+0x4e>
  4029ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029ec:	4bb3      	ldr	r3, [pc, #716]	; (402cbc <_svfprintf_r+0x8fc>)
  4029ee:	680c      	ldr	r4, [r1, #0]
  4029f0:	9318      	str	r3, [sp, #96]	; 0x60
  4029f2:	2230      	movs	r2, #48	; 0x30
  4029f4:	2378      	movs	r3, #120	; 0x78
  4029f6:	3104      	adds	r1, #4
  4029f8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4029fc:	9311      	str	r3, [sp, #68]	; 0x44
  4029fe:	f04b 0b02 	orr.w	fp, fp, #2
  402a02:	910f      	str	r1, [sp, #60]	; 0x3c
  402a04:	2500      	movs	r5, #0
  402a06:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402a0a:	2302      	movs	r3, #2
  402a0c:	e5cb      	b.n	4025a6 <_svfprintf_r+0x1e6>
  402a0e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a10:	9311      	str	r3, [sp, #68]	; 0x44
  402a12:	680a      	ldr	r2, [r1, #0]
  402a14:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402a18:	2300      	movs	r3, #0
  402a1a:	460a      	mov	r2, r1
  402a1c:	461f      	mov	r7, r3
  402a1e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a22:	3204      	adds	r2, #4
  402a24:	2301      	movs	r3, #1
  402a26:	9308      	str	r3, [sp, #32]
  402a28:	f8cd b01c 	str.w	fp, [sp, #28]
  402a2c:	970a      	str	r7, [sp, #40]	; 0x28
  402a2e:	9712      	str	r7, [sp, #72]	; 0x48
  402a30:	920f      	str	r2, [sp, #60]	; 0x3c
  402a32:	930e      	str	r3, [sp, #56]	; 0x38
  402a34:	ae28      	add	r6, sp, #160	; 0xa0
  402a36:	e5df      	b.n	4025f8 <_svfprintf_r+0x238>
  402a38:	9311      	str	r3, [sp, #68]	; 0x44
  402a3a:	2a00      	cmp	r2, #0
  402a3c:	f040 86ea 	bne.w	403814 <_svfprintf_r+0x1454>
  402a40:	f01b 0f20 	tst.w	fp, #32
  402a44:	d15d      	bne.n	402b02 <_svfprintf_r+0x742>
  402a46:	f01b 0f10 	tst.w	fp, #16
  402a4a:	f040 8308 	bne.w	40305e <_svfprintf_r+0xc9e>
  402a4e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a52:	f000 8304 	beq.w	40305e <_svfprintf_r+0xc9e>
  402a56:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a58:	f9b1 4000 	ldrsh.w	r4, [r1]
  402a5c:	3104      	adds	r1, #4
  402a5e:	17e5      	asrs	r5, r4, #31
  402a60:	4622      	mov	r2, r4
  402a62:	462b      	mov	r3, r5
  402a64:	910f      	str	r1, [sp, #60]	; 0x3c
  402a66:	2a00      	cmp	r2, #0
  402a68:	f173 0300 	sbcs.w	r3, r3, #0
  402a6c:	db58      	blt.n	402b20 <_svfprintf_r+0x760>
  402a6e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402a70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a74:	1c4a      	adds	r2, r1, #1
  402a76:	f04f 0301 	mov.w	r3, #1
  402a7a:	f47f ad9b 	bne.w	4025b4 <_svfprintf_r+0x1f4>
  402a7e:	ea54 0205 	orrs.w	r2, r4, r5
  402a82:	f000 81df 	beq.w	402e44 <_svfprintf_r+0xa84>
  402a86:	f8cd b01c 	str.w	fp, [sp, #28]
  402a8a:	2b01      	cmp	r3, #1
  402a8c:	f000 827b 	beq.w	402f86 <_svfprintf_r+0xbc6>
  402a90:	2b02      	cmp	r3, #2
  402a92:	f040 8206 	bne.w	402ea2 <_svfprintf_r+0xae2>
  402a96:	9818      	ldr	r0, [sp, #96]	; 0x60
  402a98:	464e      	mov	r6, r9
  402a9a:	0923      	lsrs	r3, r4, #4
  402a9c:	f004 010f 	and.w	r1, r4, #15
  402aa0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402aa4:	092a      	lsrs	r2, r5, #4
  402aa6:	461c      	mov	r4, r3
  402aa8:	4615      	mov	r5, r2
  402aaa:	5c43      	ldrb	r3, [r0, r1]
  402aac:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402ab0:	ea54 0305 	orrs.w	r3, r4, r5
  402ab4:	d1f1      	bne.n	402a9a <_svfprintf_r+0x6da>
  402ab6:	eba9 0306 	sub.w	r3, r9, r6
  402aba:	930e      	str	r3, [sp, #56]	; 0x38
  402abc:	e590      	b.n	4025e0 <_svfprintf_r+0x220>
  402abe:	9311      	str	r3, [sp, #68]	; 0x44
  402ac0:	2a00      	cmp	r2, #0
  402ac2:	f040 86a3 	bne.w	40380c <_svfprintf_r+0x144c>
  402ac6:	4b7e      	ldr	r3, [pc, #504]	; (402cc0 <_svfprintf_r+0x900>)
  402ac8:	9318      	str	r3, [sp, #96]	; 0x60
  402aca:	f01b 0f20 	tst.w	fp, #32
  402ace:	f43f aeef 	beq.w	4028b0 <_svfprintf_r+0x4f0>
  402ad2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ad4:	3507      	adds	r5, #7
  402ad6:	f025 0307 	bic.w	r3, r5, #7
  402ada:	f103 0208 	add.w	r2, r3, #8
  402ade:	f01b 0f01 	tst.w	fp, #1
  402ae2:	920f      	str	r2, [sp, #60]	; 0x3c
  402ae4:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ae8:	f47f aef4 	bne.w	4028d4 <_svfprintf_r+0x514>
  402aec:	2302      	movs	r3, #2
  402aee:	e55a      	b.n	4025a6 <_svfprintf_r+0x1e6>
  402af0:	9311      	str	r3, [sp, #68]	; 0x44
  402af2:	2a00      	cmp	r2, #0
  402af4:	f040 8686 	bne.w	403804 <_svfprintf_r+0x1444>
  402af8:	f04b 0b10 	orr.w	fp, fp, #16
  402afc:	f01b 0f20 	tst.w	fp, #32
  402b00:	d0a1      	beq.n	402a46 <_svfprintf_r+0x686>
  402b02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b04:	3507      	adds	r5, #7
  402b06:	f025 0507 	bic.w	r5, r5, #7
  402b0a:	e9d5 2300 	ldrd	r2, r3, [r5]
  402b0e:	2a00      	cmp	r2, #0
  402b10:	f105 0108 	add.w	r1, r5, #8
  402b14:	461d      	mov	r5, r3
  402b16:	f173 0300 	sbcs.w	r3, r3, #0
  402b1a:	910f      	str	r1, [sp, #60]	; 0x3c
  402b1c:	4614      	mov	r4, r2
  402b1e:	daa6      	bge.n	402a6e <_svfprintf_r+0x6ae>
  402b20:	272d      	movs	r7, #45	; 0x2d
  402b22:	4264      	negs	r4, r4
  402b24:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402b28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b2c:	2301      	movs	r3, #1
  402b2e:	e53d      	b.n	4025ac <_svfprintf_r+0x1ec>
  402b30:	9311      	str	r3, [sp, #68]	; 0x44
  402b32:	2a00      	cmp	r2, #0
  402b34:	f040 8662 	bne.w	4037fc <_svfprintf_r+0x143c>
  402b38:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b3a:	3507      	adds	r5, #7
  402b3c:	f025 0307 	bic.w	r3, r5, #7
  402b40:	f103 0208 	add.w	r2, r3, #8
  402b44:	920f      	str	r2, [sp, #60]	; 0x3c
  402b46:	681a      	ldr	r2, [r3, #0]
  402b48:	9215      	str	r2, [sp, #84]	; 0x54
  402b4a:	685b      	ldr	r3, [r3, #4]
  402b4c:	9314      	str	r3, [sp, #80]	; 0x50
  402b4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b50:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402b52:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402b56:	4628      	mov	r0, r5
  402b58:	4621      	mov	r1, r4
  402b5a:	f04f 32ff 	mov.w	r2, #4294967295
  402b5e:	4b59      	ldr	r3, [pc, #356]	; (402cc4 <_svfprintf_r+0x904>)
  402b60:	f003 fa10 	bl	405f84 <__aeabi_dcmpun>
  402b64:	2800      	cmp	r0, #0
  402b66:	f040 834a 	bne.w	4031fe <_svfprintf_r+0xe3e>
  402b6a:	4628      	mov	r0, r5
  402b6c:	4621      	mov	r1, r4
  402b6e:	f04f 32ff 	mov.w	r2, #4294967295
  402b72:	4b54      	ldr	r3, [pc, #336]	; (402cc4 <_svfprintf_r+0x904>)
  402b74:	f7ff f992 	bl	401e9c <__aeabi_dcmple>
  402b78:	2800      	cmp	r0, #0
  402b7a:	f040 8340 	bne.w	4031fe <_svfprintf_r+0xe3e>
  402b7e:	a815      	add	r0, sp, #84	; 0x54
  402b80:	c80d      	ldmia	r0, {r0, r2, r3}
  402b82:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b84:	f7ff f980 	bl	401e88 <__aeabi_dcmplt>
  402b88:	2800      	cmp	r0, #0
  402b8a:	f040 8530 	bne.w	4035ee <_svfprintf_r+0x122e>
  402b8e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b92:	4e4d      	ldr	r6, [pc, #308]	; (402cc8 <_svfprintf_r+0x908>)
  402b94:	4b4d      	ldr	r3, [pc, #308]	; (402ccc <_svfprintf_r+0x90c>)
  402b96:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402b9a:	9007      	str	r0, [sp, #28]
  402b9c:	9811      	ldr	r0, [sp, #68]	; 0x44
  402b9e:	2203      	movs	r2, #3
  402ba0:	2100      	movs	r1, #0
  402ba2:	9208      	str	r2, [sp, #32]
  402ba4:	910a      	str	r1, [sp, #40]	; 0x28
  402ba6:	2847      	cmp	r0, #71	; 0x47
  402ba8:	bfd8      	it	le
  402baa:	461e      	movle	r6, r3
  402bac:	920e      	str	r2, [sp, #56]	; 0x38
  402bae:	9112      	str	r1, [sp, #72]	; 0x48
  402bb0:	e51e      	b.n	4025f0 <_svfprintf_r+0x230>
  402bb2:	f04b 0b08 	orr.w	fp, fp, #8
  402bb6:	f89a 3000 	ldrb.w	r3, [sl]
  402bba:	e459      	b.n	402470 <_svfprintf_r+0xb0>
  402bbc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402bc0:	2300      	movs	r3, #0
  402bc2:	461c      	mov	r4, r3
  402bc4:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402bc8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402bcc:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402bd0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402bd4:	2809      	cmp	r0, #9
  402bd6:	d9f5      	bls.n	402bc4 <_svfprintf_r+0x804>
  402bd8:	940d      	str	r4, [sp, #52]	; 0x34
  402bda:	e44b      	b.n	402474 <_svfprintf_r+0xb4>
  402bdc:	f04b 0b10 	orr.w	fp, fp, #16
  402be0:	9311      	str	r3, [sp, #68]	; 0x44
  402be2:	f01b 0320 	ands.w	r3, fp, #32
  402be6:	f43f ae1d 	beq.w	402824 <_svfprintf_r+0x464>
  402bea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402bec:	3507      	adds	r5, #7
  402bee:	f025 0307 	bic.w	r3, r5, #7
  402bf2:	f103 0208 	add.w	r2, r3, #8
  402bf6:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bfa:	920f      	str	r2, [sp, #60]	; 0x3c
  402bfc:	2300      	movs	r3, #0
  402bfe:	e4d2      	b.n	4025a6 <_svfprintf_r+0x1e6>
  402c00:	9311      	str	r3, [sp, #68]	; 0x44
  402c02:	2a00      	cmp	r2, #0
  402c04:	f040 85e7 	bne.w	4037d6 <_svfprintf_r+0x1416>
  402c08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c0a:	2a00      	cmp	r2, #0
  402c0c:	f43f aca3 	beq.w	402556 <_svfprintf_r+0x196>
  402c10:	2300      	movs	r3, #0
  402c12:	2101      	movs	r1, #1
  402c14:	461f      	mov	r7, r3
  402c16:	9108      	str	r1, [sp, #32]
  402c18:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402c1c:	f8cd b01c 	str.w	fp, [sp, #28]
  402c20:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402c24:	930a      	str	r3, [sp, #40]	; 0x28
  402c26:	9312      	str	r3, [sp, #72]	; 0x48
  402c28:	910e      	str	r1, [sp, #56]	; 0x38
  402c2a:	ae28      	add	r6, sp, #160	; 0xa0
  402c2c:	e4e4      	b.n	4025f8 <_svfprintf_r+0x238>
  402c2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c30:	e534      	b.n	40269c <_svfprintf_r+0x2dc>
  402c32:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c34:	2b65      	cmp	r3, #101	; 0x65
  402c36:	f340 80a7 	ble.w	402d88 <_svfprintf_r+0x9c8>
  402c3a:	a815      	add	r0, sp, #84	; 0x54
  402c3c:	c80d      	ldmia	r0, {r0, r2, r3}
  402c3e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c40:	f7ff f918 	bl	401e74 <__aeabi_dcmpeq>
  402c44:	2800      	cmp	r0, #0
  402c46:	f000 8150 	beq.w	402eea <_svfprintf_r+0xb2a>
  402c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c4c:	4a20      	ldr	r2, [pc, #128]	; (402cd0 <_svfprintf_r+0x910>)
  402c4e:	f8c8 2000 	str.w	r2, [r8]
  402c52:	3301      	adds	r3, #1
  402c54:	3401      	adds	r4, #1
  402c56:	2201      	movs	r2, #1
  402c58:	2b07      	cmp	r3, #7
  402c5a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c5c:	9326      	str	r3, [sp, #152]	; 0x98
  402c5e:	f8c8 2004 	str.w	r2, [r8, #4]
  402c62:	f300 836a 	bgt.w	40333a <_svfprintf_r+0xf7a>
  402c66:	f108 0808 	add.w	r8, r8, #8
  402c6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402c6c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c70:	4293      	cmp	r3, r2
  402c72:	db03      	blt.n	402c7c <_svfprintf_r+0x8bc>
  402c74:	9b07      	ldr	r3, [sp, #28]
  402c76:	07dd      	lsls	r5, r3, #31
  402c78:	f57f ad82 	bpl.w	402780 <_svfprintf_r+0x3c0>
  402c7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c7e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402c80:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402c82:	f8c8 2000 	str.w	r2, [r8]
  402c86:	3301      	adds	r3, #1
  402c88:	440c      	add	r4, r1
  402c8a:	2b07      	cmp	r3, #7
  402c8c:	f8c8 1004 	str.w	r1, [r8, #4]
  402c90:	9427      	str	r4, [sp, #156]	; 0x9c
  402c92:	9326      	str	r3, [sp, #152]	; 0x98
  402c94:	f300 839e 	bgt.w	4033d4 <_svfprintf_r+0x1014>
  402c98:	f108 0808 	add.w	r8, r8, #8
  402c9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c9e:	1e5e      	subs	r6, r3, #1
  402ca0:	2e00      	cmp	r6, #0
  402ca2:	f77f ad6d 	ble.w	402780 <_svfprintf_r+0x3c0>
  402ca6:	2e10      	cmp	r6, #16
  402ca8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402caa:	4d0a      	ldr	r5, [pc, #40]	; (402cd4 <_svfprintf_r+0x914>)
  402cac:	f340 81f5 	ble.w	40309a <_svfprintf_r+0xcda>
  402cb0:	4622      	mov	r2, r4
  402cb2:	2710      	movs	r7, #16
  402cb4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402cb8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402cba:	e013      	b.n	402ce4 <_svfprintf_r+0x924>
  402cbc:	00406a80 	.word	0x00406a80
  402cc0:	00406a6c 	.word	0x00406a6c
  402cc4:	7fefffff 	.word	0x7fefffff
  402cc8:	00406a60 	.word	0x00406a60
  402ccc:	00406a5c 	.word	0x00406a5c
  402cd0:	00406a9c 	.word	0x00406a9c
  402cd4:	00406ab0 	.word	0x00406ab0
  402cd8:	f108 0808 	add.w	r8, r8, #8
  402cdc:	3e10      	subs	r6, #16
  402cde:	2e10      	cmp	r6, #16
  402ce0:	f340 81da 	ble.w	403098 <_svfprintf_r+0xcd8>
  402ce4:	3301      	adds	r3, #1
  402ce6:	3210      	adds	r2, #16
  402ce8:	2b07      	cmp	r3, #7
  402cea:	9227      	str	r2, [sp, #156]	; 0x9c
  402cec:	9326      	str	r3, [sp, #152]	; 0x98
  402cee:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cf2:	ddf1      	ble.n	402cd8 <_svfprintf_r+0x918>
  402cf4:	aa25      	add	r2, sp, #148	; 0x94
  402cf6:	4621      	mov	r1, r4
  402cf8:	4658      	mov	r0, fp
  402cfa:	f002 fccf 	bl	40569c <__ssprint_r>
  402cfe:	2800      	cmp	r0, #0
  402d00:	f47f ac30 	bne.w	402564 <_svfprintf_r+0x1a4>
  402d04:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d08:	46c8      	mov	r8, r9
  402d0a:	e7e7      	b.n	402cdc <_svfprintf_r+0x91c>
  402d0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402d0e:	9a08      	ldr	r2, [sp, #32]
  402d10:	1a9f      	subs	r7, r3, r2
  402d12:	2f00      	cmp	r7, #0
  402d14:	f77f ace5 	ble.w	4026e2 <_svfprintf_r+0x322>
  402d18:	2f10      	cmp	r7, #16
  402d1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d1c:	4db6      	ldr	r5, [pc, #728]	; (402ff8 <_svfprintf_r+0xc38>)
  402d1e:	dd27      	ble.n	402d70 <_svfprintf_r+0x9b0>
  402d20:	4642      	mov	r2, r8
  402d22:	4621      	mov	r1, r4
  402d24:	46b0      	mov	r8, r6
  402d26:	f04f 0b10 	mov.w	fp, #16
  402d2a:	462e      	mov	r6, r5
  402d2c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d30:	e004      	b.n	402d3c <_svfprintf_r+0x97c>
  402d32:	3f10      	subs	r7, #16
  402d34:	2f10      	cmp	r7, #16
  402d36:	f102 0208 	add.w	r2, r2, #8
  402d3a:	dd15      	ble.n	402d68 <_svfprintf_r+0x9a8>
  402d3c:	3301      	adds	r3, #1
  402d3e:	3110      	adds	r1, #16
  402d40:	2b07      	cmp	r3, #7
  402d42:	9127      	str	r1, [sp, #156]	; 0x9c
  402d44:	9326      	str	r3, [sp, #152]	; 0x98
  402d46:	e882 0840 	stmia.w	r2, {r6, fp}
  402d4a:	ddf2      	ble.n	402d32 <_svfprintf_r+0x972>
  402d4c:	aa25      	add	r2, sp, #148	; 0x94
  402d4e:	4629      	mov	r1, r5
  402d50:	4620      	mov	r0, r4
  402d52:	f002 fca3 	bl	40569c <__ssprint_r>
  402d56:	2800      	cmp	r0, #0
  402d58:	f47f ac04 	bne.w	402564 <_svfprintf_r+0x1a4>
  402d5c:	3f10      	subs	r7, #16
  402d5e:	2f10      	cmp	r7, #16
  402d60:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402d62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d64:	464a      	mov	r2, r9
  402d66:	dce9      	bgt.n	402d3c <_svfprintf_r+0x97c>
  402d68:	4635      	mov	r5, r6
  402d6a:	460c      	mov	r4, r1
  402d6c:	4646      	mov	r6, r8
  402d6e:	4690      	mov	r8, r2
  402d70:	3301      	adds	r3, #1
  402d72:	443c      	add	r4, r7
  402d74:	2b07      	cmp	r3, #7
  402d76:	9427      	str	r4, [sp, #156]	; 0x9c
  402d78:	9326      	str	r3, [sp, #152]	; 0x98
  402d7a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d7e:	f300 8232 	bgt.w	4031e6 <_svfprintf_r+0xe26>
  402d82:	f108 0808 	add.w	r8, r8, #8
  402d86:	e4ac      	b.n	4026e2 <_svfprintf_r+0x322>
  402d88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d8a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d8c:	2b01      	cmp	r3, #1
  402d8e:	f340 81fe 	ble.w	40318e <_svfprintf_r+0xdce>
  402d92:	3701      	adds	r7, #1
  402d94:	3401      	adds	r4, #1
  402d96:	2301      	movs	r3, #1
  402d98:	2f07      	cmp	r7, #7
  402d9a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d9c:	9726      	str	r7, [sp, #152]	; 0x98
  402d9e:	f8c8 6000 	str.w	r6, [r8]
  402da2:	f8c8 3004 	str.w	r3, [r8, #4]
  402da6:	f300 8203 	bgt.w	4031b0 <_svfprintf_r+0xdf0>
  402daa:	f108 0808 	add.w	r8, r8, #8
  402dae:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402db0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402db2:	f8c8 3000 	str.w	r3, [r8]
  402db6:	3701      	adds	r7, #1
  402db8:	4414      	add	r4, r2
  402dba:	2f07      	cmp	r7, #7
  402dbc:	9427      	str	r4, [sp, #156]	; 0x9c
  402dbe:	9726      	str	r7, [sp, #152]	; 0x98
  402dc0:	f8c8 2004 	str.w	r2, [r8, #4]
  402dc4:	f300 8200 	bgt.w	4031c8 <_svfprintf_r+0xe08>
  402dc8:	f108 0808 	add.w	r8, r8, #8
  402dcc:	a815      	add	r0, sp, #84	; 0x54
  402dce:	c80d      	ldmia	r0, {r0, r2, r3}
  402dd0:	9914      	ldr	r1, [sp, #80]	; 0x50
  402dd2:	f7ff f84f 	bl	401e74 <__aeabi_dcmpeq>
  402dd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dd8:	2800      	cmp	r0, #0
  402dda:	f040 8101 	bne.w	402fe0 <_svfprintf_r+0xc20>
  402dde:	3b01      	subs	r3, #1
  402de0:	3701      	adds	r7, #1
  402de2:	3601      	adds	r6, #1
  402de4:	441c      	add	r4, r3
  402de6:	2f07      	cmp	r7, #7
  402de8:	9726      	str	r7, [sp, #152]	; 0x98
  402dea:	9427      	str	r4, [sp, #156]	; 0x9c
  402dec:	f8c8 6000 	str.w	r6, [r8]
  402df0:	f8c8 3004 	str.w	r3, [r8, #4]
  402df4:	f300 8127 	bgt.w	403046 <_svfprintf_r+0xc86>
  402df8:	f108 0808 	add.w	r8, r8, #8
  402dfc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402dfe:	f8c8 2004 	str.w	r2, [r8, #4]
  402e02:	3701      	adds	r7, #1
  402e04:	4414      	add	r4, r2
  402e06:	ab21      	add	r3, sp, #132	; 0x84
  402e08:	2f07      	cmp	r7, #7
  402e0a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e0c:	9726      	str	r7, [sp, #152]	; 0x98
  402e0e:	f8c8 3000 	str.w	r3, [r8]
  402e12:	f77f acb3 	ble.w	40277c <_svfprintf_r+0x3bc>
  402e16:	aa25      	add	r2, sp, #148	; 0x94
  402e18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e1c:	f002 fc3e 	bl	40569c <__ssprint_r>
  402e20:	2800      	cmp	r0, #0
  402e22:	f47f ab9f 	bne.w	402564 <_svfprintf_r+0x1a4>
  402e26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e28:	46c8      	mov	r8, r9
  402e2a:	e4a9      	b.n	402780 <_svfprintf_r+0x3c0>
  402e2c:	aa25      	add	r2, sp, #148	; 0x94
  402e2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e30:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e32:	f002 fc33 	bl	40569c <__ssprint_r>
  402e36:	2800      	cmp	r0, #0
  402e38:	f43f aceb 	beq.w	402812 <_svfprintf_r+0x452>
  402e3c:	f7ff bb92 	b.w	402564 <_svfprintf_r+0x1a4>
  402e40:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402e44:	2b01      	cmp	r3, #1
  402e46:	f000 8134 	beq.w	4030b2 <_svfprintf_r+0xcf2>
  402e4a:	2b02      	cmp	r3, #2
  402e4c:	d125      	bne.n	402e9a <_svfprintf_r+0xada>
  402e4e:	f8cd b01c 	str.w	fp, [sp, #28]
  402e52:	2400      	movs	r4, #0
  402e54:	2500      	movs	r5, #0
  402e56:	e61e      	b.n	402a96 <_svfprintf_r+0x6d6>
  402e58:	aa25      	add	r2, sp, #148	; 0x94
  402e5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e5e:	f002 fc1d 	bl	40569c <__ssprint_r>
  402e62:	2800      	cmp	r0, #0
  402e64:	f47f ab7e 	bne.w	402564 <_svfprintf_r+0x1a4>
  402e68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e6a:	46c8      	mov	r8, r9
  402e6c:	e475      	b.n	40275a <_svfprintf_r+0x39a>
  402e6e:	aa25      	add	r2, sp, #148	; 0x94
  402e70:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e72:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e74:	f002 fc12 	bl	40569c <__ssprint_r>
  402e78:	2800      	cmp	r0, #0
  402e7a:	f47f ab73 	bne.w	402564 <_svfprintf_r+0x1a4>
  402e7e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e80:	46c8      	mov	r8, r9
  402e82:	e41b      	b.n	4026bc <_svfprintf_r+0x2fc>
  402e84:	aa25      	add	r2, sp, #148	; 0x94
  402e86:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e88:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e8a:	f002 fc07 	bl	40569c <__ssprint_r>
  402e8e:	2800      	cmp	r0, #0
  402e90:	f47f ab68 	bne.w	402564 <_svfprintf_r+0x1a4>
  402e94:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e96:	46c8      	mov	r8, r9
  402e98:	e420      	b.n	4026dc <_svfprintf_r+0x31c>
  402e9a:	f8cd b01c 	str.w	fp, [sp, #28]
  402e9e:	2400      	movs	r4, #0
  402ea0:	2500      	movs	r5, #0
  402ea2:	4649      	mov	r1, r9
  402ea4:	e000      	b.n	402ea8 <_svfprintf_r+0xae8>
  402ea6:	4631      	mov	r1, r6
  402ea8:	08e2      	lsrs	r2, r4, #3
  402eaa:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402eae:	08e8      	lsrs	r0, r5, #3
  402eb0:	f004 0307 	and.w	r3, r4, #7
  402eb4:	4605      	mov	r5, r0
  402eb6:	4614      	mov	r4, r2
  402eb8:	3330      	adds	r3, #48	; 0x30
  402eba:	ea54 0205 	orrs.w	r2, r4, r5
  402ebe:	f801 3c01 	strb.w	r3, [r1, #-1]
  402ec2:	f101 36ff 	add.w	r6, r1, #4294967295
  402ec6:	d1ee      	bne.n	402ea6 <_svfprintf_r+0xae6>
  402ec8:	9a07      	ldr	r2, [sp, #28]
  402eca:	07d2      	lsls	r2, r2, #31
  402ecc:	f57f adf3 	bpl.w	402ab6 <_svfprintf_r+0x6f6>
  402ed0:	2b30      	cmp	r3, #48	; 0x30
  402ed2:	f43f adf0 	beq.w	402ab6 <_svfprintf_r+0x6f6>
  402ed6:	3902      	subs	r1, #2
  402ed8:	2330      	movs	r3, #48	; 0x30
  402eda:	f806 3c01 	strb.w	r3, [r6, #-1]
  402ede:	eba9 0301 	sub.w	r3, r9, r1
  402ee2:	930e      	str	r3, [sp, #56]	; 0x38
  402ee4:	460e      	mov	r6, r1
  402ee6:	f7ff bb7b 	b.w	4025e0 <_svfprintf_r+0x220>
  402eea:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402eec:	2900      	cmp	r1, #0
  402eee:	f340 822e 	ble.w	40334e <_svfprintf_r+0xf8e>
  402ef2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ef4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402ef6:	4293      	cmp	r3, r2
  402ef8:	bfa8      	it	ge
  402efa:	4613      	movge	r3, r2
  402efc:	2b00      	cmp	r3, #0
  402efe:	461f      	mov	r7, r3
  402f00:	dd0d      	ble.n	402f1e <_svfprintf_r+0xb5e>
  402f02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f04:	f8c8 6000 	str.w	r6, [r8]
  402f08:	3301      	adds	r3, #1
  402f0a:	443c      	add	r4, r7
  402f0c:	2b07      	cmp	r3, #7
  402f0e:	9427      	str	r4, [sp, #156]	; 0x9c
  402f10:	f8c8 7004 	str.w	r7, [r8, #4]
  402f14:	9326      	str	r3, [sp, #152]	; 0x98
  402f16:	f300 831f 	bgt.w	403558 <_svfprintf_r+0x1198>
  402f1a:	f108 0808 	add.w	r8, r8, #8
  402f1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f20:	2f00      	cmp	r7, #0
  402f22:	bfa8      	it	ge
  402f24:	1bdb      	subge	r3, r3, r7
  402f26:	2b00      	cmp	r3, #0
  402f28:	461f      	mov	r7, r3
  402f2a:	f340 80d6 	ble.w	4030da <_svfprintf_r+0xd1a>
  402f2e:	2f10      	cmp	r7, #16
  402f30:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f32:	4d31      	ldr	r5, [pc, #196]	; (402ff8 <_svfprintf_r+0xc38>)
  402f34:	f340 81ed 	ble.w	403312 <_svfprintf_r+0xf52>
  402f38:	4642      	mov	r2, r8
  402f3a:	4621      	mov	r1, r4
  402f3c:	46b0      	mov	r8, r6
  402f3e:	f04f 0b10 	mov.w	fp, #16
  402f42:	462e      	mov	r6, r5
  402f44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402f48:	e004      	b.n	402f54 <_svfprintf_r+0xb94>
  402f4a:	3208      	adds	r2, #8
  402f4c:	3f10      	subs	r7, #16
  402f4e:	2f10      	cmp	r7, #16
  402f50:	f340 81db 	ble.w	40330a <_svfprintf_r+0xf4a>
  402f54:	3301      	adds	r3, #1
  402f56:	3110      	adds	r1, #16
  402f58:	2b07      	cmp	r3, #7
  402f5a:	9127      	str	r1, [sp, #156]	; 0x9c
  402f5c:	9326      	str	r3, [sp, #152]	; 0x98
  402f5e:	e882 0840 	stmia.w	r2, {r6, fp}
  402f62:	ddf2      	ble.n	402f4a <_svfprintf_r+0xb8a>
  402f64:	aa25      	add	r2, sp, #148	; 0x94
  402f66:	4629      	mov	r1, r5
  402f68:	4620      	mov	r0, r4
  402f6a:	f002 fb97 	bl	40569c <__ssprint_r>
  402f6e:	2800      	cmp	r0, #0
  402f70:	f47f aaf8 	bne.w	402564 <_svfprintf_r+0x1a4>
  402f74:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402f76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f78:	464a      	mov	r2, r9
  402f7a:	e7e7      	b.n	402f4c <_svfprintf_r+0xb8c>
  402f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f7e:	930e      	str	r3, [sp, #56]	; 0x38
  402f80:	464e      	mov	r6, r9
  402f82:	f7ff bb2d 	b.w	4025e0 <_svfprintf_r+0x220>
  402f86:	2d00      	cmp	r5, #0
  402f88:	bf08      	it	eq
  402f8a:	2c0a      	cmpeq	r4, #10
  402f8c:	f0c0 808f 	bcc.w	4030ae <_svfprintf_r+0xcee>
  402f90:	464e      	mov	r6, r9
  402f92:	4620      	mov	r0, r4
  402f94:	4629      	mov	r1, r5
  402f96:	220a      	movs	r2, #10
  402f98:	2300      	movs	r3, #0
  402f9a:	f7fe ffed 	bl	401f78 <__aeabi_uldivmod>
  402f9e:	3230      	adds	r2, #48	; 0x30
  402fa0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402fa4:	4620      	mov	r0, r4
  402fa6:	4629      	mov	r1, r5
  402fa8:	2300      	movs	r3, #0
  402faa:	220a      	movs	r2, #10
  402fac:	f7fe ffe4 	bl	401f78 <__aeabi_uldivmod>
  402fb0:	4604      	mov	r4, r0
  402fb2:	460d      	mov	r5, r1
  402fb4:	ea54 0305 	orrs.w	r3, r4, r5
  402fb8:	d1eb      	bne.n	402f92 <_svfprintf_r+0xbd2>
  402fba:	eba9 0306 	sub.w	r3, r9, r6
  402fbe:	930e      	str	r3, [sp, #56]	; 0x38
  402fc0:	f7ff bb0e 	b.w	4025e0 <_svfprintf_r+0x220>
  402fc4:	aa25      	add	r2, sp, #148	; 0x94
  402fc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fc8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fca:	f002 fb67 	bl	40569c <__ssprint_r>
  402fce:	2800      	cmp	r0, #0
  402fd0:	f47f aac8 	bne.w	402564 <_svfprintf_r+0x1a4>
  402fd4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402fd8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fda:	46c8      	mov	r8, r9
  402fdc:	f7ff bb5e 	b.w	40269c <_svfprintf_r+0x2dc>
  402fe0:	1e5e      	subs	r6, r3, #1
  402fe2:	2e00      	cmp	r6, #0
  402fe4:	f77f af0a 	ble.w	402dfc <_svfprintf_r+0xa3c>
  402fe8:	2e10      	cmp	r6, #16
  402fea:	4d03      	ldr	r5, [pc, #12]	; (402ff8 <_svfprintf_r+0xc38>)
  402fec:	dd22      	ble.n	403034 <_svfprintf_r+0xc74>
  402fee:	4622      	mov	r2, r4
  402ff0:	f04f 0b10 	mov.w	fp, #16
  402ff4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ff6:	e006      	b.n	403006 <_svfprintf_r+0xc46>
  402ff8:	00406ab0 	.word	0x00406ab0
  402ffc:	3e10      	subs	r6, #16
  402ffe:	2e10      	cmp	r6, #16
  403000:	f108 0808 	add.w	r8, r8, #8
  403004:	dd15      	ble.n	403032 <_svfprintf_r+0xc72>
  403006:	3701      	adds	r7, #1
  403008:	3210      	adds	r2, #16
  40300a:	2f07      	cmp	r7, #7
  40300c:	9227      	str	r2, [sp, #156]	; 0x9c
  40300e:	9726      	str	r7, [sp, #152]	; 0x98
  403010:	e888 0820 	stmia.w	r8, {r5, fp}
  403014:	ddf2      	ble.n	402ffc <_svfprintf_r+0xc3c>
  403016:	aa25      	add	r2, sp, #148	; 0x94
  403018:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40301a:	4620      	mov	r0, r4
  40301c:	f002 fb3e 	bl	40569c <__ssprint_r>
  403020:	2800      	cmp	r0, #0
  403022:	f47f aa9f 	bne.w	402564 <_svfprintf_r+0x1a4>
  403026:	3e10      	subs	r6, #16
  403028:	2e10      	cmp	r6, #16
  40302a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40302c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40302e:	46c8      	mov	r8, r9
  403030:	dce9      	bgt.n	403006 <_svfprintf_r+0xc46>
  403032:	4614      	mov	r4, r2
  403034:	3701      	adds	r7, #1
  403036:	4434      	add	r4, r6
  403038:	2f07      	cmp	r7, #7
  40303a:	9427      	str	r4, [sp, #156]	; 0x9c
  40303c:	9726      	str	r7, [sp, #152]	; 0x98
  40303e:	e888 0060 	stmia.w	r8, {r5, r6}
  403042:	f77f aed9 	ble.w	402df8 <_svfprintf_r+0xa38>
  403046:	aa25      	add	r2, sp, #148	; 0x94
  403048:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40304a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40304c:	f002 fb26 	bl	40569c <__ssprint_r>
  403050:	2800      	cmp	r0, #0
  403052:	f47f aa87 	bne.w	402564 <_svfprintf_r+0x1a4>
  403056:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403058:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40305a:	46c8      	mov	r8, r9
  40305c:	e6ce      	b.n	402dfc <_svfprintf_r+0xa3c>
  40305e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403060:	6814      	ldr	r4, [r2, #0]
  403062:	4613      	mov	r3, r2
  403064:	3304      	adds	r3, #4
  403066:	17e5      	asrs	r5, r4, #31
  403068:	930f      	str	r3, [sp, #60]	; 0x3c
  40306a:	4622      	mov	r2, r4
  40306c:	462b      	mov	r3, r5
  40306e:	e4fa      	b.n	402a66 <_svfprintf_r+0x6a6>
  403070:	3204      	adds	r2, #4
  403072:	681c      	ldr	r4, [r3, #0]
  403074:	920f      	str	r2, [sp, #60]	; 0x3c
  403076:	2301      	movs	r3, #1
  403078:	2500      	movs	r5, #0
  40307a:	f7ff ba94 	b.w	4025a6 <_svfprintf_r+0x1e6>
  40307e:	681c      	ldr	r4, [r3, #0]
  403080:	3304      	adds	r3, #4
  403082:	930f      	str	r3, [sp, #60]	; 0x3c
  403084:	2500      	movs	r5, #0
  403086:	e421      	b.n	4028cc <_svfprintf_r+0x50c>
  403088:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40308a:	460a      	mov	r2, r1
  40308c:	3204      	adds	r2, #4
  40308e:	680c      	ldr	r4, [r1, #0]
  403090:	920f      	str	r2, [sp, #60]	; 0x3c
  403092:	2500      	movs	r5, #0
  403094:	f7ff ba87 	b.w	4025a6 <_svfprintf_r+0x1e6>
  403098:	4614      	mov	r4, r2
  40309a:	3301      	adds	r3, #1
  40309c:	4434      	add	r4, r6
  40309e:	2b07      	cmp	r3, #7
  4030a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4030a2:	9326      	str	r3, [sp, #152]	; 0x98
  4030a4:	e888 0060 	stmia.w	r8, {r5, r6}
  4030a8:	f77f ab68 	ble.w	40277c <_svfprintf_r+0x3bc>
  4030ac:	e6b3      	b.n	402e16 <_svfprintf_r+0xa56>
  4030ae:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4030b2:	f8cd b01c 	str.w	fp, [sp, #28]
  4030b6:	ae42      	add	r6, sp, #264	; 0x108
  4030b8:	3430      	adds	r4, #48	; 0x30
  4030ba:	2301      	movs	r3, #1
  4030bc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4030c0:	930e      	str	r3, [sp, #56]	; 0x38
  4030c2:	f7ff ba8d 	b.w	4025e0 <_svfprintf_r+0x220>
  4030c6:	aa25      	add	r2, sp, #148	; 0x94
  4030c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030cc:	f002 fae6 	bl	40569c <__ssprint_r>
  4030d0:	2800      	cmp	r0, #0
  4030d2:	f47f aa47 	bne.w	402564 <_svfprintf_r+0x1a4>
  4030d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030d8:	46c8      	mov	r8, r9
  4030da:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4030dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030de:	429a      	cmp	r2, r3
  4030e0:	db44      	blt.n	40316c <_svfprintf_r+0xdac>
  4030e2:	9b07      	ldr	r3, [sp, #28]
  4030e4:	07d9      	lsls	r1, r3, #31
  4030e6:	d441      	bmi.n	40316c <_svfprintf_r+0xdac>
  4030e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030ea:	9812      	ldr	r0, [sp, #72]	; 0x48
  4030ec:	1a9a      	subs	r2, r3, r2
  4030ee:	1a1d      	subs	r5, r3, r0
  4030f0:	4295      	cmp	r5, r2
  4030f2:	bfa8      	it	ge
  4030f4:	4615      	movge	r5, r2
  4030f6:	2d00      	cmp	r5, #0
  4030f8:	dd0e      	ble.n	403118 <_svfprintf_r+0xd58>
  4030fa:	9926      	ldr	r1, [sp, #152]	; 0x98
  4030fc:	f8c8 5004 	str.w	r5, [r8, #4]
  403100:	3101      	adds	r1, #1
  403102:	4406      	add	r6, r0
  403104:	442c      	add	r4, r5
  403106:	2907      	cmp	r1, #7
  403108:	f8c8 6000 	str.w	r6, [r8]
  40310c:	9427      	str	r4, [sp, #156]	; 0x9c
  40310e:	9126      	str	r1, [sp, #152]	; 0x98
  403110:	f300 823b 	bgt.w	40358a <_svfprintf_r+0x11ca>
  403114:	f108 0808 	add.w	r8, r8, #8
  403118:	2d00      	cmp	r5, #0
  40311a:	bfac      	ite	ge
  40311c:	1b56      	subge	r6, r2, r5
  40311e:	4616      	movlt	r6, r2
  403120:	2e00      	cmp	r6, #0
  403122:	f77f ab2d 	ble.w	402780 <_svfprintf_r+0x3c0>
  403126:	2e10      	cmp	r6, #16
  403128:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40312a:	4db0      	ldr	r5, [pc, #704]	; (4033ec <_svfprintf_r+0x102c>)
  40312c:	ddb5      	ble.n	40309a <_svfprintf_r+0xcda>
  40312e:	4622      	mov	r2, r4
  403130:	2710      	movs	r7, #16
  403132:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403136:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403138:	e004      	b.n	403144 <_svfprintf_r+0xd84>
  40313a:	f108 0808 	add.w	r8, r8, #8
  40313e:	3e10      	subs	r6, #16
  403140:	2e10      	cmp	r6, #16
  403142:	dda9      	ble.n	403098 <_svfprintf_r+0xcd8>
  403144:	3301      	adds	r3, #1
  403146:	3210      	adds	r2, #16
  403148:	2b07      	cmp	r3, #7
  40314a:	9227      	str	r2, [sp, #156]	; 0x9c
  40314c:	9326      	str	r3, [sp, #152]	; 0x98
  40314e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403152:	ddf2      	ble.n	40313a <_svfprintf_r+0xd7a>
  403154:	aa25      	add	r2, sp, #148	; 0x94
  403156:	4621      	mov	r1, r4
  403158:	4658      	mov	r0, fp
  40315a:	f002 fa9f 	bl	40569c <__ssprint_r>
  40315e:	2800      	cmp	r0, #0
  403160:	f47f aa00 	bne.w	402564 <_svfprintf_r+0x1a4>
  403164:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403166:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403168:	46c8      	mov	r8, r9
  40316a:	e7e8      	b.n	40313e <_svfprintf_r+0xd7e>
  40316c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40316e:	9819      	ldr	r0, [sp, #100]	; 0x64
  403170:	991a      	ldr	r1, [sp, #104]	; 0x68
  403172:	f8c8 1000 	str.w	r1, [r8]
  403176:	3301      	adds	r3, #1
  403178:	4404      	add	r4, r0
  40317a:	2b07      	cmp	r3, #7
  40317c:	9427      	str	r4, [sp, #156]	; 0x9c
  40317e:	f8c8 0004 	str.w	r0, [r8, #4]
  403182:	9326      	str	r3, [sp, #152]	; 0x98
  403184:	f300 81f5 	bgt.w	403572 <_svfprintf_r+0x11b2>
  403188:	f108 0808 	add.w	r8, r8, #8
  40318c:	e7ac      	b.n	4030e8 <_svfprintf_r+0xd28>
  40318e:	9b07      	ldr	r3, [sp, #28]
  403190:	07da      	lsls	r2, r3, #31
  403192:	f53f adfe 	bmi.w	402d92 <_svfprintf_r+0x9d2>
  403196:	3701      	adds	r7, #1
  403198:	3401      	adds	r4, #1
  40319a:	2301      	movs	r3, #1
  40319c:	2f07      	cmp	r7, #7
  40319e:	9427      	str	r4, [sp, #156]	; 0x9c
  4031a0:	9726      	str	r7, [sp, #152]	; 0x98
  4031a2:	f8c8 6000 	str.w	r6, [r8]
  4031a6:	f8c8 3004 	str.w	r3, [r8, #4]
  4031aa:	f77f ae25 	ble.w	402df8 <_svfprintf_r+0xa38>
  4031ae:	e74a      	b.n	403046 <_svfprintf_r+0xc86>
  4031b0:	aa25      	add	r2, sp, #148	; 0x94
  4031b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031b6:	f002 fa71 	bl	40569c <__ssprint_r>
  4031ba:	2800      	cmp	r0, #0
  4031bc:	f47f a9d2 	bne.w	402564 <_svfprintf_r+0x1a4>
  4031c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031c2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031c4:	46c8      	mov	r8, r9
  4031c6:	e5f2      	b.n	402dae <_svfprintf_r+0x9ee>
  4031c8:	aa25      	add	r2, sp, #148	; 0x94
  4031ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031ce:	f002 fa65 	bl	40569c <__ssprint_r>
  4031d2:	2800      	cmp	r0, #0
  4031d4:	f47f a9c6 	bne.w	402564 <_svfprintf_r+0x1a4>
  4031d8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031da:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031dc:	46c8      	mov	r8, r9
  4031de:	e5f5      	b.n	402dcc <_svfprintf_r+0xa0c>
  4031e0:	464e      	mov	r6, r9
  4031e2:	f7ff b9fd 	b.w	4025e0 <_svfprintf_r+0x220>
  4031e6:	aa25      	add	r2, sp, #148	; 0x94
  4031e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031ec:	f002 fa56 	bl	40569c <__ssprint_r>
  4031f0:	2800      	cmp	r0, #0
  4031f2:	f47f a9b7 	bne.w	402564 <_svfprintf_r+0x1a4>
  4031f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031f8:	46c8      	mov	r8, r9
  4031fa:	f7ff ba72 	b.w	4026e2 <_svfprintf_r+0x322>
  4031fe:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403200:	4622      	mov	r2, r4
  403202:	4620      	mov	r0, r4
  403204:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403206:	4623      	mov	r3, r4
  403208:	4621      	mov	r1, r4
  40320a:	f002 febb 	bl	405f84 <__aeabi_dcmpun>
  40320e:	2800      	cmp	r0, #0
  403210:	f040 8286 	bne.w	403720 <_svfprintf_r+0x1360>
  403214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403216:	3301      	adds	r3, #1
  403218:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40321a:	f023 0320 	bic.w	r3, r3, #32
  40321e:	930e      	str	r3, [sp, #56]	; 0x38
  403220:	f000 81e2 	beq.w	4035e8 <_svfprintf_r+0x1228>
  403224:	2b47      	cmp	r3, #71	; 0x47
  403226:	f000 811e 	beq.w	403466 <_svfprintf_r+0x10a6>
  40322a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40322e:	9307      	str	r3, [sp, #28]
  403230:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403232:	1e1f      	subs	r7, r3, #0
  403234:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403236:	9308      	str	r3, [sp, #32]
  403238:	bfbb      	ittet	lt
  40323a:	463b      	movlt	r3, r7
  40323c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403240:	2300      	movge	r3, #0
  403242:	232d      	movlt	r3, #45	; 0x2d
  403244:	9310      	str	r3, [sp, #64]	; 0x40
  403246:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403248:	2b66      	cmp	r3, #102	; 0x66
  40324a:	f000 81bb 	beq.w	4035c4 <_svfprintf_r+0x1204>
  40324e:	2b46      	cmp	r3, #70	; 0x46
  403250:	f000 80df 	beq.w	403412 <_svfprintf_r+0x1052>
  403254:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403256:	9a08      	ldr	r2, [sp, #32]
  403258:	2b45      	cmp	r3, #69	; 0x45
  40325a:	bf0c      	ite	eq
  40325c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40325e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403260:	a823      	add	r0, sp, #140	; 0x8c
  403262:	a920      	add	r1, sp, #128	; 0x80
  403264:	bf08      	it	eq
  403266:	1c5d      	addeq	r5, r3, #1
  403268:	9004      	str	r0, [sp, #16]
  40326a:	9103      	str	r1, [sp, #12]
  40326c:	a81f      	add	r0, sp, #124	; 0x7c
  40326e:	2102      	movs	r1, #2
  403270:	463b      	mov	r3, r7
  403272:	9002      	str	r0, [sp, #8]
  403274:	9501      	str	r5, [sp, #4]
  403276:	9100      	str	r1, [sp, #0]
  403278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40327a:	f000 fb75 	bl	403968 <_dtoa_r>
  40327e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403280:	2b67      	cmp	r3, #103	; 0x67
  403282:	4606      	mov	r6, r0
  403284:	f040 81e0 	bne.w	403648 <_svfprintf_r+0x1288>
  403288:	f01b 0f01 	tst.w	fp, #1
  40328c:	f000 8246 	beq.w	40371c <_svfprintf_r+0x135c>
  403290:	1974      	adds	r4, r6, r5
  403292:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403294:	9808      	ldr	r0, [sp, #32]
  403296:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403298:	4639      	mov	r1, r7
  40329a:	f7fe fdeb 	bl	401e74 <__aeabi_dcmpeq>
  40329e:	2800      	cmp	r0, #0
  4032a0:	f040 8165 	bne.w	40356e <_svfprintf_r+0x11ae>
  4032a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032a6:	42a3      	cmp	r3, r4
  4032a8:	d206      	bcs.n	4032b8 <_svfprintf_r+0xef8>
  4032aa:	2130      	movs	r1, #48	; 0x30
  4032ac:	1c5a      	adds	r2, r3, #1
  4032ae:	9223      	str	r2, [sp, #140]	; 0x8c
  4032b0:	7019      	strb	r1, [r3, #0]
  4032b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032b4:	429c      	cmp	r4, r3
  4032b6:	d8f9      	bhi.n	4032ac <_svfprintf_r+0xeec>
  4032b8:	1b9b      	subs	r3, r3, r6
  4032ba:	9313      	str	r3, [sp, #76]	; 0x4c
  4032bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032be:	2b47      	cmp	r3, #71	; 0x47
  4032c0:	f000 80e9 	beq.w	403496 <_svfprintf_r+0x10d6>
  4032c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032c6:	2b65      	cmp	r3, #101	; 0x65
  4032c8:	f340 81cd 	ble.w	403666 <_svfprintf_r+0x12a6>
  4032cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032ce:	2b66      	cmp	r3, #102	; 0x66
  4032d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4032d2:	9312      	str	r3, [sp, #72]	; 0x48
  4032d4:	f000 819e 	beq.w	403614 <_svfprintf_r+0x1254>
  4032d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032da:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4032dc:	4619      	mov	r1, r3
  4032de:	4291      	cmp	r1, r2
  4032e0:	f300 818a 	bgt.w	4035f8 <_svfprintf_r+0x1238>
  4032e4:	f01b 0f01 	tst.w	fp, #1
  4032e8:	f040 8213 	bne.w	403712 <_svfprintf_r+0x1352>
  4032ec:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4032f0:	9308      	str	r3, [sp, #32]
  4032f2:	2367      	movs	r3, #103	; 0x67
  4032f4:	920e      	str	r2, [sp, #56]	; 0x38
  4032f6:	9311      	str	r3, [sp, #68]	; 0x44
  4032f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032fa:	2b00      	cmp	r3, #0
  4032fc:	f040 80c4 	bne.w	403488 <_svfprintf_r+0x10c8>
  403300:	930a      	str	r3, [sp, #40]	; 0x28
  403302:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403306:	f7ff b973 	b.w	4025f0 <_svfprintf_r+0x230>
  40330a:	4635      	mov	r5, r6
  40330c:	460c      	mov	r4, r1
  40330e:	4646      	mov	r6, r8
  403310:	4690      	mov	r8, r2
  403312:	3301      	adds	r3, #1
  403314:	443c      	add	r4, r7
  403316:	2b07      	cmp	r3, #7
  403318:	9427      	str	r4, [sp, #156]	; 0x9c
  40331a:	9326      	str	r3, [sp, #152]	; 0x98
  40331c:	e888 00a0 	stmia.w	r8, {r5, r7}
  403320:	f73f aed1 	bgt.w	4030c6 <_svfprintf_r+0xd06>
  403324:	f108 0808 	add.w	r8, r8, #8
  403328:	e6d7      	b.n	4030da <_svfprintf_r+0xd1a>
  40332a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40332c:	6813      	ldr	r3, [r2, #0]
  40332e:	3204      	adds	r2, #4
  403330:	920f      	str	r2, [sp, #60]	; 0x3c
  403332:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403334:	601a      	str	r2, [r3, #0]
  403336:	f7ff b86a 	b.w	40240e <_svfprintf_r+0x4e>
  40333a:	aa25      	add	r2, sp, #148	; 0x94
  40333c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40333e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403340:	f002 f9ac 	bl	40569c <__ssprint_r>
  403344:	2800      	cmp	r0, #0
  403346:	f47f a90d 	bne.w	402564 <_svfprintf_r+0x1a4>
  40334a:	46c8      	mov	r8, r9
  40334c:	e48d      	b.n	402c6a <_svfprintf_r+0x8aa>
  40334e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403350:	4a27      	ldr	r2, [pc, #156]	; (4033f0 <_svfprintf_r+0x1030>)
  403352:	f8c8 2000 	str.w	r2, [r8]
  403356:	3301      	adds	r3, #1
  403358:	3401      	adds	r4, #1
  40335a:	2201      	movs	r2, #1
  40335c:	2b07      	cmp	r3, #7
  40335e:	9427      	str	r4, [sp, #156]	; 0x9c
  403360:	9326      	str	r3, [sp, #152]	; 0x98
  403362:	f8c8 2004 	str.w	r2, [r8, #4]
  403366:	dc72      	bgt.n	40344e <_svfprintf_r+0x108e>
  403368:	f108 0808 	add.w	r8, r8, #8
  40336c:	b929      	cbnz	r1, 40337a <_svfprintf_r+0xfba>
  40336e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403370:	b91b      	cbnz	r3, 40337a <_svfprintf_r+0xfba>
  403372:	9b07      	ldr	r3, [sp, #28]
  403374:	07d8      	lsls	r0, r3, #31
  403376:	f57f aa03 	bpl.w	402780 <_svfprintf_r+0x3c0>
  40337a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40337c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40337e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403380:	f8c8 2000 	str.w	r2, [r8]
  403384:	3301      	adds	r3, #1
  403386:	4602      	mov	r2, r0
  403388:	4422      	add	r2, r4
  40338a:	2b07      	cmp	r3, #7
  40338c:	9227      	str	r2, [sp, #156]	; 0x9c
  40338e:	f8c8 0004 	str.w	r0, [r8, #4]
  403392:	9326      	str	r3, [sp, #152]	; 0x98
  403394:	f300 818d 	bgt.w	4036b2 <_svfprintf_r+0x12f2>
  403398:	f108 0808 	add.w	r8, r8, #8
  40339c:	2900      	cmp	r1, #0
  40339e:	f2c0 8165 	blt.w	40366c <_svfprintf_r+0x12ac>
  4033a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4033a4:	f8c8 6000 	str.w	r6, [r8]
  4033a8:	3301      	adds	r3, #1
  4033aa:	188c      	adds	r4, r1, r2
  4033ac:	2b07      	cmp	r3, #7
  4033ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4033b0:	9326      	str	r3, [sp, #152]	; 0x98
  4033b2:	f8c8 1004 	str.w	r1, [r8, #4]
  4033b6:	f77f a9e1 	ble.w	40277c <_svfprintf_r+0x3bc>
  4033ba:	e52c      	b.n	402e16 <_svfprintf_r+0xa56>
  4033bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033be:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033c0:	6813      	ldr	r3, [r2, #0]
  4033c2:	17cd      	asrs	r5, r1, #31
  4033c4:	4608      	mov	r0, r1
  4033c6:	3204      	adds	r2, #4
  4033c8:	4629      	mov	r1, r5
  4033ca:	920f      	str	r2, [sp, #60]	; 0x3c
  4033cc:	e9c3 0100 	strd	r0, r1, [r3]
  4033d0:	f7ff b81d 	b.w	40240e <_svfprintf_r+0x4e>
  4033d4:	aa25      	add	r2, sp, #148	; 0x94
  4033d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033da:	f002 f95f 	bl	40569c <__ssprint_r>
  4033de:	2800      	cmp	r0, #0
  4033e0:	f47f a8c0 	bne.w	402564 <_svfprintf_r+0x1a4>
  4033e4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033e6:	46c8      	mov	r8, r9
  4033e8:	e458      	b.n	402c9c <_svfprintf_r+0x8dc>
  4033ea:	bf00      	nop
  4033ec:	00406ab0 	.word	0x00406ab0
  4033f0:	00406a9c 	.word	0x00406a9c
  4033f4:	2140      	movs	r1, #64	; 0x40
  4033f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033f8:	f001 fa0c 	bl	404814 <_malloc_r>
  4033fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033fe:	6010      	str	r0, [r2, #0]
  403400:	6110      	str	r0, [r2, #16]
  403402:	2800      	cmp	r0, #0
  403404:	f000 81f2 	beq.w	4037ec <_svfprintf_r+0x142c>
  403408:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40340a:	2340      	movs	r3, #64	; 0x40
  40340c:	6153      	str	r3, [r2, #20]
  40340e:	f7fe bfee 	b.w	4023ee <_svfprintf_r+0x2e>
  403412:	a823      	add	r0, sp, #140	; 0x8c
  403414:	a920      	add	r1, sp, #128	; 0x80
  403416:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403418:	9004      	str	r0, [sp, #16]
  40341a:	9103      	str	r1, [sp, #12]
  40341c:	a81f      	add	r0, sp, #124	; 0x7c
  40341e:	2103      	movs	r1, #3
  403420:	9002      	str	r0, [sp, #8]
  403422:	9a08      	ldr	r2, [sp, #32]
  403424:	9401      	str	r4, [sp, #4]
  403426:	463b      	mov	r3, r7
  403428:	9100      	str	r1, [sp, #0]
  40342a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40342c:	f000 fa9c 	bl	403968 <_dtoa_r>
  403430:	4625      	mov	r5, r4
  403432:	4606      	mov	r6, r0
  403434:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403436:	2b46      	cmp	r3, #70	; 0x46
  403438:	eb06 0405 	add.w	r4, r6, r5
  40343c:	f47f af29 	bne.w	403292 <_svfprintf_r+0xed2>
  403440:	7833      	ldrb	r3, [r6, #0]
  403442:	2b30      	cmp	r3, #48	; 0x30
  403444:	f000 8178 	beq.w	403738 <_svfprintf_r+0x1378>
  403448:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40344a:	442c      	add	r4, r5
  40344c:	e721      	b.n	403292 <_svfprintf_r+0xed2>
  40344e:	aa25      	add	r2, sp, #148	; 0x94
  403450:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403452:	980c      	ldr	r0, [sp, #48]	; 0x30
  403454:	f002 f922 	bl	40569c <__ssprint_r>
  403458:	2800      	cmp	r0, #0
  40345a:	f47f a883 	bne.w	402564 <_svfprintf_r+0x1a4>
  40345e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403460:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403462:	46c8      	mov	r8, r9
  403464:	e782      	b.n	40336c <_svfprintf_r+0xfac>
  403466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403468:	2b00      	cmp	r3, #0
  40346a:	bf08      	it	eq
  40346c:	2301      	moveq	r3, #1
  40346e:	930a      	str	r3, [sp, #40]	; 0x28
  403470:	e6db      	b.n	40322a <_svfprintf_r+0xe6a>
  403472:	4630      	mov	r0, r6
  403474:	940a      	str	r4, [sp, #40]	; 0x28
  403476:	f002 f8a3 	bl	4055c0 <strlen>
  40347a:	950f      	str	r5, [sp, #60]	; 0x3c
  40347c:	900e      	str	r0, [sp, #56]	; 0x38
  40347e:	f8cd b01c 	str.w	fp, [sp, #28]
  403482:	4603      	mov	r3, r0
  403484:	f7ff b9f9 	b.w	40287a <_svfprintf_r+0x4ba>
  403488:	272d      	movs	r7, #45	; 0x2d
  40348a:	2300      	movs	r3, #0
  40348c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403490:	930a      	str	r3, [sp, #40]	; 0x28
  403492:	f7ff b8ae 	b.w	4025f2 <_svfprintf_r+0x232>
  403496:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403498:	9312      	str	r3, [sp, #72]	; 0x48
  40349a:	461a      	mov	r2, r3
  40349c:	3303      	adds	r3, #3
  40349e:	db04      	blt.n	4034aa <_svfprintf_r+0x10ea>
  4034a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034a2:	4619      	mov	r1, r3
  4034a4:	4291      	cmp	r1, r2
  4034a6:	f6bf af17 	bge.w	4032d8 <_svfprintf_r+0xf18>
  4034aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034ac:	3b02      	subs	r3, #2
  4034ae:	9311      	str	r3, [sp, #68]	; 0x44
  4034b0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4034b4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4034b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034ba:	3b01      	subs	r3, #1
  4034bc:	2b00      	cmp	r3, #0
  4034be:	931f      	str	r3, [sp, #124]	; 0x7c
  4034c0:	bfbd      	ittte	lt
  4034c2:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4034c4:	f1c3 0301 	rsblt	r3, r3, #1
  4034c8:	222d      	movlt	r2, #45	; 0x2d
  4034ca:	222b      	movge	r2, #43	; 0x2b
  4034cc:	2b09      	cmp	r3, #9
  4034ce:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4034d2:	f340 8116 	ble.w	403702 <_svfprintf_r+0x1342>
  4034d6:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4034da:	4620      	mov	r0, r4
  4034dc:	4dab      	ldr	r5, [pc, #684]	; (40378c <_svfprintf_r+0x13cc>)
  4034de:	e000      	b.n	4034e2 <_svfprintf_r+0x1122>
  4034e0:	4610      	mov	r0, r2
  4034e2:	fb85 1203 	smull	r1, r2, r5, r3
  4034e6:	17d9      	asrs	r1, r3, #31
  4034e8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4034ec:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4034f0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4034f4:	3230      	adds	r2, #48	; 0x30
  4034f6:	2909      	cmp	r1, #9
  4034f8:	f800 2c01 	strb.w	r2, [r0, #-1]
  4034fc:	460b      	mov	r3, r1
  4034fe:	f100 32ff 	add.w	r2, r0, #4294967295
  403502:	dced      	bgt.n	4034e0 <_svfprintf_r+0x1120>
  403504:	3330      	adds	r3, #48	; 0x30
  403506:	3802      	subs	r0, #2
  403508:	b2d9      	uxtb	r1, r3
  40350a:	4284      	cmp	r4, r0
  40350c:	f802 1c01 	strb.w	r1, [r2, #-1]
  403510:	f240 8165 	bls.w	4037de <_svfprintf_r+0x141e>
  403514:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403518:	4613      	mov	r3, r2
  40351a:	e001      	b.n	403520 <_svfprintf_r+0x1160>
  40351c:	f813 1b01 	ldrb.w	r1, [r3], #1
  403520:	f800 1b01 	strb.w	r1, [r0], #1
  403524:	42a3      	cmp	r3, r4
  403526:	d1f9      	bne.n	40351c <_svfprintf_r+0x115c>
  403528:	3301      	adds	r3, #1
  40352a:	1a9b      	subs	r3, r3, r2
  40352c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403530:	4413      	add	r3, r2
  403532:	aa21      	add	r2, sp, #132	; 0x84
  403534:	1a9b      	subs	r3, r3, r2
  403536:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403538:	931b      	str	r3, [sp, #108]	; 0x6c
  40353a:	2a01      	cmp	r2, #1
  40353c:	4413      	add	r3, r2
  40353e:	930e      	str	r3, [sp, #56]	; 0x38
  403540:	f340 8119 	ble.w	403776 <_svfprintf_r+0x13b6>
  403544:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403546:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403548:	4413      	add	r3, r2
  40354a:	930e      	str	r3, [sp, #56]	; 0x38
  40354c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403550:	9308      	str	r3, [sp, #32]
  403552:	2300      	movs	r3, #0
  403554:	9312      	str	r3, [sp, #72]	; 0x48
  403556:	e6cf      	b.n	4032f8 <_svfprintf_r+0xf38>
  403558:	aa25      	add	r2, sp, #148	; 0x94
  40355a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40355c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40355e:	f002 f89d 	bl	40569c <__ssprint_r>
  403562:	2800      	cmp	r0, #0
  403564:	f47e affe 	bne.w	402564 <_svfprintf_r+0x1a4>
  403568:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40356a:	46c8      	mov	r8, r9
  40356c:	e4d7      	b.n	402f1e <_svfprintf_r+0xb5e>
  40356e:	4623      	mov	r3, r4
  403570:	e6a2      	b.n	4032b8 <_svfprintf_r+0xef8>
  403572:	aa25      	add	r2, sp, #148	; 0x94
  403574:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403576:	980c      	ldr	r0, [sp, #48]	; 0x30
  403578:	f002 f890 	bl	40569c <__ssprint_r>
  40357c:	2800      	cmp	r0, #0
  40357e:	f47e aff1 	bne.w	402564 <_svfprintf_r+0x1a4>
  403582:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403584:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403586:	46c8      	mov	r8, r9
  403588:	e5ae      	b.n	4030e8 <_svfprintf_r+0xd28>
  40358a:	aa25      	add	r2, sp, #148	; 0x94
  40358c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40358e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403590:	f002 f884 	bl	40569c <__ssprint_r>
  403594:	2800      	cmp	r0, #0
  403596:	f47e afe5 	bne.w	402564 <_svfprintf_r+0x1a4>
  40359a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40359c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40359e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035a0:	1a9a      	subs	r2, r3, r2
  4035a2:	46c8      	mov	r8, r9
  4035a4:	e5b8      	b.n	403118 <_svfprintf_r+0xd58>
  4035a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035a8:	9612      	str	r6, [sp, #72]	; 0x48
  4035aa:	2b06      	cmp	r3, #6
  4035ac:	bf28      	it	cs
  4035ae:	2306      	movcs	r3, #6
  4035b0:	960a      	str	r6, [sp, #40]	; 0x28
  4035b2:	4637      	mov	r7, r6
  4035b4:	9308      	str	r3, [sp, #32]
  4035b6:	950f      	str	r5, [sp, #60]	; 0x3c
  4035b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4035bc:	930e      	str	r3, [sp, #56]	; 0x38
  4035be:	4e74      	ldr	r6, [pc, #464]	; (403790 <_svfprintf_r+0x13d0>)
  4035c0:	f7ff b816 	b.w	4025f0 <_svfprintf_r+0x230>
  4035c4:	a823      	add	r0, sp, #140	; 0x8c
  4035c6:	a920      	add	r1, sp, #128	; 0x80
  4035c8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4035ca:	9004      	str	r0, [sp, #16]
  4035cc:	9103      	str	r1, [sp, #12]
  4035ce:	a81f      	add	r0, sp, #124	; 0x7c
  4035d0:	2103      	movs	r1, #3
  4035d2:	9002      	str	r0, [sp, #8]
  4035d4:	9a08      	ldr	r2, [sp, #32]
  4035d6:	9501      	str	r5, [sp, #4]
  4035d8:	463b      	mov	r3, r7
  4035da:	9100      	str	r1, [sp, #0]
  4035dc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035de:	f000 f9c3 	bl	403968 <_dtoa_r>
  4035e2:	4606      	mov	r6, r0
  4035e4:	1944      	adds	r4, r0, r5
  4035e6:	e72b      	b.n	403440 <_svfprintf_r+0x1080>
  4035e8:	2306      	movs	r3, #6
  4035ea:	930a      	str	r3, [sp, #40]	; 0x28
  4035ec:	e61d      	b.n	40322a <_svfprintf_r+0xe6a>
  4035ee:	272d      	movs	r7, #45	; 0x2d
  4035f0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4035f4:	f7ff bacd 	b.w	402b92 <_svfprintf_r+0x7d2>
  4035f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4035fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4035fc:	4413      	add	r3, r2
  4035fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403600:	930e      	str	r3, [sp, #56]	; 0x38
  403602:	2a00      	cmp	r2, #0
  403604:	f340 80b0 	ble.w	403768 <_svfprintf_r+0x13a8>
  403608:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40360c:	9308      	str	r3, [sp, #32]
  40360e:	2367      	movs	r3, #103	; 0x67
  403610:	9311      	str	r3, [sp, #68]	; 0x44
  403612:	e671      	b.n	4032f8 <_svfprintf_r+0xf38>
  403614:	2b00      	cmp	r3, #0
  403616:	f340 80c3 	ble.w	4037a0 <_svfprintf_r+0x13e0>
  40361a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40361c:	2a00      	cmp	r2, #0
  40361e:	f040 8099 	bne.w	403754 <_svfprintf_r+0x1394>
  403622:	f01b 0f01 	tst.w	fp, #1
  403626:	f040 8095 	bne.w	403754 <_svfprintf_r+0x1394>
  40362a:	9308      	str	r3, [sp, #32]
  40362c:	930e      	str	r3, [sp, #56]	; 0x38
  40362e:	e663      	b.n	4032f8 <_svfprintf_r+0xf38>
  403630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403632:	9308      	str	r3, [sp, #32]
  403634:	930e      	str	r3, [sp, #56]	; 0x38
  403636:	900a      	str	r0, [sp, #40]	; 0x28
  403638:	950f      	str	r5, [sp, #60]	; 0x3c
  40363a:	f8cd b01c 	str.w	fp, [sp, #28]
  40363e:	9012      	str	r0, [sp, #72]	; 0x48
  403640:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403644:	f7fe bfd4 	b.w	4025f0 <_svfprintf_r+0x230>
  403648:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40364a:	2b47      	cmp	r3, #71	; 0x47
  40364c:	f47f ae20 	bne.w	403290 <_svfprintf_r+0xed0>
  403650:	f01b 0f01 	tst.w	fp, #1
  403654:	f47f aeee 	bne.w	403434 <_svfprintf_r+0x1074>
  403658:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40365a:	1b9b      	subs	r3, r3, r6
  40365c:	9313      	str	r3, [sp, #76]	; 0x4c
  40365e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403660:	2b47      	cmp	r3, #71	; 0x47
  403662:	f43f af18 	beq.w	403496 <_svfprintf_r+0x10d6>
  403666:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403668:	9312      	str	r3, [sp, #72]	; 0x48
  40366a:	e721      	b.n	4034b0 <_svfprintf_r+0x10f0>
  40366c:	424f      	negs	r7, r1
  40366e:	3110      	adds	r1, #16
  403670:	4d48      	ldr	r5, [pc, #288]	; (403794 <_svfprintf_r+0x13d4>)
  403672:	da2f      	bge.n	4036d4 <_svfprintf_r+0x1314>
  403674:	2410      	movs	r4, #16
  403676:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40367a:	e004      	b.n	403686 <_svfprintf_r+0x12c6>
  40367c:	f108 0808 	add.w	r8, r8, #8
  403680:	3f10      	subs	r7, #16
  403682:	2f10      	cmp	r7, #16
  403684:	dd26      	ble.n	4036d4 <_svfprintf_r+0x1314>
  403686:	3301      	adds	r3, #1
  403688:	3210      	adds	r2, #16
  40368a:	2b07      	cmp	r3, #7
  40368c:	9227      	str	r2, [sp, #156]	; 0x9c
  40368e:	9326      	str	r3, [sp, #152]	; 0x98
  403690:	f8c8 5000 	str.w	r5, [r8]
  403694:	f8c8 4004 	str.w	r4, [r8, #4]
  403698:	ddf0      	ble.n	40367c <_svfprintf_r+0x12bc>
  40369a:	aa25      	add	r2, sp, #148	; 0x94
  40369c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40369e:	4658      	mov	r0, fp
  4036a0:	f001 fffc 	bl	40569c <__ssprint_r>
  4036a4:	2800      	cmp	r0, #0
  4036a6:	f47e af5d 	bne.w	402564 <_svfprintf_r+0x1a4>
  4036aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036ae:	46c8      	mov	r8, r9
  4036b0:	e7e6      	b.n	403680 <_svfprintf_r+0x12c0>
  4036b2:	aa25      	add	r2, sp, #148	; 0x94
  4036b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036b8:	f001 fff0 	bl	40569c <__ssprint_r>
  4036bc:	2800      	cmp	r0, #0
  4036be:	f47e af51 	bne.w	402564 <_svfprintf_r+0x1a4>
  4036c2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4036c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036c8:	46c8      	mov	r8, r9
  4036ca:	e667      	b.n	40339c <_svfprintf_r+0xfdc>
  4036cc:	2000      	movs	r0, #0
  4036ce:	900a      	str	r0, [sp, #40]	; 0x28
  4036d0:	f7fe bed0 	b.w	402474 <_svfprintf_r+0xb4>
  4036d4:	3301      	adds	r3, #1
  4036d6:	443a      	add	r2, r7
  4036d8:	2b07      	cmp	r3, #7
  4036da:	e888 00a0 	stmia.w	r8, {r5, r7}
  4036de:	9227      	str	r2, [sp, #156]	; 0x9c
  4036e0:	9326      	str	r3, [sp, #152]	; 0x98
  4036e2:	f108 0808 	add.w	r8, r8, #8
  4036e6:	f77f ae5c 	ble.w	4033a2 <_svfprintf_r+0xfe2>
  4036ea:	aa25      	add	r2, sp, #148	; 0x94
  4036ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036f0:	f001 ffd4 	bl	40569c <__ssprint_r>
  4036f4:	2800      	cmp	r0, #0
  4036f6:	f47e af35 	bne.w	402564 <_svfprintf_r+0x1a4>
  4036fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036fe:	46c8      	mov	r8, r9
  403700:	e64f      	b.n	4033a2 <_svfprintf_r+0xfe2>
  403702:	3330      	adds	r3, #48	; 0x30
  403704:	2230      	movs	r2, #48	; 0x30
  403706:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40370a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40370e:	ab22      	add	r3, sp, #136	; 0x88
  403710:	e70f      	b.n	403532 <_svfprintf_r+0x1172>
  403712:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403714:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403716:	4413      	add	r3, r2
  403718:	930e      	str	r3, [sp, #56]	; 0x38
  40371a:	e775      	b.n	403608 <_svfprintf_r+0x1248>
  40371c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40371e:	e5cb      	b.n	4032b8 <_svfprintf_r+0xef8>
  403720:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403722:	4e1d      	ldr	r6, [pc, #116]	; (403798 <_svfprintf_r+0x13d8>)
  403724:	2b00      	cmp	r3, #0
  403726:	bfb6      	itet	lt
  403728:	272d      	movlt	r7, #45	; 0x2d
  40372a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40372e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403732:	4b1a      	ldr	r3, [pc, #104]	; (40379c <_svfprintf_r+0x13dc>)
  403734:	f7ff ba2f 	b.w	402b96 <_svfprintf_r+0x7d6>
  403738:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40373a:	9808      	ldr	r0, [sp, #32]
  40373c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40373e:	4639      	mov	r1, r7
  403740:	f7fe fb98 	bl	401e74 <__aeabi_dcmpeq>
  403744:	2800      	cmp	r0, #0
  403746:	f47f ae7f 	bne.w	403448 <_svfprintf_r+0x1088>
  40374a:	f1c5 0501 	rsb	r5, r5, #1
  40374e:	951f      	str	r5, [sp, #124]	; 0x7c
  403750:	442c      	add	r4, r5
  403752:	e59e      	b.n	403292 <_svfprintf_r+0xed2>
  403754:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403756:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403758:	4413      	add	r3, r2
  40375a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40375c:	441a      	add	r2, r3
  40375e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403762:	920e      	str	r2, [sp, #56]	; 0x38
  403764:	9308      	str	r3, [sp, #32]
  403766:	e5c7      	b.n	4032f8 <_svfprintf_r+0xf38>
  403768:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40376a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40376c:	f1c3 0301 	rsb	r3, r3, #1
  403770:	441a      	add	r2, r3
  403772:	4613      	mov	r3, r2
  403774:	e7d0      	b.n	403718 <_svfprintf_r+0x1358>
  403776:	f01b 0301 	ands.w	r3, fp, #1
  40377a:	9312      	str	r3, [sp, #72]	; 0x48
  40377c:	f47f aee2 	bne.w	403544 <_svfprintf_r+0x1184>
  403780:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403782:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403786:	9308      	str	r3, [sp, #32]
  403788:	e5b6      	b.n	4032f8 <_svfprintf_r+0xf38>
  40378a:	bf00      	nop
  40378c:	66666667 	.word	0x66666667
  403790:	00406a94 	.word	0x00406a94
  403794:	00406ab0 	.word	0x00406ab0
  403798:	00406a68 	.word	0x00406a68
  40379c:	00406a64 	.word	0x00406a64
  4037a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037a2:	b913      	cbnz	r3, 4037aa <_svfprintf_r+0x13ea>
  4037a4:	f01b 0f01 	tst.w	fp, #1
  4037a8:	d002      	beq.n	4037b0 <_svfprintf_r+0x13f0>
  4037aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4037ac:	3301      	adds	r3, #1
  4037ae:	e7d4      	b.n	40375a <_svfprintf_r+0x139a>
  4037b0:	2301      	movs	r3, #1
  4037b2:	e73a      	b.n	40362a <_svfprintf_r+0x126a>
  4037b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4037b6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4037ba:	6828      	ldr	r0, [r5, #0]
  4037bc:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4037c0:	900a      	str	r0, [sp, #40]	; 0x28
  4037c2:	4628      	mov	r0, r5
  4037c4:	3004      	adds	r0, #4
  4037c6:	46a2      	mov	sl, r4
  4037c8:	900f      	str	r0, [sp, #60]	; 0x3c
  4037ca:	f7fe be51 	b.w	402470 <_svfprintf_r+0xb0>
  4037ce:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037d2:	f7ff b867 	b.w	4028a4 <_svfprintf_r+0x4e4>
  4037d6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037da:	f7ff ba15 	b.w	402c08 <_svfprintf_r+0x848>
  4037de:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4037e2:	e6a6      	b.n	403532 <_svfprintf_r+0x1172>
  4037e4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037e8:	f7ff b8eb 	b.w	4029c2 <_svfprintf_r+0x602>
  4037ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4037ee:	230c      	movs	r3, #12
  4037f0:	6013      	str	r3, [r2, #0]
  4037f2:	f04f 33ff 	mov.w	r3, #4294967295
  4037f6:	9309      	str	r3, [sp, #36]	; 0x24
  4037f8:	f7fe bebd 	b.w	402576 <_svfprintf_r+0x1b6>
  4037fc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403800:	f7ff b99a 	b.w	402b38 <_svfprintf_r+0x778>
  403804:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403808:	f7ff b976 	b.w	402af8 <_svfprintf_r+0x738>
  40380c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403810:	f7ff b959 	b.w	402ac6 <_svfprintf_r+0x706>
  403814:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403818:	f7ff b912 	b.w	402a40 <_svfprintf_r+0x680>

0040381c <register_fini>:
  40381c:	4b02      	ldr	r3, [pc, #8]	; (403828 <register_fini+0xc>)
  40381e:	b113      	cbz	r3, 403826 <register_fini+0xa>
  403820:	4802      	ldr	r0, [pc, #8]	; (40382c <register_fini+0x10>)
  403822:	f000 b805 	b.w	403830 <atexit>
  403826:	4770      	bx	lr
  403828:	00000000 	.word	0x00000000
  40382c:	004047bd 	.word	0x004047bd

00403830 <atexit>:
  403830:	2300      	movs	r3, #0
  403832:	4601      	mov	r1, r0
  403834:	461a      	mov	r2, r3
  403836:	4618      	mov	r0, r3
  403838:	f001 bfae 	b.w	405798 <__register_exitproc>

0040383c <quorem>:
  40383c:	6902      	ldr	r2, [r0, #16]
  40383e:	690b      	ldr	r3, [r1, #16]
  403840:	4293      	cmp	r3, r2
  403842:	f300 808d 	bgt.w	403960 <quorem+0x124>
  403846:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40384a:	f103 38ff 	add.w	r8, r3, #4294967295
  40384e:	f101 0714 	add.w	r7, r1, #20
  403852:	f100 0b14 	add.w	fp, r0, #20
  403856:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40385a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40385e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403862:	b083      	sub	sp, #12
  403864:	3201      	adds	r2, #1
  403866:	fbb3 f9f2 	udiv	r9, r3, r2
  40386a:	eb0b 0304 	add.w	r3, fp, r4
  40386e:	9400      	str	r4, [sp, #0]
  403870:	eb07 0a04 	add.w	sl, r7, r4
  403874:	9301      	str	r3, [sp, #4]
  403876:	f1b9 0f00 	cmp.w	r9, #0
  40387a:	d039      	beq.n	4038f0 <quorem+0xb4>
  40387c:	2500      	movs	r5, #0
  40387e:	462e      	mov	r6, r5
  403880:	46bc      	mov	ip, r7
  403882:	46de      	mov	lr, fp
  403884:	f85c 4b04 	ldr.w	r4, [ip], #4
  403888:	f8de 3000 	ldr.w	r3, [lr]
  40388c:	b2a2      	uxth	r2, r4
  40388e:	fb09 5502 	mla	r5, r9, r2, r5
  403892:	0c22      	lsrs	r2, r4, #16
  403894:	0c2c      	lsrs	r4, r5, #16
  403896:	fb09 4202 	mla	r2, r9, r2, r4
  40389a:	b2ad      	uxth	r5, r5
  40389c:	1b75      	subs	r5, r6, r5
  40389e:	b296      	uxth	r6, r2
  4038a0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4038a4:	fa15 f383 	uxtah	r3, r5, r3
  4038a8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4038ac:	b29b      	uxth	r3, r3
  4038ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4038b2:	45e2      	cmp	sl, ip
  4038b4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4038b8:	f84e 3b04 	str.w	r3, [lr], #4
  4038bc:	ea4f 4626 	mov.w	r6, r6, asr #16
  4038c0:	d2e0      	bcs.n	403884 <quorem+0x48>
  4038c2:	9b00      	ldr	r3, [sp, #0]
  4038c4:	f85b 3003 	ldr.w	r3, [fp, r3]
  4038c8:	b993      	cbnz	r3, 4038f0 <quorem+0xb4>
  4038ca:	9c01      	ldr	r4, [sp, #4]
  4038cc:	1f23      	subs	r3, r4, #4
  4038ce:	459b      	cmp	fp, r3
  4038d0:	d20c      	bcs.n	4038ec <quorem+0xb0>
  4038d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4038d6:	b94b      	cbnz	r3, 4038ec <quorem+0xb0>
  4038d8:	f1a4 0308 	sub.w	r3, r4, #8
  4038dc:	e002      	b.n	4038e4 <quorem+0xa8>
  4038de:	681a      	ldr	r2, [r3, #0]
  4038e0:	3b04      	subs	r3, #4
  4038e2:	b91a      	cbnz	r2, 4038ec <quorem+0xb0>
  4038e4:	459b      	cmp	fp, r3
  4038e6:	f108 38ff 	add.w	r8, r8, #4294967295
  4038ea:	d3f8      	bcc.n	4038de <quorem+0xa2>
  4038ec:	f8c0 8010 	str.w	r8, [r0, #16]
  4038f0:	4604      	mov	r4, r0
  4038f2:	f001 fd39 	bl	405368 <__mcmp>
  4038f6:	2800      	cmp	r0, #0
  4038f8:	db2e      	blt.n	403958 <quorem+0x11c>
  4038fa:	f109 0901 	add.w	r9, r9, #1
  4038fe:	465d      	mov	r5, fp
  403900:	2300      	movs	r3, #0
  403902:	f857 1b04 	ldr.w	r1, [r7], #4
  403906:	6828      	ldr	r0, [r5, #0]
  403908:	b28a      	uxth	r2, r1
  40390a:	1a9a      	subs	r2, r3, r2
  40390c:	0c0b      	lsrs	r3, r1, #16
  40390e:	fa12 f280 	uxtah	r2, r2, r0
  403912:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403916:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40391a:	b292      	uxth	r2, r2
  40391c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403920:	45ba      	cmp	sl, r7
  403922:	f845 2b04 	str.w	r2, [r5], #4
  403926:	ea4f 4323 	mov.w	r3, r3, asr #16
  40392a:	d2ea      	bcs.n	403902 <quorem+0xc6>
  40392c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403930:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403934:	b982      	cbnz	r2, 403958 <quorem+0x11c>
  403936:	1f1a      	subs	r2, r3, #4
  403938:	4593      	cmp	fp, r2
  40393a:	d20b      	bcs.n	403954 <quorem+0x118>
  40393c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403940:	b942      	cbnz	r2, 403954 <quorem+0x118>
  403942:	3b08      	subs	r3, #8
  403944:	e002      	b.n	40394c <quorem+0x110>
  403946:	681a      	ldr	r2, [r3, #0]
  403948:	3b04      	subs	r3, #4
  40394a:	b91a      	cbnz	r2, 403954 <quorem+0x118>
  40394c:	459b      	cmp	fp, r3
  40394e:	f108 38ff 	add.w	r8, r8, #4294967295
  403952:	d3f8      	bcc.n	403946 <quorem+0x10a>
  403954:	f8c4 8010 	str.w	r8, [r4, #16]
  403958:	4648      	mov	r0, r9
  40395a:	b003      	add	sp, #12
  40395c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403960:	2000      	movs	r0, #0
  403962:	4770      	bx	lr
  403964:	0000      	movs	r0, r0
	...

00403968 <_dtoa_r>:
  403968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40396c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40396e:	b09b      	sub	sp, #108	; 0x6c
  403970:	4604      	mov	r4, r0
  403972:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403974:	4692      	mov	sl, r2
  403976:	469b      	mov	fp, r3
  403978:	b141      	cbz	r1, 40398c <_dtoa_r+0x24>
  40397a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40397c:	604a      	str	r2, [r1, #4]
  40397e:	2301      	movs	r3, #1
  403980:	4093      	lsls	r3, r2
  403982:	608b      	str	r3, [r1, #8]
  403984:	f001 fb18 	bl	404fb8 <_Bfree>
  403988:	2300      	movs	r3, #0
  40398a:	6423      	str	r3, [r4, #64]	; 0x40
  40398c:	f1bb 0f00 	cmp.w	fp, #0
  403990:	465d      	mov	r5, fp
  403992:	db35      	blt.n	403a00 <_dtoa_r+0x98>
  403994:	2300      	movs	r3, #0
  403996:	6033      	str	r3, [r6, #0]
  403998:	4b9d      	ldr	r3, [pc, #628]	; (403c10 <_dtoa_r+0x2a8>)
  40399a:	43ab      	bics	r3, r5
  40399c:	d015      	beq.n	4039ca <_dtoa_r+0x62>
  40399e:	4650      	mov	r0, sl
  4039a0:	4659      	mov	r1, fp
  4039a2:	2200      	movs	r2, #0
  4039a4:	2300      	movs	r3, #0
  4039a6:	f7fe fa65 	bl	401e74 <__aeabi_dcmpeq>
  4039aa:	4680      	mov	r8, r0
  4039ac:	2800      	cmp	r0, #0
  4039ae:	d02d      	beq.n	403a0c <_dtoa_r+0xa4>
  4039b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039b2:	2301      	movs	r3, #1
  4039b4:	6013      	str	r3, [r2, #0]
  4039b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039b8:	2b00      	cmp	r3, #0
  4039ba:	f000 80bd 	beq.w	403b38 <_dtoa_r+0x1d0>
  4039be:	4895      	ldr	r0, [pc, #596]	; (403c14 <_dtoa_r+0x2ac>)
  4039c0:	6018      	str	r0, [r3, #0]
  4039c2:	3801      	subs	r0, #1
  4039c4:	b01b      	add	sp, #108	; 0x6c
  4039c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039ca:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039cc:	f242 730f 	movw	r3, #9999	; 0x270f
  4039d0:	6013      	str	r3, [r2, #0]
  4039d2:	f1ba 0f00 	cmp.w	sl, #0
  4039d6:	d10d      	bne.n	4039f4 <_dtoa_r+0x8c>
  4039d8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4039dc:	b955      	cbnz	r5, 4039f4 <_dtoa_r+0x8c>
  4039de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039e0:	488d      	ldr	r0, [pc, #564]	; (403c18 <_dtoa_r+0x2b0>)
  4039e2:	2b00      	cmp	r3, #0
  4039e4:	d0ee      	beq.n	4039c4 <_dtoa_r+0x5c>
  4039e6:	f100 0308 	add.w	r3, r0, #8
  4039ea:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4039ec:	6013      	str	r3, [r2, #0]
  4039ee:	b01b      	add	sp, #108	; 0x6c
  4039f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039f6:	4889      	ldr	r0, [pc, #548]	; (403c1c <_dtoa_r+0x2b4>)
  4039f8:	2b00      	cmp	r3, #0
  4039fa:	d0e3      	beq.n	4039c4 <_dtoa_r+0x5c>
  4039fc:	1cc3      	adds	r3, r0, #3
  4039fe:	e7f4      	b.n	4039ea <_dtoa_r+0x82>
  403a00:	2301      	movs	r3, #1
  403a02:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403a06:	6033      	str	r3, [r6, #0]
  403a08:	46ab      	mov	fp, r5
  403a0a:	e7c5      	b.n	403998 <_dtoa_r+0x30>
  403a0c:	aa18      	add	r2, sp, #96	; 0x60
  403a0e:	ab19      	add	r3, sp, #100	; 0x64
  403a10:	9201      	str	r2, [sp, #4]
  403a12:	9300      	str	r3, [sp, #0]
  403a14:	4652      	mov	r2, sl
  403a16:	465b      	mov	r3, fp
  403a18:	4620      	mov	r0, r4
  403a1a:	f001 fd45 	bl	4054a8 <__d2b>
  403a1e:	0d2b      	lsrs	r3, r5, #20
  403a20:	4681      	mov	r9, r0
  403a22:	d071      	beq.n	403b08 <_dtoa_r+0x1a0>
  403a24:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403a28:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403a2c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a2e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403a32:	4650      	mov	r0, sl
  403a34:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403a38:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403a3c:	2200      	movs	r2, #0
  403a3e:	4b78      	ldr	r3, [pc, #480]	; (403c20 <_dtoa_r+0x2b8>)
  403a40:	f7fd fdfc 	bl	40163c <__aeabi_dsub>
  403a44:	a36c      	add	r3, pc, #432	; (adr r3, 403bf8 <_dtoa_r+0x290>)
  403a46:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a4a:	f7fd ffab 	bl	4019a4 <__aeabi_dmul>
  403a4e:	a36c      	add	r3, pc, #432	; (adr r3, 403c00 <_dtoa_r+0x298>)
  403a50:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a54:	f7fd fdf4 	bl	401640 <__adddf3>
  403a58:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403a5c:	4630      	mov	r0, r6
  403a5e:	f7fd ff3b 	bl	4018d8 <__aeabi_i2d>
  403a62:	a369      	add	r3, pc, #420	; (adr r3, 403c08 <_dtoa_r+0x2a0>)
  403a64:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a68:	f7fd ff9c 	bl	4019a4 <__aeabi_dmul>
  403a6c:	4602      	mov	r2, r0
  403a6e:	460b      	mov	r3, r1
  403a70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a74:	f7fd fde4 	bl	401640 <__adddf3>
  403a78:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403a7c:	f002 fa98 	bl	405fb0 <__aeabi_d2iz>
  403a80:	2200      	movs	r2, #0
  403a82:	9002      	str	r0, [sp, #8]
  403a84:	2300      	movs	r3, #0
  403a86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403a8a:	f7fe f9fd 	bl	401e88 <__aeabi_dcmplt>
  403a8e:	2800      	cmp	r0, #0
  403a90:	f040 8173 	bne.w	403d7a <_dtoa_r+0x412>
  403a94:	9d02      	ldr	r5, [sp, #8]
  403a96:	2d16      	cmp	r5, #22
  403a98:	f200 815d 	bhi.w	403d56 <_dtoa_r+0x3ee>
  403a9c:	4b61      	ldr	r3, [pc, #388]	; (403c24 <_dtoa_r+0x2bc>)
  403a9e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403aa2:	e9d3 0100 	ldrd	r0, r1, [r3]
  403aa6:	4652      	mov	r2, sl
  403aa8:	465b      	mov	r3, fp
  403aaa:	f7fe fa0b 	bl	401ec4 <__aeabi_dcmpgt>
  403aae:	2800      	cmp	r0, #0
  403ab0:	f000 81c5 	beq.w	403e3e <_dtoa_r+0x4d6>
  403ab4:	1e6b      	subs	r3, r5, #1
  403ab6:	9302      	str	r3, [sp, #8]
  403ab8:	2300      	movs	r3, #0
  403aba:	930e      	str	r3, [sp, #56]	; 0x38
  403abc:	1bbf      	subs	r7, r7, r6
  403abe:	1e7b      	subs	r3, r7, #1
  403ac0:	9306      	str	r3, [sp, #24]
  403ac2:	f100 8154 	bmi.w	403d6e <_dtoa_r+0x406>
  403ac6:	2300      	movs	r3, #0
  403ac8:	9308      	str	r3, [sp, #32]
  403aca:	9b02      	ldr	r3, [sp, #8]
  403acc:	2b00      	cmp	r3, #0
  403ace:	f2c0 8145 	blt.w	403d5c <_dtoa_r+0x3f4>
  403ad2:	9a06      	ldr	r2, [sp, #24]
  403ad4:	930d      	str	r3, [sp, #52]	; 0x34
  403ad6:	4611      	mov	r1, r2
  403ad8:	4419      	add	r1, r3
  403ada:	2300      	movs	r3, #0
  403adc:	9106      	str	r1, [sp, #24]
  403ade:	930c      	str	r3, [sp, #48]	; 0x30
  403ae0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ae2:	2b09      	cmp	r3, #9
  403ae4:	d82a      	bhi.n	403b3c <_dtoa_r+0x1d4>
  403ae6:	2b05      	cmp	r3, #5
  403ae8:	f340 865b 	ble.w	4047a2 <_dtoa_r+0xe3a>
  403aec:	3b04      	subs	r3, #4
  403aee:	9324      	str	r3, [sp, #144]	; 0x90
  403af0:	2500      	movs	r5, #0
  403af2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403af4:	3b02      	subs	r3, #2
  403af6:	2b03      	cmp	r3, #3
  403af8:	f200 8642 	bhi.w	404780 <_dtoa_r+0xe18>
  403afc:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b00:	02c903d4 	.word	0x02c903d4
  403b04:	046103df 	.word	0x046103df
  403b08:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403b0a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403b0c:	443e      	add	r6, r7
  403b0e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403b12:	2b20      	cmp	r3, #32
  403b14:	f340 818e 	ble.w	403e34 <_dtoa_r+0x4cc>
  403b18:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403b1c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403b20:	409d      	lsls	r5, r3
  403b22:	fa2a f000 	lsr.w	r0, sl, r0
  403b26:	4328      	orrs	r0, r5
  403b28:	f7fd fec6 	bl	4018b8 <__aeabi_ui2d>
  403b2c:	2301      	movs	r3, #1
  403b2e:	3e01      	subs	r6, #1
  403b30:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403b34:	9314      	str	r3, [sp, #80]	; 0x50
  403b36:	e781      	b.n	403a3c <_dtoa_r+0xd4>
  403b38:	483b      	ldr	r0, [pc, #236]	; (403c28 <_dtoa_r+0x2c0>)
  403b3a:	e743      	b.n	4039c4 <_dtoa_r+0x5c>
  403b3c:	2100      	movs	r1, #0
  403b3e:	6461      	str	r1, [r4, #68]	; 0x44
  403b40:	4620      	mov	r0, r4
  403b42:	9125      	str	r1, [sp, #148]	; 0x94
  403b44:	f001 fa12 	bl	404f6c <_Balloc>
  403b48:	f04f 33ff 	mov.w	r3, #4294967295
  403b4c:	930a      	str	r3, [sp, #40]	; 0x28
  403b4e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403b50:	930f      	str	r3, [sp, #60]	; 0x3c
  403b52:	2301      	movs	r3, #1
  403b54:	9004      	str	r0, [sp, #16]
  403b56:	6420      	str	r0, [r4, #64]	; 0x40
  403b58:	9224      	str	r2, [sp, #144]	; 0x90
  403b5a:	930b      	str	r3, [sp, #44]	; 0x2c
  403b5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403b5e:	2b00      	cmp	r3, #0
  403b60:	f2c0 80d9 	blt.w	403d16 <_dtoa_r+0x3ae>
  403b64:	9a02      	ldr	r2, [sp, #8]
  403b66:	2a0e      	cmp	r2, #14
  403b68:	f300 80d5 	bgt.w	403d16 <_dtoa_r+0x3ae>
  403b6c:	4b2d      	ldr	r3, [pc, #180]	; (403c24 <_dtoa_r+0x2bc>)
  403b6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b72:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b76:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403b7a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403b7c:	2b00      	cmp	r3, #0
  403b7e:	f2c0 83ba 	blt.w	4042f6 <_dtoa_r+0x98e>
  403b82:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403b86:	4650      	mov	r0, sl
  403b88:	462a      	mov	r2, r5
  403b8a:	4633      	mov	r3, r6
  403b8c:	4659      	mov	r1, fp
  403b8e:	f7fe f833 	bl	401bf8 <__aeabi_ddiv>
  403b92:	f002 fa0d 	bl	405fb0 <__aeabi_d2iz>
  403b96:	4680      	mov	r8, r0
  403b98:	f7fd fe9e 	bl	4018d8 <__aeabi_i2d>
  403b9c:	462a      	mov	r2, r5
  403b9e:	4633      	mov	r3, r6
  403ba0:	f7fd ff00 	bl	4019a4 <__aeabi_dmul>
  403ba4:	460b      	mov	r3, r1
  403ba6:	4602      	mov	r2, r0
  403ba8:	4659      	mov	r1, fp
  403baa:	4650      	mov	r0, sl
  403bac:	f7fd fd46 	bl	40163c <__aeabi_dsub>
  403bb0:	9d04      	ldr	r5, [sp, #16]
  403bb2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403bb6:	702b      	strb	r3, [r5, #0]
  403bb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bba:	2b01      	cmp	r3, #1
  403bbc:	4606      	mov	r6, r0
  403bbe:	460f      	mov	r7, r1
  403bc0:	f105 0501 	add.w	r5, r5, #1
  403bc4:	d068      	beq.n	403c98 <_dtoa_r+0x330>
  403bc6:	2200      	movs	r2, #0
  403bc8:	4b18      	ldr	r3, [pc, #96]	; (403c2c <_dtoa_r+0x2c4>)
  403bca:	f7fd feeb 	bl	4019a4 <__aeabi_dmul>
  403bce:	2200      	movs	r2, #0
  403bd0:	2300      	movs	r3, #0
  403bd2:	4606      	mov	r6, r0
  403bd4:	460f      	mov	r7, r1
  403bd6:	f7fe f94d 	bl	401e74 <__aeabi_dcmpeq>
  403bda:	2800      	cmp	r0, #0
  403bdc:	f040 8088 	bne.w	403cf0 <_dtoa_r+0x388>
  403be0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403be4:	f04f 0a00 	mov.w	sl, #0
  403be8:	f8df b040 	ldr.w	fp, [pc, #64]	; 403c2c <_dtoa_r+0x2c4>
  403bec:	940c      	str	r4, [sp, #48]	; 0x30
  403bee:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403bf2:	e028      	b.n	403c46 <_dtoa_r+0x2de>
  403bf4:	f3af 8000 	nop.w
  403bf8:	636f4361 	.word	0x636f4361
  403bfc:	3fd287a7 	.word	0x3fd287a7
  403c00:	8b60c8b3 	.word	0x8b60c8b3
  403c04:	3fc68a28 	.word	0x3fc68a28
  403c08:	509f79fb 	.word	0x509f79fb
  403c0c:	3fd34413 	.word	0x3fd34413
  403c10:	7ff00000 	.word	0x7ff00000
  403c14:	00406a9d 	.word	0x00406a9d
  403c18:	00406ac0 	.word	0x00406ac0
  403c1c:	00406acc 	.word	0x00406acc
  403c20:	3ff80000 	.word	0x3ff80000
  403c24:	00406af8 	.word	0x00406af8
  403c28:	00406a9c 	.word	0x00406a9c
  403c2c:	40240000 	.word	0x40240000
  403c30:	f7fd feb8 	bl	4019a4 <__aeabi_dmul>
  403c34:	2200      	movs	r2, #0
  403c36:	2300      	movs	r3, #0
  403c38:	4606      	mov	r6, r0
  403c3a:	460f      	mov	r7, r1
  403c3c:	f7fe f91a 	bl	401e74 <__aeabi_dcmpeq>
  403c40:	2800      	cmp	r0, #0
  403c42:	f040 83c1 	bne.w	4043c8 <_dtoa_r+0xa60>
  403c46:	4642      	mov	r2, r8
  403c48:	464b      	mov	r3, r9
  403c4a:	4630      	mov	r0, r6
  403c4c:	4639      	mov	r1, r7
  403c4e:	f7fd ffd3 	bl	401bf8 <__aeabi_ddiv>
  403c52:	f002 f9ad 	bl	405fb0 <__aeabi_d2iz>
  403c56:	4604      	mov	r4, r0
  403c58:	f7fd fe3e 	bl	4018d8 <__aeabi_i2d>
  403c5c:	4642      	mov	r2, r8
  403c5e:	464b      	mov	r3, r9
  403c60:	f7fd fea0 	bl	4019a4 <__aeabi_dmul>
  403c64:	4602      	mov	r2, r0
  403c66:	460b      	mov	r3, r1
  403c68:	4630      	mov	r0, r6
  403c6a:	4639      	mov	r1, r7
  403c6c:	f7fd fce6 	bl	40163c <__aeabi_dsub>
  403c70:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403c74:	9e04      	ldr	r6, [sp, #16]
  403c76:	f805 eb01 	strb.w	lr, [r5], #1
  403c7a:	eba5 0e06 	sub.w	lr, r5, r6
  403c7e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403c80:	45b6      	cmp	lr, r6
  403c82:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403c86:	4652      	mov	r2, sl
  403c88:	465b      	mov	r3, fp
  403c8a:	d1d1      	bne.n	403c30 <_dtoa_r+0x2c8>
  403c8c:	46a0      	mov	r8, r4
  403c8e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403c92:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c94:	4606      	mov	r6, r0
  403c96:	460f      	mov	r7, r1
  403c98:	4632      	mov	r2, r6
  403c9a:	463b      	mov	r3, r7
  403c9c:	4630      	mov	r0, r6
  403c9e:	4639      	mov	r1, r7
  403ca0:	f7fd fcce 	bl	401640 <__adddf3>
  403ca4:	4606      	mov	r6, r0
  403ca6:	460f      	mov	r7, r1
  403ca8:	4602      	mov	r2, r0
  403caa:	460b      	mov	r3, r1
  403cac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cb0:	f7fe f8ea 	bl	401e88 <__aeabi_dcmplt>
  403cb4:	b948      	cbnz	r0, 403cca <_dtoa_r+0x362>
  403cb6:	4632      	mov	r2, r6
  403cb8:	463b      	mov	r3, r7
  403cba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cbe:	f7fe f8d9 	bl	401e74 <__aeabi_dcmpeq>
  403cc2:	b1a8      	cbz	r0, 403cf0 <_dtoa_r+0x388>
  403cc4:	f018 0f01 	tst.w	r8, #1
  403cc8:	d012      	beq.n	403cf0 <_dtoa_r+0x388>
  403cca:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403cce:	9a04      	ldr	r2, [sp, #16]
  403cd0:	1e6b      	subs	r3, r5, #1
  403cd2:	e004      	b.n	403cde <_dtoa_r+0x376>
  403cd4:	429a      	cmp	r2, r3
  403cd6:	f000 8401 	beq.w	4044dc <_dtoa_r+0xb74>
  403cda:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403cde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403ce2:	f103 0501 	add.w	r5, r3, #1
  403ce6:	d0f5      	beq.n	403cd4 <_dtoa_r+0x36c>
  403ce8:	f108 0801 	add.w	r8, r8, #1
  403cec:	f883 8000 	strb.w	r8, [r3]
  403cf0:	4649      	mov	r1, r9
  403cf2:	4620      	mov	r0, r4
  403cf4:	f001 f960 	bl	404fb8 <_Bfree>
  403cf8:	2200      	movs	r2, #0
  403cfa:	9b02      	ldr	r3, [sp, #8]
  403cfc:	702a      	strb	r2, [r5, #0]
  403cfe:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d00:	3301      	adds	r3, #1
  403d02:	6013      	str	r3, [r2, #0]
  403d04:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d06:	2b00      	cmp	r3, #0
  403d08:	f000 839e 	beq.w	404448 <_dtoa_r+0xae0>
  403d0c:	9804      	ldr	r0, [sp, #16]
  403d0e:	601d      	str	r5, [r3, #0]
  403d10:	b01b      	add	sp, #108	; 0x6c
  403d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d18:	2a00      	cmp	r2, #0
  403d1a:	d03e      	beq.n	403d9a <_dtoa_r+0x432>
  403d1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d1e:	2a01      	cmp	r2, #1
  403d20:	f340 8311 	ble.w	404346 <_dtoa_r+0x9de>
  403d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d28:	1e5f      	subs	r7, r3, #1
  403d2a:	42ba      	cmp	r2, r7
  403d2c:	f2c0 838f 	blt.w	40444e <_dtoa_r+0xae6>
  403d30:	1bd7      	subs	r7, r2, r7
  403d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d34:	2b00      	cmp	r3, #0
  403d36:	f2c0 848b 	blt.w	404650 <_dtoa_r+0xce8>
  403d3a:	9d08      	ldr	r5, [sp, #32]
  403d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d3e:	9a08      	ldr	r2, [sp, #32]
  403d40:	441a      	add	r2, r3
  403d42:	9208      	str	r2, [sp, #32]
  403d44:	9a06      	ldr	r2, [sp, #24]
  403d46:	2101      	movs	r1, #1
  403d48:	441a      	add	r2, r3
  403d4a:	4620      	mov	r0, r4
  403d4c:	9206      	str	r2, [sp, #24]
  403d4e:	f001 f9cd 	bl	4050ec <__i2b>
  403d52:	4606      	mov	r6, r0
  403d54:	e024      	b.n	403da0 <_dtoa_r+0x438>
  403d56:	2301      	movs	r3, #1
  403d58:	930e      	str	r3, [sp, #56]	; 0x38
  403d5a:	e6af      	b.n	403abc <_dtoa_r+0x154>
  403d5c:	9a08      	ldr	r2, [sp, #32]
  403d5e:	9b02      	ldr	r3, [sp, #8]
  403d60:	1ad2      	subs	r2, r2, r3
  403d62:	425b      	negs	r3, r3
  403d64:	930c      	str	r3, [sp, #48]	; 0x30
  403d66:	2300      	movs	r3, #0
  403d68:	9208      	str	r2, [sp, #32]
  403d6a:	930d      	str	r3, [sp, #52]	; 0x34
  403d6c:	e6b8      	b.n	403ae0 <_dtoa_r+0x178>
  403d6e:	f1c7 0301 	rsb	r3, r7, #1
  403d72:	9308      	str	r3, [sp, #32]
  403d74:	2300      	movs	r3, #0
  403d76:	9306      	str	r3, [sp, #24]
  403d78:	e6a7      	b.n	403aca <_dtoa_r+0x162>
  403d7a:	9d02      	ldr	r5, [sp, #8]
  403d7c:	4628      	mov	r0, r5
  403d7e:	f7fd fdab 	bl	4018d8 <__aeabi_i2d>
  403d82:	4602      	mov	r2, r0
  403d84:	460b      	mov	r3, r1
  403d86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403d8a:	f7fe f873 	bl	401e74 <__aeabi_dcmpeq>
  403d8e:	2800      	cmp	r0, #0
  403d90:	f47f ae80 	bne.w	403a94 <_dtoa_r+0x12c>
  403d94:	1e6b      	subs	r3, r5, #1
  403d96:	9302      	str	r3, [sp, #8]
  403d98:	e67c      	b.n	403a94 <_dtoa_r+0x12c>
  403d9a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d9c:	9d08      	ldr	r5, [sp, #32]
  403d9e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403da0:	2d00      	cmp	r5, #0
  403da2:	dd0c      	ble.n	403dbe <_dtoa_r+0x456>
  403da4:	9906      	ldr	r1, [sp, #24]
  403da6:	2900      	cmp	r1, #0
  403da8:	460b      	mov	r3, r1
  403daa:	dd08      	ble.n	403dbe <_dtoa_r+0x456>
  403dac:	42a9      	cmp	r1, r5
  403dae:	9a08      	ldr	r2, [sp, #32]
  403db0:	bfa8      	it	ge
  403db2:	462b      	movge	r3, r5
  403db4:	1ad2      	subs	r2, r2, r3
  403db6:	1aed      	subs	r5, r5, r3
  403db8:	1acb      	subs	r3, r1, r3
  403dba:	9208      	str	r2, [sp, #32]
  403dbc:	9306      	str	r3, [sp, #24]
  403dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dc0:	b1d3      	cbz	r3, 403df8 <_dtoa_r+0x490>
  403dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403dc4:	2b00      	cmp	r3, #0
  403dc6:	f000 82b7 	beq.w	404338 <_dtoa_r+0x9d0>
  403dca:	2f00      	cmp	r7, #0
  403dcc:	dd10      	ble.n	403df0 <_dtoa_r+0x488>
  403dce:	4631      	mov	r1, r6
  403dd0:	463a      	mov	r2, r7
  403dd2:	4620      	mov	r0, r4
  403dd4:	f001 fa26 	bl	405224 <__pow5mult>
  403dd8:	464a      	mov	r2, r9
  403dda:	4601      	mov	r1, r0
  403ddc:	4606      	mov	r6, r0
  403dde:	4620      	mov	r0, r4
  403de0:	f001 f98e 	bl	405100 <__multiply>
  403de4:	4649      	mov	r1, r9
  403de6:	4680      	mov	r8, r0
  403de8:	4620      	mov	r0, r4
  403dea:	f001 f8e5 	bl	404fb8 <_Bfree>
  403dee:	46c1      	mov	r9, r8
  403df0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403df2:	1bda      	subs	r2, r3, r7
  403df4:	f040 82a1 	bne.w	40433a <_dtoa_r+0x9d2>
  403df8:	2101      	movs	r1, #1
  403dfa:	4620      	mov	r0, r4
  403dfc:	f001 f976 	bl	4050ec <__i2b>
  403e00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e02:	2b00      	cmp	r3, #0
  403e04:	4680      	mov	r8, r0
  403e06:	dd1c      	ble.n	403e42 <_dtoa_r+0x4da>
  403e08:	4601      	mov	r1, r0
  403e0a:	461a      	mov	r2, r3
  403e0c:	4620      	mov	r0, r4
  403e0e:	f001 fa09 	bl	405224 <__pow5mult>
  403e12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e14:	2b01      	cmp	r3, #1
  403e16:	4680      	mov	r8, r0
  403e18:	f340 8254 	ble.w	4042c4 <_dtoa_r+0x95c>
  403e1c:	2300      	movs	r3, #0
  403e1e:	930c      	str	r3, [sp, #48]	; 0x30
  403e20:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403e24:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403e28:	6918      	ldr	r0, [r3, #16]
  403e2a:	f001 f90f 	bl	40504c <__hi0bits>
  403e2e:	f1c0 0020 	rsb	r0, r0, #32
  403e32:	e010      	b.n	403e56 <_dtoa_r+0x4ee>
  403e34:	f1c3 0520 	rsb	r5, r3, #32
  403e38:	fa0a f005 	lsl.w	r0, sl, r5
  403e3c:	e674      	b.n	403b28 <_dtoa_r+0x1c0>
  403e3e:	900e      	str	r0, [sp, #56]	; 0x38
  403e40:	e63c      	b.n	403abc <_dtoa_r+0x154>
  403e42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e44:	2b01      	cmp	r3, #1
  403e46:	f340 8287 	ble.w	404358 <_dtoa_r+0x9f0>
  403e4a:	2300      	movs	r3, #0
  403e4c:	930c      	str	r3, [sp, #48]	; 0x30
  403e4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e50:	2001      	movs	r0, #1
  403e52:	2b00      	cmp	r3, #0
  403e54:	d1e4      	bne.n	403e20 <_dtoa_r+0x4b8>
  403e56:	9a06      	ldr	r2, [sp, #24]
  403e58:	4410      	add	r0, r2
  403e5a:	f010 001f 	ands.w	r0, r0, #31
  403e5e:	f000 80a1 	beq.w	403fa4 <_dtoa_r+0x63c>
  403e62:	f1c0 0320 	rsb	r3, r0, #32
  403e66:	2b04      	cmp	r3, #4
  403e68:	f340 849e 	ble.w	4047a8 <_dtoa_r+0xe40>
  403e6c:	9b08      	ldr	r3, [sp, #32]
  403e6e:	f1c0 001c 	rsb	r0, r0, #28
  403e72:	4403      	add	r3, r0
  403e74:	9308      	str	r3, [sp, #32]
  403e76:	4613      	mov	r3, r2
  403e78:	4403      	add	r3, r0
  403e7a:	4405      	add	r5, r0
  403e7c:	9306      	str	r3, [sp, #24]
  403e7e:	9b08      	ldr	r3, [sp, #32]
  403e80:	2b00      	cmp	r3, #0
  403e82:	dd05      	ble.n	403e90 <_dtoa_r+0x528>
  403e84:	4649      	mov	r1, r9
  403e86:	461a      	mov	r2, r3
  403e88:	4620      	mov	r0, r4
  403e8a:	f001 fa1b 	bl	4052c4 <__lshift>
  403e8e:	4681      	mov	r9, r0
  403e90:	9b06      	ldr	r3, [sp, #24]
  403e92:	2b00      	cmp	r3, #0
  403e94:	dd05      	ble.n	403ea2 <_dtoa_r+0x53a>
  403e96:	4641      	mov	r1, r8
  403e98:	461a      	mov	r2, r3
  403e9a:	4620      	mov	r0, r4
  403e9c:	f001 fa12 	bl	4052c4 <__lshift>
  403ea0:	4680      	mov	r8, r0
  403ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ea4:	2b00      	cmp	r3, #0
  403ea6:	f040 8086 	bne.w	403fb6 <_dtoa_r+0x64e>
  403eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eac:	2b00      	cmp	r3, #0
  403eae:	f340 8266 	ble.w	40437e <_dtoa_r+0xa16>
  403eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403eb4:	2b00      	cmp	r3, #0
  403eb6:	f000 8098 	beq.w	403fea <_dtoa_r+0x682>
  403eba:	2d00      	cmp	r5, #0
  403ebc:	dd05      	ble.n	403eca <_dtoa_r+0x562>
  403ebe:	4631      	mov	r1, r6
  403ec0:	462a      	mov	r2, r5
  403ec2:	4620      	mov	r0, r4
  403ec4:	f001 f9fe 	bl	4052c4 <__lshift>
  403ec8:	4606      	mov	r6, r0
  403eca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ecc:	2b00      	cmp	r3, #0
  403ece:	f040 8337 	bne.w	404540 <_dtoa_r+0xbd8>
  403ed2:	9606      	str	r6, [sp, #24]
  403ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ed6:	9a04      	ldr	r2, [sp, #16]
  403ed8:	f8dd b018 	ldr.w	fp, [sp, #24]
  403edc:	3b01      	subs	r3, #1
  403ede:	18d3      	adds	r3, r2, r3
  403ee0:	930b      	str	r3, [sp, #44]	; 0x2c
  403ee2:	f00a 0301 	and.w	r3, sl, #1
  403ee6:	930c      	str	r3, [sp, #48]	; 0x30
  403ee8:	4617      	mov	r7, r2
  403eea:	46c2      	mov	sl, r8
  403eec:	4651      	mov	r1, sl
  403eee:	4648      	mov	r0, r9
  403ef0:	f7ff fca4 	bl	40383c <quorem>
  403ef4:	4631      	mov	r1, r6
  403ef6:	4605      	mov	r5, r0
  403ef8:	4648      	mov	r0, r9
  403efa:	f001 fa35 	bl	405368 <__mcmp>
  403efe:	465a      	mov	r2, fp
  403f00:	900a      	str	r0, [sp, #40]	; 0x28
  403f02:	4651      	mov	r1, sl
  403f04:	4620      	mov	r0, r4
  403f06:	f001 fa4b 	bl	4053a0 <__mdiff>
  403f0a:	68c2      	ldr	r2, [r0, #12]
  403f0c:	4680      	mov	r8, r0
  403f0e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403f12:	2a00      	cmp	r2, #0
  403f14:	f040 822b 	bne.w	40436e <_dtoa_r+0xa06>
  403f18:	4601      	mov	r1, r0
  403f1a:	4648      	mov	r0, r9
  403f1c:	9308      	str	r3, [sp, #32]
  403f1e:	f001 fa23 	bl	405368 <__mcmp>
  403f22:	4641      	mov	r1, r8
  403f24:	9006      	str	r0, [sp, #24]
  403f26:	4620      	mov	r0, r4
  403f28:	f001 f846 	bl	404fb8 <_Bfree>
  403f2c:	9a06      	ldr	r2, [sp, #24]
  403f2e:	9b08      	ldr	r3, [sp, #32]
  403f30:	b932      	cbnz	r2, 403f40 <_dtoa_r+0x5d8>
  403f32:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f34:	b921      	cbnz	r1, 403f40 <_dtoa_r+0x5d8>
  403f36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f38:	2a00      	cmp	r2, #0
  403f3a:	f000 83ef 	beq.w	40471c <_dtoa_r+0xdb4>
  403f3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403f40:	990a      	ldr	r1, [sp, #40]	; 0x28
  403f42:	2900      	cmp	r1, #0
  403f44:	f2c0 829f 	blt.w	404486 <_dtoa_r+0xb1e>
  403f48:	d105      	bne.n	403f56 <_dtoa_r+0x5ee>
  403f4a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f4c:	b919      	cbnz	r1, 403f56 <_dtoa_r+0x5ee>
  403f4e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f50:	2900      	cmp	r1, #0
  403f52:	f000 8298 	beq.w	404486 <_dtoa_r+0xb1e>
  403f56:	2a00      	cmp	r2, #0
  403f58:	f300 8306 	bgt.w	404568 <_dtoa_r+0xc00>
  403f5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403f5e:	703b      	strb	r3, [r7, #0]
  403f60:	f107 0801 	add.w	r8, r7, #1
  403f64:	4297      	cmp	r7, r2
  403f66:	4645      	mov	r5, r8
  403f68:	f000 830c 	beq.w	404584 <_dtoa_r+0xc1c>
  403f6c:	4649      	mov	r1, r9
  403f6e:	2300      	movs	r3, #0
  403f70:	220a      	movs	r2, #10
  403f72:	4620      	mov	r0, r4
  403f74:	f001 f82a 	bl	404fcc <__multadd>
  403f78:	455e      	cmp	r6, fp
  403f7a:	4681      	mov	r9, r0
  403f7c:	4631      	mov	r1, r6
  403f7e:	f04f 0300 	mov.w	r3, #0
  403f82:	f04f 020a 	mov.w	r2, #10
  403f86:	4620      	mov	r0, r4
  403f88:	f000 81eb 	beq.w	404362 <_dtoa_r+0x9fa>
  403f8c:	f001 f81e 	bl	404fcc <__multadd>
  403f90:	4659      	mov	r1, fp
  403f92:	4606      	mov	r6, r0
  403f94:	2300      	movs	r3, #0
  403f96:	220a      	movs	r2, #10
  403f98:	4620      	mov	r0, r4
  403f9a:	f001 f817 	bl	404fcc <__multadd>
  403f9e:	4647      	mov	r7, r8
  403fa0:	4683      	mov	fp, r0
  403fa2:	e7a3      	b.n	403eec <_dtoa_r+0x584>
  403fa4:	201c      	movs	r0, #28
  403fa6:	9b08      	ldr	r3, [sp, #32]
  403fa8:	4403      	add	r3, r0
  403faa:	9308      	str	r3, [sp, #32]
  403fac:	9b06      	ldr	r3, [sp, #24]
  403fae:	4403      	add	r3, r0
  403fb0:	4405      	add	r5, r0
  403fb2:	9306      	str	r3, [sp, #24]
  403fb4:	e763      	b.n	403e7e <_dtoa_r+0x516>
  403fb6:	4641      	mov	r1, r8
  403fb8:	4648      	mov	r0, r9
  403fba:	f001 f9d5 	bl	405368 <__mcmp>
  403fbe:	2800      	cmp	r0, #0
  403fc0:	f6bf af73 	bge.w	403eaa <_dtoa_r+0x542>
  403fc4:	9f02      	ldr	r7, [sp, #8]
  403fc6:	4649      	mov	r1, r9
  403fc8:	2300      	movs	r3, #0
  403fca:	220a      	movs	r2, #10
  403fcc:	4620      	mov	r0, r4
  403fce:	3f01      	subs	r7, #1
  403fd0:	9702      	str	r7, [sp, #8]
  403fd2:	f000 fffb 	bl	404fcc <__multadd>
  403fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403fd8:	4681      	mov	r9, r0
  403fda:	2b00      	cmp	r3, #0
  403fdc:	f040 83b6 	bne.w	40474c <_dtoa_r+0xde4>
  403fe0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403fe2:	2b00      	cmp	r3, #0
  403fe4:	f340 83bf 	ble.w	404766 <_dtoa_r+0xdfe>
  403fe8:	930a      	str	r3, [sp, #40]	; 0x28
  403fea:	f8dd b010 	ldr.w	fp, [sp, #16]
  403fee:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403ff0:	465d      	mov	r5, fp
  403ff2:	e002      	b.n	403ffa <_dtoa_r+0x692>
  403ff4:	f000 ffea 	bl	404fcc <__multadd>
  403ff8:	4681      	mov	r9, r0
  403ffa:	4641      	mov	r1, r8
  403ffc:	4648      	mov	r0, r9
  403ffe:	f7ff fc1d 	bl	40383c <quorem>
  404002:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404006:	f805 ab01 	strb.w	sl, [r5], #1
  40400a:	eba5 030b 	sub.w	r3, r5, fp
  40400e:	42bb      	cmp	r3, r7
  404010:	f04f 020a 	mov.w	r2, #10
  404014:	f04f 0300 	mov.w	r3, #0
  404018:	4649      	mov	r1, r9
  40401a:	4620      	mov	r0, r4
  40401c:	dbea      	blt.n	403ff4 <_dtoa_r+0x68c>
  40401e:	9b04      	ldr	r3, [sp, #16]
  404020:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404022:	2a01      	cmp	r2, #1
  404024:	bfac      	ite	ge
  404026:	189b      	addge	r3, r3, r2
  404028:	3301      	addlt	r3, #1
  40402a:	461d      	mov	r5, r3
  40402c:	f04f 0b00 	mov.w	fp, #0
  404030:	4649      	mov	r1, r9
  404032:	2201      	movs	r2, #1
  404034:	4620      	mov	r0, r4
  404036:	f001 f945 	bl	4052c4 <__lshift>
  40403a:	4641      	mov	r1, r8
  40403c:	4681      	mov	r9, r0
  40403e:	f001 f993 	bl	405368 <__mcmp>
  404042:	2800      	cmp	r0, #0
  404044:	f340 823d 	ble.w	4044c2 <_dtoa_r+0xb5a>
  404048:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40404c:	9904      	ldr	r1, [sp, #16]
  40404e:	1e6b      	subs	r3, r5, #1
  404050:	e004      	b.n	40405c <_dtoa_r+0x6f4>
  404052:	428b      	cmp	r3, r1
  404054:	f000 81ae 	beq.w	4043b4 <_dtoa_r+0xa4c>
  404058:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40405c:	2a39      	cmp	r2, #57	; 0x39
  40405e:	f103 0501 	add.w	r5, r3, #1
  404062:	d0f6      	beq.n	404052 <_dtoa_r+0x6ea>
  404064:	3201      	adds	r2, #1
  404066:	701a      	strb	r2, [r3, #0]
  404068:	4641      	mov	r1, r8
  40406a:	4620      	mov	r0, r4
  40406c:	f000 ffa4 	bl	404fb8 <_Bfree>
  404070:	2e00      	cmp	r6, #0
  404072:	f43f ae3d 	beq.w	403cf0 <_dtoa_r+0x388>
  404076:	f1bb 0f00 	cmp.w	fp, #0
  40407a:	d005      	beq.n	404088 <_dtoa_r+0x720>
  40407c:	45b3      	cmp	fp, r6
  40407e:	d003      	beq.n	404088 <_dtoa_r+0x720>
  404080:	4659      	mov	r1, fp
  404082:	4620      	mov	r0, r4
  404084:	f000 ff98 	bl	404fb8 <_Bfree>
  404088:	4631      	mov	r1, r6
  40408a:	4620      	mov	r0, r4
  40408c:	f000 ff94 	bl	404fb8 <_Bfree>
  404090:	e62e      	b.n	403cf0 <_dtoa_r+0x388>
  404092:	2300      	movs	r3, #0
  404094:	930b      	str	r3, [sp, #44]	; 0x2c
  404096:	9b02      	ldr	r3, [sp, #8]
  404098:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40409a:	4413      	add	r3, r2
  40409c:	930f      	str	r3, [sp, #60]	; 0x3c
  40409e:	3301      	adds	r3, #1
  4040a0:	2b01      	cmp	r3, #1
  4040a2:	461f      	mov	r7, r3
  4040a4:	461e      	mov	r6, r3
  4040a6:	930a      	str	r3, [sp, #40]	; 0x28
  4040a8:	bfb8      	it	lt
  4040aa:	2701      	movlt	r7, #1
  4040ac:	2100      	movs	r1, #0
  4040ae:	2f17      	cmp	r7, #23
  4040b0:	6461      	str	r1, [r4, #68]	; 0x44
  4040b2:	d90a      	bls.n	4040ca <_dtoa_r+0x762>
  4040b4:	2201      	movs	r2, #1
  4040b6:	2304      	movs	r3, #4
  4040b8:	005b      	lsls	r3, r3, #1
  4040ba:	f103 0014 	add.w	r0, r3, #20
  4040be:	4287      	cmp	r7, r0
  4040c0:	4611      	mov	r1, r2
  4040c2:	f102 0201 	add.w	r2, r2, #1
  4040c6:	d2f7      	bcs.n	4040b8 <_dtoa_r+0x750>
  4040c8:	6461      	str	r1, [r4, #68]	; 0x44
  4040ca:	4620      	mov	r0, r4
  4040cc:	f000 ff4e 	bl	404f6c <_Balloc>
  4040d0:	2e0e      	cmp	r6, #14
  4040d2:	9004      	str	r0, [sp, #16]
  4040d4:	6420      	str	r0, [r4, #64]	; 0x40
  4040d6:	f63f ad41 	bhi.w	403b5c <_dtoa_r+0x1f4>
  4040da:	2d00      	cmp	r5, #0
  4040dc:	f43f ad3e 	beq.w	403b5c <_dtoa_r+0x1f4>
  4040e0:	9902      	ldr	r1, [sp, #8]
  4040e2:	2900      	cmp	r1, #0
  4040e4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4040e8:	f340 8202 	ble.w	4044f0 <_dtoa_r+0xb88>
  4040ec:	4bb8      	ldr	r3, [pc, #736]	; (4043d0 <_dtoa_r+0xa68>)
  4040ee:	f001 020f 	and.w	r2, r1, #15
  4040f2:	110d      	asrs	r5, r1, #4
  4040f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040f8:	06e9      	lsls	r1, r5, #27
  4040fa:	e9d3 6700 	ldrd	r6, r7, [r3]
  4040fe:	f140 81ae 	bpl.w	40445e <_dtoa_r+0xaf6>
  404102:	4bb4      	ldr	r3, [pc, #720]	; (4043d4 <_dtoa_r+0xa6c>)
  404104:	4650      	mov	r0, sl
  404106:	4659      	mov	r1, fp
  404108:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40410c:	f7fd fd74 	bl	401bf8 <__aeabi_ddiv>
  404110:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404114:	f005 050f 	and.w	r5, r5, #15
  404118:	f04f 0a03 	mov.w	sl, #3
  40411c:	b18d      	cbz	r5, 404142 <_dtoa_r+0x7da>
  40411e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4043d4 <_dtoa_r+0xa6c>
  404122:	07ea      	lsls	r2, r5, #31
  404124:	d509      	bpl.n	40413a <_dtoa_r+0x7d2>
  404126:	4630      	mov	r0, r6
  404128:	4639      	mov	r1, r7
  40412a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40412e:	f7fd fc39 	bl	4019a4 <__aeabi_dmul>
  404132:	f10a 0a01 	add.w	sl, sl, #1
  404136:	4606      	mov	r6, r0
  404138:	460f      	mov	r7, r1
  40413a:	106d      	asrs	r5, r5, #1
  40413c:	f108 0808 	add.w	r8, r8, #8
  404140:	d1ef      	bne.n	404122 <_dtoa_r+0x7ba>
  404142:	463b      	mov	r3, r7
  404144:	4632      	mov	r2, r6
  404146:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40414a:	f7fd fd55 	bl	401bf8 <__aeabi_ddiv>
  40414e:	4607      	mov	r7, r0
  404150:	4688      	mov	r8, r1
  404152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404154:	b143      	cbz	r3, 404168 <_dtoa_r+0x800>
  404156:	2200      	movs	r2, #0
  404158:	4b9f      	ldr	r3, [pc, #636]	; (4043d8 <_dtoa_r+0xa70>)
  40415a:	4638      	mov	r0, r7
  40415c:	4641      	mov	r1, r8
  40415e:	f7fd fe93 	bl	401e88 <__aeabi_dcmplt>
  404162:	2800      	cmp	r0, #0
  404164:	f040 8286 	bne.w	404674 <_dtoa_r+0xd0c>
  404168:	4650      	mov	r0, sl
  40416a:	f7fd fbb5 	bl	4018d8 <__aeabi_i2d>
  40416e:	463a      	mov	r2, r7
  404170:	4643      	mov	r3, r8
  404172:	f7fd fc17 	bl	4019a4 <__aeabi_dmul>
  404176:	4b99      	ldr	r3, [pc, #612]	; (4043dc <_dtoa_r+0xa74>)
  404178:	2200      	movs	r2, #0
  40417a:	f7fd fa61 	bl	401640 <__adddf3>
  40417e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404180:	4605      	mov	r5, r0
  404182:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404186:	2b00      	cmp	r3, #0
  404188:	f000 813e 	beq.w	404408 <_dtoa_r+0xaa0>
  40418c:	9b02      	ldr	r3, [sp, #8]
  40418e:	9315      	str	r3, [sp, #84]	; 0x54
  404190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404192:	9312      	str	r3, [sp, #72]	; 0x48
  404194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404196:	2b00      	cmp	r3, #0
  404198:	f000 81fa 	beq.w	404590 <_dtoa_r+0xc28>
  40419c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40419e:	4b8c      	ldr	r3, [pc, #560]	; (4043d0 <_dtoa_r+0xa68>)
  4041a0:	498f      	ldr	r1, [pc, #572]	; (4043e0 <_dtoa_r+0xa78>)
  4041a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4041aa:	2000      	movs	r0, #0
  4041ac:	f7fd fd24 	bl	401bf8 <__aeabi_ddiv>
  4041b0:	462a      	mov	r2, r5
  4041b2:	4633      	mov	r3, r6
  4041b4:	f7fd fa42 	bl	40163c <__aeabi_dsub>
  4041b8:	4682      	mov	sl, r0
  4041ba:	468b      	mov	fp, r1
  4041bc:	4638      	mov	r0, r7
  4041be:	4641      	mov	r1, r8
  4041c0:	f001 fef6 	bl	405fb0 <__aeabi_d2iz>
  4041c4:	4605      	mov	r5, r0
  4041c6:	f7fd fb87 	bl	4018d8 <__aeabi_i2d>
  4041ca:	4602      	mov	r2, r0
  4041cc:	460b      	mov	r3, r1
  4041ce:	4638      	mov	r0, r7
  4041d0:	4641      	mov	r1, r8
  4041d2:	f7fd fa33 	bl	40163c <__aeabi_dsub>
  4041d6:	3530      	adds	r5, #48	; 0x30
  4041d8:	fa5f f885 	uxtb.w	r8, r5
  4041dc:	9d04      	ldr	r5, [sp, #16]
  4041de:	4606      	mov	r6, r0
  4041e0:	460f      	mov	r7, r1
  4041e2:	f885 8000 	strb.w	r8, [r5]
  4041e6:	4602      	mov	r2, r0
  4041e8:	460b      	mov	r3, r1
  4041ea:	4650      	mov	r0, sl
  4041ec:	4659      	mov	r1, fp
  4041ee:	3501      	adds	r5, #1
  4041f0:	f7fd fe68 	bl	401ec4 <__aeabi_dcmpgt>
  4041f4:	2800      	cmp	r0, #0
  4041f6:	d154      	bne.n	4042a2 <_dtoa_r+0x93a>
  4041f8:	4632      	mov	r2, r6
  4041fa:	463b      	mov	r3, r7
  4041fc:	2000      	movs	r0, #0
  4041fe:	4976      	ldr	r1, [pc, #472]	; (4043d8 <_dtoa_r+0xa70>)
  404200:	f7fd fa1c 	bl	40163c <__aeabi_dsub>
  404204:	4602      	mov	r2, r0
  404206:	460b      	mov	r3, r1
  404208:	4650      	mov	r0, sl
  40420a:	4659      	mov	r1, fp
  40420c:	f7fd fe5a 	bl	401ec4 <__aeabi_dcmpgt>
  404210:	2800      	cmp	r0, #0
  404212:	f040 8270 	bne.w	4046f6 <_dtoa_r+0xd8e>
  404216:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404218:	2a01      	cmp	r2, #1
  40421a:	f000 8111 	beq.w	404440 <_dtoa_r+0xad8>
  40421e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404220:	9a04      	ldr	r2, [sp, #16]
  404222:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404226:	4413      	add	r3, r2
  404228:	4699      	mov	r9, r3
  40422a:	e00d      	b.n	404248 <_dtoa_r+0x8e0>
  40422c:	2000      	movs	r0, #0
  40422e:	496a      	ldr	r1, [pc, #424]	; (4043d8 <_dtoa_r+0xa70>)
  404230:	f7fd fa04 	bl	40163c <__aeabi_dsub>
  404234:	4652      	mov	r2, sl
  404236:	465b      	mov	r3, fp
  404238:	f7fd fe26 	bl	401e88 <__aeabi_dcmplt>
  40423c:	2800      	cmp	r0, #0
  40423e:	f040 8258 	bne.w	4046f2 <_dtoa_r+0xd8a>
  404242:	454d      	cmp	r5, r9
  404244:	f000 80fa 	beq.w	40443c <_dtoa_r+0xad4>
  404248:	4650      	mov	r0, sl
  40424a:	4659      	mov	r1, fp
  40424c:	2200      	movs	r2, #0
  40424e:	4b65      	ldr	r3, [pc, #404]	; (4043e4 <_dtoa_r+0xa7c>)
  404250:	f7fd fba8 	bl	4019a4 <__aeabi_dmul>
  404254:	2200      	movs	r2, #0
  404256:	4b63      	ldr	r3, [pc, #396]	; (4043e4 <_dtoa_r+0xa7c>)
  404258:	4682      	mov	sl, r0
  40425a:	468b      	mov	fp, r1
  40425c:	4630      	mov	r0, r6
  40425e:	4639      	mov	r1, r7
  404260:	f7fd fba0 	bl	4019a4 <__aeabi_dmul>
  404264:	460f      	mov	r7, r1
  404266:	4606      	mov	r6, r0
  404268:	f001 fea2 	bl	405fb0 <__aeabi_d2iz>
  40426c:	4680      	mov	r8, r0
  40426e:	f7fd fb33 	bl	4018d8 <__aeabi_i2d>
  404272:	4602      	mov	r2, r0
  404274:	460b      	mov	r3, r1
  404276:	4630      	mov	r0, r6
  404278:	4639      	mov	r1, r7
  40427a:	f7fd f9df 	bl	40163c <__aeabi_dsub>
  40427e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404282:	fa5f f888 	uxtb.w	r8, r8
  404286:	4652      	mov	r2, sl
  404288:	465b      	mov	r3, fp
  40428a:	f805 8b01 	strb.w	r8, [r5], #1
  40428e:	4606      	mov	r6, r0
  404290:	460f      	mov	r7, r1
  404292:	f7fd fdf9 	bl	401e88 <__aeabi_dcmplt>
  404296:	4632      	mov	r2, r6
  404298:	463b      	mov	r3, r7
  40429a:	2800      	cmp	r0, #0
  40429c:	d0c6      	beq.n	40422c <_dtoa_r+0x8c4>
  40429e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4042a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4042a4:	9302      	str	r3, [sp, #8]
  4042a6:	e523      	b.n	403cf0 <_dtoa_r+0x388>
  4042a8:	2300      	movs	r3, #0
  4042aa:	930b      	str	r3, [sp, #44]	; 0x2c
  4042ac:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042ae:	2b00      	cmp	r3, #0
  4042b0:	f340 80dc 	ble.w	40446c <_dtoa_r+0xb04>
  4042b4:	461f      	mov	r7, r3
  4042b6:	461e      	mov	r6, r3
  4042b8:	930f      	str	r3, [sp, #60]	; 0x3c
  4042ba:	930a      	str	r3, [sp, #40]	; 0x28
  4042bc:	e6f6      	b.n	4040ac <_dtoa_r+0x744>
  4042be:	2301      	movs	r3, #1
  4042c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4042c2:	e7f3      	b.n	4042ac <_dtoa_r+0x944>
  4042c4:	f1ba 0f00 	cmp.w	sl, #0
  4042c8:	f47f ada8 	bne.w	403e1c <_dtoa_r+0x4b4>
  4042cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4042d0:	2b00      	cmp	r3, #0
  4042d2:	f47f adba 	bne.w	403e4a <_dtoa_r+0x4e2>
  4042d6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4042da:	0d3f      	lsrs	r7, r7, #20
  4042dc:	053f      	lsls	r7, r7, #20
  4042de:	2f00      	cmp	r7, #0
  4042e0:	f000 820d 	beq.w	4046fe <_dtoa_r+0xd96>
  4042e4:	9b08      	ldr	r3, [sp, #32]
  4042e6:	3301      	adds	r3, #1
  4042e8:	9308      	str	r3, [sp, #32]
  4042ea:	9b06      	ldr	r3, [sp, #24]
  4042ec:	3301      	adds	r3, #1
  4042ee:	9306      	str	r3, [sp, #24]
  4042f0:	2301      	movs	r3, #1
  4042f2:	930c      	str	r3, [sp, #48]	; 0x30
  4042f4:	e5ab      	b.n	403e4e <_dtoa_r+0x4e6>
  4042f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042f8:	2b00      	cmp	r3, #0
  4042fa:	f73f ac42 	bgt.w	403b82 <_dtoa_r+0x21a>
  4042fe:	f040 8221 	bne.w	404744 <_dtoa_r+0xddc>
  404302:	2200      	movs	r2, #0
  404304:	4b38      	ldr	r3, [pc, #224]	; (4043e8 <_dtoa_r+0xa80>)
  404306:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40430a:	f7fd fb4b 	bl	4019a4 <__aeabi_dmul>
  40430e:	4652      	mov	r2, sl
  404310:	465b      	mov	r3, fp
  404312:	f7fd fdcd 	bl	401eb0 <__aeabi_dcmpge>
  404316:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40431a:	4646      	mov	r6, r8
  40431c:	2800      	cmp	r0, #0
  40431e:	d041      	beq.n	4043a4 <_dtoa_r+0xa3c>
  404320:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404322:	9d04      	ldr	r5, [sp, #16]
  404324:	43db      	mvns	r3, r3
  404326:	9302      	str	r3, [sp, #8]
  404328:	4641      	mov	r1, r8
  40432a:	4620      	mov	r0, r4
  40432c:	f000 fe44 	bl	404fb8 <_Bfree>
  404330:	2e00      	cmp	r6, #0
  404332:	f43f acdd 	beq.w	403cf0 <_dtoa_r+0x388>
  404336:	e6a7      	b.n	404088 <_dtoa_r+0x720>
  404338:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40433a:	4649      	mov	r1, r9
  40433c:	4620      	mov	r0, r4
  40433e:	f000 ff71 	bl	405224 <__pow5mult>
  404342:	4681      	mov	r9, r0
  404344:	e558      	b.n	403df8 <_dtoa_r+0x490>
  404346:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404348:	2a00      	cmp	r2, #0
  40434a:	f000 8187 	beq.w	40465c <_dtoa_r+0xcf4>
  40434e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404352:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404354:	9d08      	ldr	r5, [sp, #32]
  404356:	e4f2      	b.n	403d3e <_dtoa_r+0x3d6>
  404358:	f1ba 0f00 	cmp.w	sl, #0
  40435c:	f47f ad75 	bne.w	403e4a <_dtoa_r+0x4e2>
  404360:	e7b4      	b.n	4042cc <_dtoa_r+0x964>
  404362:	f000 fe33 	bl	404fcc <__multadd>
  404366:	4647      	mov	r7, r8
  404368:	4606      	mov	r6, r0
  40436a:	4683      	mov	fp, r0
  40436c:	e5be      	b.n	403eec <_dtoa_r+0x584>
  40436e:	4601      	mov	r1, r0
  404370:	4620      	mov	r0, r4
  404372:	9306      	str	r3, [sp, #24]
  404374:	f000 fe20 	bl	404fb8 <_Bfree>
  404378:	2201      	movs	r2, #1
  40437a:	9b06      	ldr	r3, [sp, #24]
  40437c:	e5e0      	b.n	403f40 <_dtoa_r+0x5d8>
  40437e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404380:	2b02      	cmp	r3, #2
  404382:	f77f ad96 	ble.w	403eb2 <_dtoa_r+0x54a>
  404386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404388:	2b00      	cmp	r3, #0
  40438a:	d1c9      	bne.n	404320 <_dtoa_r+0x9b8>
  40438c:	4641      	mov	r1, r8
  40438e:	2205      	movs	r2, #5
  404390:	4620      	mov	r0, r4
  404392:	f000 fe1b 	bl	404fcc <__multadd>
  404396:	4601      	mov	r1, r0
  404398:	4680      	mov	r8, r0
  40439a:	4648      	mov	r0, r9
  40439c:	f000 ffe4 	bl	405368 <__mcmp>
  4043a0:	2800      	cmp	r0, #0
  4043a2:	ddbd      	ble.n	404320 <_dtoa_r+0x9b8>
  4043a4:	9a02      	ldr	r2, [sp, #8]
  4043a6:	9904      	ldr	r1, [sp, #16]
  4043a8:	2331      	movs	r3, #49	; 0x31
  4043aa:	3201      	adds	r2, #1
  4043ac:	9202      	str	r2, [sp, #8]
  4043ae:	700b      	strb	r3, [r1, #0]
  4043b0:	1c4d      	adds	r5, r1, #1
  4043b2:	e7b9      	b.n	404328 <_dtoa_r+0x9c0>
  4043b4:	9a02      	ldr	r2, [sp, #8]
  4043b6:	3201      	adds	r2, #1
  4043b8:	9202      	str	r2, [sp, #8]
  4043ba:	9a04      	ldr	r2, [sp, #16]
  4043bc:	2331      	movs	r3, #49	; 0x31
  4043be:	7013      	strb	r3, [r2, #0]
  4043c0:	e652      	b.n	404068 <_dtoa_r+0x700>
  4043c2:	2301      	movs	r3, #1
  4043c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4043c6:	e666      	b.n	404096 <_dtoa_r+0x72e>
  4043c8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4043cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4043ce:	e48f      	b.n	403cf0 <_dtoa_r+0x388>
  4043d0:	00406af8 	.word	0x00406af8
  4043d4:	00406ad0 	.word	0x00406ad0
  4043d8:	3ff00000 	.word	0x3ff00000
  4043dc:	401c0000 	.word	0x401c0000
  4043e0:	3fe00000 	.word	0x3fe00000
  4043e4:	40240000 	.word	0x40240000
  4043e8:	40140000 	.word	0x40140000
  4043ec:	4650      	mov	r0, sl
  4043ee:	f7fd fa73 	bl	4018d8 <__aeabi_i2d>
  4043f2:	463a      	mov	r2, r7
  4043f4:	4643      	mov	r3, r8
  4043f6:	f7fd fad5 	bl	4019a4 <__aeabi_dmul>
  4043fa:	2200      	movs	r2, #0
  4043fc:	4bc1      	ldr	r3, [pc, #772]	; (404704 <_dtoa_r+0xd9c>)
  4043fe:	f7fd f91f 	bl	401640 <__adddf3>
  404402:	4605      	mov	r5, r0
  404404:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404408:	4641      	mov	r1, r8
  40440a:	2200      	movs	r2, #0
  40440c:	4bbe      	ldr	r3, [pc, #760]	; (404708 <_dtoa_r+0xda0>)
  40440e:	4638      	mov	r0, r7
  404410:	f7fd f914 	bl	40163c <__aeabi_dsub>
  404414:	462a      	mov	r2, r5
  404416:	4633      	mov	r3, r6
  404418:	4682      	mov	sl, r0
  40441a:	468b      	mov	fp, r1
  40441c:	f7fd fd52 	bl	401ec4 <__aeabi_dcmpgt>
  404420:	4680      	mov	r8, r0
  404422:	2800      	cmp	r0, #0
  404424:	f040 8110 	bne.w	404648 <_dtoa_r+0xce0>
  404428:	462a      	mov	r2, r5
  40442a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40442e:	4650      	mov	r0, sl
  404430:	4659      	mov	r1, fp
  404432:	f7fd fd29 	bl	401e88 <__aeabi_dcmplt>
  404436:	b118      	cbz	r0, 404440 <_dtoa_r+0xad8>
  404438:	4646      	mov	r6, r8
  40443a:	e771      	b.n	404320 <_dtoa_r+0x9b8>
  40443c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404440:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404444:	f7ff bb8a 	b.w	403b5c <_dtoa_r+0x1f4>
  404448:	9804      	ldr	r0, [sp, #16]
  40444a:	f7ff babb 	b.w	4039c4 <_dtoa_r+0x5c>
  40444e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404450:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404452:	970c      	str	r7, [sp, #48]	; 0x30
  404454:	1afb      	subs	r3, r7, r3
  404456:	441a      	add	r2, r3
  404458:	920d      	str	r2, [sp, #52]	; 0x34
  40445a:	2700      	movs	r7, #0
  40445c:	e469      	b.n	403d32 <_dtoa_r+0x3ca>
  40445e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404462:	f04f 0a02 	mov.w	sl, #2
  404466:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40446a:	e657      	b.n	40411c <_dtoa_r+0x7b4>
  40446c:	2100      	movs	r1, #0
  40446e:	2301      	movs	r3, #1
  404470:	6461      	str	r1, [r4, #68]	; 0x44
  404472:	4620      	mov	r0, r4
  404474:	9325      	str	r3, [sp, #148]	; 0x94
  404476:	f000 fd79 	bl	404f6c <_Balloc>
  40447a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40447c:	9004      	str	r0, [sp, #16]
  40447e:	6420      	str	r0, [r4, #64]	; 0x40
  404480:	930a      	str	r3, [sp, #40]	; 0x28
  404482:	930f      	str	r3, [sp, #60]	; 0x3c
  404484:	e629      	b.n	4040da <_dtoa_r+0x772>
  404486:	2a00      	cmp	r2, #0
  404488:	46d0      	mov	r8, sl
  40448a:	f8cd b018 	str.w	fp, [sp, #24]
  40448e:	469a      	mov	sl, r3
  404490:	dd11      	ble.n	4044b6 <_dtoa_r+0xb4e>
  404492:	4649      	mov	r1, r9
  404494:	2201      	movs	r2, #1
  404496:	4620      	mov	r0, r4
  404498:	f000 ff14 	bl	4052c4 <__lshift>
  40449c:	4641      	mov	r1, r8
  40449e:	4681      	mov	r9, r0
  4044a0:	f000 ff62 	bl	405368 <__mcmp>
  4044a4:	2800      	cmp	r0, #0
  4044a6:	f340 8146 	ble.w	404736 <_dtoa_r+0xdce>
  4044aa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4044ae:	f000 8106 	beq.w	4046be <_dtoa_r+0xd56>
  4044b2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4044b6:	46b3      	mov	fp, r6
  4044b8:	f887 a000 	strb.w	sl, [r7]
  4044bc:	1c7d      	adds	r5, r7, #1
  4044be:	9e06      	ldr	r6, [sp, #24]
  4044c0:	e5d2      	b.n	404068 <_dtoa_r+0x700>
  4044c2:	d104      	bne.n	4044ce <_dtoa_r+0xb66>
  4044c4:	f01a 0f01 	tst.w	sl, #1
  4044c8:	d001      	beq.n	4044ce <_dtoa_r+0xb66>
  4044ca:	e5bd      	b.n	404048 <_dtoa_r+0x6e0>
  4044cc:	4615      	mov	r5, r2
  4044ce:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4044d2:	2b30      	cmp	r3, #48	; 0x30
  4044d4:	f105 32ff 	add.w	r2, r5, #4294967295
  4044d8:	d0f8      	beq.n	4044cc <_dtoa_r+0xb64>
  4044da:	e5c5      	b.n	404068 <_dtoa_r+0x700>
  4044dc:	9904      	ldr	r1, [sp, #16]
  4044de:	2230      	movs	r2, #48	; 0x30
  4044e0:	700a      	strb	r2, [r1, #0]
  4044e2:	9a02      	ldr	r2, [sp, #8]
  4044e4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4044e8:	3201      	adds	r2, #1
  4044ea:	9202      	str	r2, [sp, #8]
  4044ec:	f7ff bbfc 	b.w	403ce8 <_dtoa_r+0x380>
  4044f0:	f000 80bb 	beq.w	40466a <_dtoa_r+0xd02>
  4044f4:	9b02      	ldr	r3, [sp, #8]
  4044f6:	425d      	negs	r5, r3
  4044f8:	4b84      	ldr	r3, [pc, #528]	; (40470c <_dtoa_r+0xda4>)
  4044fa:	f005 020f 	and.w	r2, r5, #15
  4044fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404502:	e9d3 2300 	ldrd	r2, r3, [r3]
  404506:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40450a:	f7fd fa4b 	bl	4019a4 <__aeabi_dmul>
  40450e:	112d      	asrs	r5, r5, #4
  404510:	4607      	mov	r7, r0
  404512:	4688      	mov	r8, r1
  404514:	f000 812c 	beq.w	404770 <_dtoa_r+0xe08>
  404518:	4e7d      	ldr	r6, [pc, #500]	; (404710 <_dtoa_r+0xda8>)
  40451a:	f04f 0a02 	mov.w	sl, #2
  40451e:	07eb      	lsls	r3, r5, #31
  404520:	d509      	bpl.n	404536 <_dtoa_r+0xbce>
  404522:	4638      	mov	r0, r7
  404524:	4641      	mov	r1, r8
  404526:	e9d6 2300 	ldrd	r2, r3, [r6]
  40452a:	f7fd fa3b 	bl	4019a4 <__aeabi_dmul>
  40452e:	f10a 0a01 	add.w	sl, sl, #1
  404532:	4607      	mov	r7, r0
  404534:	4688      	mov	r8, r1
  404536:	106d      	asrs	r5, r5, #1
  404538:	f106 0608 	add.w	r6, r6, #8
  40453c:	d1ef      	bne.n	40451e <_dtoa_r+0xbb6>
  40453e:	e608      	b.n	404152 <_dtoa_r+0x7ea>
  404540:	6871      	ldr	r1, [r6, #4]
  404542:	4620      	mov	r0, r4
  404544:	f000 fd12 	bl	404f6c <_Balloc>
  404548:	6933      	ldr	r3, [r6, #16]
  40454a:	3302      	adds	r3, #2
  40454c:	009a      	lsls	r2, r3, #2
  40454e:	4605      	mov	r5, r0
  404550:	f106 010c 	add.w	r1, r6, #12
  404554:	300c      	adds	r0, #12
  404556:	f000 fc63 	bl	404e20 <memcpy>
  40455a:	4629      	mov	r1, r5
  40455c:	2201      	movs	r2, #1
  40455e:	4620      	mov	r0, r4
  404560:	f000 feb0 	bl	4052c4 <__lshift>
  404564:	9006      	str	r0, [sp, #24]
  404566:	e4b5      	b.n	403ed4 <_dtoa_r+0x56c>
  404568:	2b39      	cmp	r3, #57	; 0x39
  40456a:	f8cd b018 	str.w	fp, [sp, #24]
  40456e:	46d0      	mov	r8, sl
  404570:	f000 80a5 	beq.w	4046be <_dtoa_r+0xd56>
  404574:	f103 0a01 	add.w	sl, r3, #1
  404578:	46b3      	mov	fp, r6
  40457a:	f887 a000 	strb.w	sl, [r7]
  40457e:	1c7d      	adds	r5, r7, #1
  404580:	9e06      	ldr	r6, [sp, #24]
  404582:	e571      	b.n	404068 <_dtoa_r+0x700>
  404584:	465a      	mov	r2, fp
  404586:	46d0      	mov	r8, sl
  404588:	46b3      	mov	fp, r6
  40458a:	469a      	mov	sl, r3
  40458c:	4616      	mov	r6, r2
  40458e:	e54f      	b.n	404030 <_dtoa_r+0x6c8>
  404590:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404592:	495e      	ldr	r1, [pc, #376]	; (40470c <_dtoa_r+0xda4>)
  404594:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404598:	462a      	mov	r2, r5
  40459a:	4633      	mov	r3, r6
  40459c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4045a0:	f7fd fa00 	bl	4019a4 <__aeabi_dmul>
  4045a4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4045a8:	4638      	mov	r0, r7
  4045aa:	4641      	mov	r1, r8
  4045ac:	f001 fd00 	bl	405fb0 <__aeabi_d2iz>
  4045b0:	4605      	mov	r5, r0
  4045b2:	f7fd f991 	bl	4018d8 <__aeabi_i2d>
  4045b6:	460b      	mov	r3, r1
  4045b8:	4602      	mov	r2, r0
  4045ba:	4641      	mov	r1, r8
  4045bc:	4638      	mov	r0, r7
  4045be:	f7fd f83d 	bl	40163c <__aeabi_dsub>
  4045c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045c4:	460f      	mov	r7, r1
  4045c6:	9904      	ldr	r1, [sp, #16]
  4045c8:	3530      	adds	r5, #48	; 0x30
  4045ca:	2b01      	cmp	r3, #1
  4045cc:	700d      	strb	r5, [r1, #0]
  4045ce:	4606      	mov	r6, r0
  4045d0:	f101 0501 	add.w	r5, r1, #1
  4045d4:	d026      	beq.n	404624 <_dtoa_r+0xcbc>
  4045d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045d8:	9a04      	ldr	r2, [sp, #16]
  4045da:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404718 <_dtoa_r+0xdb0>
  4045de:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4045e2:	4413      	add	r3, r2
  4045e4:	f04f 0a00 	mov.w	sl, #0
  4045e8:	4699      	mov	r9, r3
  4045ea:	4652      	mov	r2, sl
  4045ec:	465b      	mov	r3, fp
  4045ee:	4630      	mov	r0, r6
  4045f0:	4639      	mov	r1, r7
  4045f2:	f7fd f9d7 	bl	4019a4 <__aeabi_dmul>
  4045f6:	460f      	mov	r7, r1
  4045f8:	4606      	mov	r6, r0
  4045fa:	f001 fcd9 	bl	405fb0 <__aeabi_d2iz>
  4045fe:	4680      	mov	r8, r0
  404600:	f7fd f96a 	bl	4018d8 <__aeabi_i2d>
  404604:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404608:	4602      	mov	r2, r0
  40460a:	460b      	mov	r3, r1
  40460c:	4630      	mov	r0, r6
  40460e:	4639      	mov	r1, r7
  404610:	f7fd f814 	bl	40163c <__aeabi_dsub>
  404614:	f805 8b01 	strb.w	r8, [r5], #1
  404618:	454d      	cmp	r5, r9
  40461a:	4606      	mov	r6, r0
  40461c:	460f      	mov	r7, r1
  40461e:	d1e4      	bne.n	4045ea <_dtoa_r+0xc82>
  404620:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404624:	4b3b      	ldr	r3, [pc, #236]	; (404714 <_dtoa_r+0xdac>)
  404626:	2200      	movs	r2, #0
  404628:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40462c:	f7fd f808 	bl	401640 <__adddf3>
  404630:	4632      	mov	r2, r6
  404632:	463b      	mov	r3, r7
  404634:	f7fd fc28 	bl	401e88 <__aeabi_dcmplt>
  404638:	2800      	cmp	r0, #0
  40463a:	d046      	beq.n	4046ca <_dtoa_r+0xd62>
  40463c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40463e:	9302      	str	r3, [sp, #8]
  404640:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404644:	f7ff bb43 	b.w	403cce <_dtoa_r+0x366>
  404648:	f04f 0800 	mov.w	r8, #0
  40464c:	4646      	mov	r6, r8
  40464e:	e6a9      	b.n	4043a4 <_dtoa_r+0xa3c>
  404650:	9b08      	ldr	r3, [sp, #32]
  404652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404654:	1a9d      	subs	r5, r3, r2
  404656:	2300      	movs	r3, #0
  404658:	f7ff bb71 	b.w	403d3e <_dtoa_r+0x3d6>
  40465c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40465e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404660:	9d08      	ldr	r5, [sp, #32]
  404662:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404666:	f7ff bb6a 	b.w	403d3e <_dtoa_r+0x3d6>
  40466a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40466e:	f04f 0a02 	mov.w	sl, #2
  404672:	e56e      	b.n	404152 <_dtoa_r+0x7ea>
  404674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404676:	2b00      	cmp	r3, #0
  404678:	f43f aeb8 	beq.w	4043ec <_dtoa_r+0xa84>
  40467c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40467e:	2b00      	cmp	r3, #0
  404680:	f77f aede 	ble.w	404440 <_dtoa_r+0xad8>
  404684:	2200      	movs	r2, #0
  404686:	4b24      	ldr	r3, [pc, #144]	; (404718 <_dtoa_r+0xdb0>)
  404688:	4638      	mov	r0, r7
  40468a:	4641      	mov	r1, r8
  40468c:	f7fd f98a 	bl	4019a4 <__aeabi_dmul>
  404690:	4607      	mov	r7, r0
  404692:	4688      	mov	r8, r1
  404694:	f10a 0001 	add.w	r0, sl, #1
  404698:	f7fd f91e 	bl	4018d8 <__aeabi_i2d>
  40469c:	463a      	mov	r2, r7
  40469e:	4643      	mov	r3, r8
  4046a0:	f7fd f980 	bl	4019a4 <__aeabi_dmul>
  4046a4:	2200      	movs	r2, #0
  4046a6:	4b17      	ldr	r3, [pc, #92]	; (404704 <_dtoa_r+0xd9c>)
  4046a8:	f7fc ffca 	bl	401640 <__adddf3>
  4046ac:	9a02      	ldr	r2, [sp, #8]
  4046ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046b0:	9312      	str	r3, [sp, #72]	; 0x48
  4046b2:	3a01      	subs	r2, #1
  4046b4:	4605      	mov	r5, r0
  4046b6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4046ba:	9215      	str	r2, [sp, #84]	; 0x54
  4046bc:	e56a      	b.n	404194 <_dtoa_r+0x82c>
  4046be:	2239      	movs	r2, #57	; 0x39
  4046c0:	46b3      	mov	fp, r6
  4046c2:	703a      	strb	r2, [r7, #0]
  4046c4:	9e06      	ldr	r6, [sp, #24]
  4046c6:	1c7d      	adds	r5, r7, #1
  4046c8:	e4c0      	b.n	40404c <_dtoa_r+0x6e4>
  4046ca:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4046ce:	2000      	movs	r0, #0
  4046d0:	4910      	ldr	r1, [pc, #64]	; (404714 <_dtoa_r+0xdac>)
  4046d2:	f7fc ffb3 	bl	40163c <__aeabi_dsub>
  4046d6:	4632      	mov	r2, r6
  4046d8:	463b      	mov	r3, r7
  4046da:	f7fd fbf3 	bl	401ec4 <__aeabi_dcmpgt>
  4046de:	b908      	cbnz	r0, 4046e4 <_dtoa_r+0xd7c>
  4046e0:	e6ae      	b.n	404440 <_dtoa_r+0xad8>
  4046e2:	4615      	mov	r5, r2
  4046e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4046e8:	2b30      	cmp	r3, #48	; 0x30
  4046ea:	f105 32ff 	add.w	r2, r5, #4294967295
  4046ee:	d0f8      	beq.n	4046e2 <_dtoa_r+0xd7a>
  4046f0:	e5d7      	b.n	4042a2 <_dtoa_r+0x93a>
  4046f2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4046f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4046f8:	9302      	str	r3, [sp, #8]
  4046fa:	f7ff bae8 	b.w	403cce <_dtoa_r+0x366>
  4046fe:	970c      	str	r7, [sp, #48]	; 0x30
  404700:	f7ff bba5 	b.w	403e4e <_dtoa_r+0x4e6>
  404704:	401c0000 	.word	0x401c0000
  404708:	40140000 	.word	0x40140000
  40470c:	00406af8 	.word	0x00406af8
  404710:	00406ad0 	.word	0x00406ad0
  404714:	3fe00000 	.word	0x3fe00000
  404718:	40240000 	.word	0x40240000
  40471c:	2b39      	cmp	r3, #57	; 0x39
  40471e:	f8cd b018 	str.w	fp, [sp, #24]
  404722:	46d0      	mov	r8, sl
  404724:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404728:	469a      	mov	sl, r3
  40472a:	d0c8      	beq.n	4046be <_dtoa_r+0xd56>
  40472c:	f1bb 0f00 	cmp.w	fp, #0
  404730:	f73f aebf 	bgt.w	4044b2 <_dtoa_r+0xb4a>
  404734:	e6bf      	b.n	4044b6 <_dtoa_r+0xb4e>
  404736:	f47f aebe 	bne.w	4044b6 <_dtoa_r+0xb4e>
  40473a:	f01a 0f01 	tst.w	sl, #1
  40473e:	f43f aeba 	beq.w	4044b6 <_dtoa_r+0xb4e>
  404742:	e6b2      	b.n	4044aa <_dtoa_r+0xb42>
  404744:	f04f 0800 	mov.w	r8, #0
  404748:	4646      	mov	r6, r8
  40474a:	e5e9      	b.n	404320 <_dtoa_r+0x9b8>
  40474c:	4631      	mov	r1, r6
  40474e:	2300      	movs	r3, #0
  404750:	220a      	movs	r2, #10
  404752:	4620      	mov	r0, r4
  404754:	f000 fc3a 	bl	404fcc <__multadd>
  404758:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40475a:	2b00      	cmp	r3, #0
  40475c:	4606      	mov	r6, r0
  40475e:	dd0a      	ble.n	404776 <_dtoa_r+0xe0e>
  404760:	930a      	str	r3, [sp, #40]	; 0x28
  404762:	f7ff bbaa 	b.w	403eba <_dtoa_r+0x552>
  404766:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404768:	2b02      	cmp	r3, #2
  40476a:	dc23      	bgt.n	4047b4 <_dtoa_r+0xe4c>
  40476c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40476e:	e43b      	b.n	403fe8 <_dtoa_r+0x680>
  404770:	f04f 0a02 	mov.w	sl, #2
  404774:	e4ed      	b.n	404152 <_dtoa_r+0x7ea>
  404776:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404778:	2b02      	cmp	r3, #2
  40477a:	dc1b      	bgt.n	4047b4 <_dtoa_r+0xe4c>
  40477c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40477e:	e7ef      	b.n	404760 <_dtoa_r+0xdf8>
  404780:	2500      	movs	r5, #0
  404782:	6465      	str	r5, [r4, #68]	; 0x44
  404784:	4629      	mov	r1, r5
  404786:	4620      	mov	r0, r4
  404788:	f000 fbf0 	bl	404f6c <_Balloc>
  40478c:	f04f 33ff 	mov.w	r3, #4294967295
  404790:	930a      	str	r3, [sp, #40]	; 0x28
  404792:	930f      	str	r3, [sp, #60]	; 0x3c
  404794:	2301      	movs	r3, #1
  404796:	9004      	str	r0, [sp, #16]
  404798:	9525      	str	r5, [sp, #148]	; 0x94
  40479a:	6420      	str	r0, [r4, #64]	; 0x40
  40479c:	930b      	str	r3, [sp, #44]	; 0x2c
  40479e:	f7ff b9dd 	b.w	403b5c <_dtoa_r+0x1f4>
  4047a2:	2501      	movs	r5, #1
  4047a4:	f7ff b9a5 	b.w	403af2 <_dtoa_r+0x18a>
  4047a8:	f43f ab69 	beq.w	403e7e <_dtoa_r+0x516>
  4047ac:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4047b0:	f7ff bbf9 	b.w	403fa6 <_dtoa_r+0x63e>
  4047b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047b6:	930a      	str	r3, [sp, #40]	; 0x28
  4047b8:	e5e5      	b.n	404386 <_dtoa_r+0xa1e>
  4047ba:	bf00      	nop

004047bc <__libc_fini_array>:
  4047bc:	b538      	push	{r3, r4, r5, lr}
  4047be:	4c0a      	ldr	r4, [pc, #40]	; (4047e8 <__libc_fini_array+0x2c>)
  4047c0:	4d0a      	ldr	r5, [pc, #40]	; (4047ec <__libc_fini_array+0x30>)
  4047c2:	1b64      	subs	r4, r4, r5
  4047c4:	10a4      	asrs	r4, r4, #2
  4047c6:	d00a      	beq.n	4047de <__libc_fini_array+0x22>
  4047c8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4047cc:	3b01      	subs	r3, #1
  4047ce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4047d2:	3c01      	subs	r4, #1
  4047d4:	f855 3904 	ldr.w	r3, [r5], #-4
  4047d8:	4798      	blx	r3
  4047da:	2c00      	cmp	r4, #0
  4047dc:	d1f9      	bne.n	4047d2 <__libc_fini_array+0x16>
  4047de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4047e2:	f002 ba87 	b.w	406cf4 <_fini>
  4047e6:	bf00      	nop
  4047e8:	00406d04 	.word	0x00406d04
  4047ec:	00406d00 	.word	0x00406d00

004047f0 <_localeconv_r>:
  4047f0:	4a04      	ldr	r2, [pc, #16]	; (404804 <_localeconv_r+0x14>)
  4047f2:	4b05      	ldr	r3, [pc, #20]	; (404808 <_localeconv_r+0x18>)
  4047f4:	6812      	ldr	r2, [r2, #0]
  4047f6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4047f8:	2800      	cmp	r0, #0
  4047fa:	bf08      	it	eq
  4047fc:	4618      	moveq	r0, r3
  4047fe:	30f0      	adds	r0, #240	; 0xf0
  404800:	4770      	bx	lr
  404802:	bf00      	nop
  404804:	20400028 	.word	0x20400028
  404808:	2040086c 	.word	0x2040086c

0040480c <__retarget_lock_acquire_recursive>:
  40480c:	4770      	bx	lr
  40480e:	bf00      	nop

00404810 <__retarget_lock_release_recursive>:
  404810:	4770      	bx	lr
  404812:	bf00      	nop

00404814 <_malloc_r>:
  404814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404818:	f101 060b 	add.w	r6, r1, #11
  40481c:	2e16      	cmp	r6, #22
  40481e:	b083      	sub	sp, #12
  404820:	4605      	mov	r5, r0
  404822:	f240 809e 	bls.w	404962 <_malloc_r+0x14e>
  404826:	f036 0607 	bics.w	r6, r6, #7
  40482a:	f100 80bd 	bmi.w	4049a8 <_malloc_r+0x194>
  40482e:	42b1      	cmp	r1, r6
  404830:	f200 80ba 	bhi.w	4049a8 <_malloc_r+0x194>
  404834:	f000 fb8e 	bl	404f54 <__malloc_lock>
  404838:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40483c:	f0c0 8293 	bcc.w	404d66 <_malloc_r+0x552>
  404840:	0a73      	lsrs	r3, r6, #9
  404842:	f000 80b8 	beq.w	4049b6 <_malloc_r+0x1a2>
  404846:	2b04      	cmp	r3, #4
  404848:	f200 8179 	bhi.w	404b3e <_malloc_r+0x32a>
  40484c:	09b3      	lsrs	r3, r6, #6
  40484e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404852:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404856:	00c3      	lsls	r3, r0, #3
  404858:	4fbf      	ldr	r7, [pc, #764]	; (404b58 <_malloc_r+0x344>)
  40485a:	443b      	add	r3, r7
  40485c:	f1a3 0108 	sub.w	r1, r3, #8
  404860:	685c      	ldr	r4, [r3, #4]
  404862:	42a1      	cmp	r1, r4
  404864:	d106      	bne.n	404874 <_malloc_r+0x60>
  404866:	e00c      	b.n	404882 <_malloc_r+0x6e>
  404868:	2a00      	cmp	r2, #0
  40486a:	f280 80aa 	bge.w	4049c2 <_malloc_r+0x1ae>
  40486e:	68e4      	ldr	r4, [r4, #12]
  404870:	42a1      	cmp	r1, r4
  404872:	d006      	beq.n	404882 <_malloc_r+0x6e>
  404874:	6863      	ldr	r3, [r4, #4]
  404876:	f023 0303 	bic.w	r3, r3, #3
  40487a:	1b9a      	subs	r2, r3, r6
  40487c:	2a0f      	cmp	r2, #15
  40487e:	ddf3      	ble.n	404868 <_malloc_r+0x54>
  404880:	4670      	mov	r0, lr
  404882:	693c      	ldr	r4, [r7, #16]
  404884:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404b6c <_malloc_r+0x358>
  404888:	4574      	cmp	r4, lr
  40488a:	f000 81ab 	beq.w	404be4 <_malloc_r+0x3d0>
  40488e:	6863      	ldr	r3, [r4, #4]
  404890:	f023 0303 	bic.w	r3, r3, #3
  404894:	1b9a      	subs	r2, r3, r6
  404896:	2a0f      	cmp	r2, #15
  404898:	f300 8190 	bgt.w	404bbc <_malloc_r+0x3a8>
  40489c:	2a00      	cmp	r2, #0
  40489e:	f8c7 e014 	str.w	lr, [r7, #20]
  4048a2:	f8c7 e010 	str.w	lr, [r7, #16]
  4048a6:	f280 809d 	bge.w	4049e4 <_malloc_r+0x1d0>
  4048aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4048ae:	f080 8161 	bcs.w	404b74 <_malloc_r+0x360>
  4048b2:	08db      	lsrs	r3, r3, #3
  4048b4:	f103 0c01 	add.w	ip, r3, #1
  4048b8:	1099      	asrs	r1, r3, #2
  4048ba:	687a      	ldr	r2, [r7, #4]
  4048bc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4048c0:	f8c4 8008 	str.w	r8, [r4, #8]
  4048c4:	2301      	movs	r3, #1
  4048c6:	408b      	lsls	r3, r1
  4048c8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4048cc:	4313      	orrs	r3, r2
  4048ce:	3908      	subs	r1, #8
  4048d0:	60e1      	str	r1, [r4, #12]
  4048d2:	607b      	str	r3, [r7, #4]
  4048d4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4048d8:	f8c8 400c 	str.w	r4, [r8, #12]
  4048dc:	1082      	asrs	r2, r0, #2
  4048de:	2401      	movs	r4, #1
  4048e0:	4094      	lsls	r4, r2
  4048e2:	429c      	cmp	r4, r3
  4048e4:	f200 808b 	bhi.w	4049fe <_malloc_r+0x1ea>
  4048e8:	421c      	tst	r4, r3
  4048ea:	d106      	bne.n	4048fa <_malloc_r+0xe6>
  4048ec:	f020 0003 	bic.w	r0, r0, #3
  4048f0:	0064      	lsls	r4, r4, #1
  4048f2:	421c      	tst	r4, r3
  4048f4:	f100 0004 	add.w	r0, r0, #4
  4048f8:	d0fa      	beq.n	4048f0 <_malloc_r+0xdc>
  4048fa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4048fe:	46cc      	mov	ip, r9
  404900:	4680      	mov	r8, r0
  404902:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404906:	459c      	cmp	ip, r3
  404908:	d107      	bne.n	40491a <_malloc_r+0x106>
  40490a:	e16d      	b.n	404be8 <_malloc_r+0x3d4>
  40490c:	2a00      	cmp	r2, #0
  40490e:	f280 817b 	bge.w	404c08 <_malloc_r+0x3f4>
  404912:	68db      	ldr	r3, [r3, #12]
  404914:	459c      	cmp	ip, r3
  404916:	f000 8167 	beq.w	404be8 <_malloc_r+0x3d4>
  40491a:	6859      	ldr	r1, [r3, #4]
  40491c:	f021 0103 	bic.w	r1, r1, #3
  404920:	1b8a      	subs	r2, r1, r6
  404922:	2a0f      	cmp	r2, #15
  404924:	ddf2      	ble.n	40490c <_malloc_r+0xf8>
  404926:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40492a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40492e:	9300      	str	r3, [sp, #0]
  404930:	199c      	adds	r4, r3, r6
  404932:	4628      	mov	r0, r5
  404934:	f046 0601 	orr.w	r6, r6, #1
  404938:	f042 0501 	orr.w	r5, r2, #1
  40493c:	605e      	str	r6, [r3, #4]
  40493e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404942:	f8cc 8008 	str.w	r8, [ip, #8]
  404946:	617c      	str	r4, [r7, #20]
  404948:	613c      	str	r4, [r7, #16]
  40494a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40494e:	f8c4 e008 	str.w	lr, [r4, #8]
  404952:	6065      	str	r5, [r4, #4]
  404954:	505a      	str	r2, [r3, r1]
  404956:	f000 fb03 	bl	404f60 <__malloc_unlock>
  40495a:	9b00      	ldr	r3, [sp, #0]
  40495c:	f103 0408 	add.w	r4, r3, #8
  404960:	e01e      	b.n	4049a0 <_malloc_r+0x18c>
  404962:	2910      	cmp	r1, #16
  404964:	d820      	bhi.n	4049a8 <_malloc_r+0x194>
  404966:	f000 faf5 	bl	404f54 <__malloc_lock>
  40496a:	2610      	movs	r6, #16
  40496c:	2318      	movs	r3, #24
  40496e:	2002      	movs	r0, #2
  404970:	4f79      	ldr	r7, [pc, #484]	; (404b58 <_malloc_r+0x344>)
  404972:	443b      	add	r3, r7
  404974:	f1a3 0208 	sub.w	r2, r3, #8
  404978:	685c      	ldr	r4, [r3, #4]
  40497a:	4294      	cmp	r4, r2
  40497c:	f000 813d 	beq.w	404bfa <_malloc_r+0x3e6>
  404980:	6863      	ldr	r3, [r4, #4]
  404982:	68e1      	ldr	r1, [r4, #12]
  404984:	68a6      	ldr	r6, [r4, #8]
  404986:	f023 0303 	bic.w	r3, r3, #3
  40498a:	4423      	add	r3, r4
  40498c:	4628      	mov	r0, r5
  40498e:	685a      	ldr	r2, [r3, #4]
  404990:	60f1      	str	r1, [r6, #12]
  404992:	f042 0201 	orr.w	r2, r2, #1
  404996:	608e      	str	r6, [r1, #8]
  404998:	605a      	str	r2, [r3, #4]
  40499a:	f000 fae1 	bl	404f60 <__malloc_unlock>
  40499e:	3408      	adds	r4, #8
  4049a0:	4620      	mov	r0, r4
  4049a2:	b003      	add	sp, #12
  4049a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049a8:	2400      	movs	r4, #0
  4049aa:	230c      	movs	r3, #12
  4049ac:	4620      	mov	r0, r4
  4049ae:	602b      	str	r3, [r5, #0]
  4049b0:	b003      	add	sp, #12
  4049b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049b6:	2040      	movs	r0, #64	; 0x40
  4049b8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4049bc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4049c0:	e74a      	b.n	404858 <_malloc_r+0x44>
  4049c2:	4423      	add	r3, r4
  4049c4:	68e1      	ldr	r1, [r4, #12]
  4049c6:	685a      	ldr	r2, [r3, #4]
  4049c8:	68a6      	ldr	r6, [r4, #8]
  4049ca:	f042 0201 	orr.w	r2, r2, #1
  4049ce:	60f1      	str	r1, [r6, #12]
  4049d0:	4628      	mov	r0, r5
  4049d2:	608e      	str	r6, [r1, #8]
  4049d4:	605a      	str	r2, [r3, #4]
  4049d6:	f000 fac3 	bl	404f60 <__malloc_unlock>
  4049da:	3408      	adds	r4, #8
  4049dc:	4620      	mov	r0, r4
  4049de:	b003      	add	sp, #12
  4049e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049e4:	4423      	add	r3, r4
  4049e6:	4628      	mov	r0, r5
  4049e8:	685a      	ldr	r2, [r3, #4]
  4049ea:	f042 0201 	orr.w	r2, r2, #1
  4049ee:	605a      	str	r2, [r3, #4]
  4049f0:	f000 fab6 	bl	404f60 <__malloc_unlock>
  4049f4:	3408      	adds	r4, #8
  4049f6:	4620      	mov	r0, r4
  4049f8:	b003      	add	sp, #12
  4049fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049fe:	68bc      	ldr	r4, [r7, #8]
  404a00:	6863      	ldr	r3, [r4, #4]
  404a02:	f023 0803 	bic.w	r8, r3, #3
  404a06:	45b0      	cmp	r8, r6
  404a08:	d304      	bcc.n	404a14 <_malloc_r+0x200>
  404a0a:	eba8 0306 	sub.w	r3, r8, r6
  404a0e:	2b0f      	cmp	r3, #15
  404a10:	f300 8085 	bgt.w	404b1e <_malloc_r+0x30a>
  404a14:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404b70 <_malloc_r+0x35c>
  404a18:	4b50      	ldr	r3, [pc, #320]	; (404b5c <_malloc_r+0x348>)
  404a1a:	f8d9 2000 	ldr.w	r2, [r9]
  404a1e:	681b      	ldr	r3, [r3, #0]
  404a20:	3201      	adds	r2, #1
  404a22:	4433      	add	r3, r6
  404a24:	eb04 0a08 	add.w	sl, r4, r8
  404a28:	f000 8155 	beq.w	404cd6 <_malloc_r+0x4c2>
  404a2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a30:	330f      	adds	r3, #15
  404a32:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a36:	f02b 0b0f 	bic.w	fp, fp, #15
  404a3a:	4659      	mov	r1, fp
  404a3c:	4628      	mov	r0, r5
  404a3e:	f000 fd8f 	bl	405560 <_sbrk_r>
  404a42:	1c41      	adds	r1, r0, #1
  404a44:	4602      	mov	r2, r0
  404a46:	f000 80fc 	beq.w	404c42 <_malloc_r+0x42e>
  404a4a:	4582      	cmp	sl, r0
  404a4c:	f200 80f7 	bhi.w	404c3e <_malloc_r+0x42a>
  404a50:	4b43      	ldr	r3, [pc, #268]	; (404b60 <_malloc_r+0x34c>)
  404a52:	6819      	ldr	r1, [r3, #0]
  404a54:	4459      	add	r1, fp
  404a56:	6019      	str	r1, [r3, #0]
  404a58:	f000 814d 	beq.w	404cf6 <_malloc_r+0x4e2>
  404a5c:	f8d9 0000 	ldr.w	r0, [r9]
  404a60:	3001      	adds	r0, #1
  404a62:	bf1b      	ittet	ne
  404a64:	eba2 0a0a 	subne.w	sl, r2, sl
  404a68:	4451      	addne	r1, sl
  404a6a:	f8c9 2000 	streq.w	r2, [r9]
  404a6e:	6019      	strne	r1, [r3, #0]
  404a70:	f012 0107 	ands.w	r1, r2, #7
  404a74:	f000 8115 	beq.w	404ca2 <_malloc_r+0x48e>
  404a78:	f1c1 0008 	rsb	r0, r1, #8
  404a7c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a80:	4402      	add	r2, r0
  404a82:	3108      	adds	r1, #8
  404a84:	eb02 090b 	add.w	r9, r2, fp
  404a88:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404a8c:	eba1 0909 	sub.w	r9, r1, r9
  404a90:	4649      	mov	r1, r9
  404a92:	4628      	mov	r0, r5
  404a94:	9301      	str	r3, [sp, #4]
  404a96:	9200      	str	r2, [sp, #0]
  404a98:	f000 fd62 	bl	405560 <_sbrk_r>
  404a9c:	1c43      	adds	r3, r0, #1
  404a9e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404aa2:	f000 8143 	beq.w	404d2c <_malloc_r+0x518>
  404aa6:	1a80      	subs	r0, r0, r2
  404aa8:	4448      	add	r0, r9
  404aaa:	f040 0001 	orr.w	r0, r0, #1
  404aae:	6819      	ldr	r1, [r3, #0]
  404ab0:	60ba      	str	r2, [r7, #8]
  404ab2:	4449      	add	r1, r9
  404ab4:	42bc      	cmp	r4, r7
  404ab6:	6050      	str	r0, [r2, #4]
  404ab8:	6019      	str	r1, [r3, #0]
  404aba:	d017      	beq.n	404aec <_malloc_r+0x2d8>
  404abc:	f1b8 0f0f 	cmp.w	r8, #15
  404ac0:	f240 80fb 	bls.w	404cba <_malloc_r+0x4a6>
  404ac4:	6860      	ldr	r0, [r4, #4]
  404ac6:	f1a8 020c 	sub.w	r2, r8, #12
  404aca:	f022 0207 	bic.w	r2, r2, #7
  404ace:	eb04 0e02 	add.w	lr, r4, r2
  404ad2:	f000 0001 	and.w	r0, r0, #1
  404ad6:	f04f 0c05 	mov.w	ip, #5
  404ada:	4310      	orrs	r0, r2
  404adc:	2a0f      	cmp	r2, #15
  404ade:	6060      	str	r0, [r4, #4]
  404ae0:	f8ce c004 	str.w	ip, [lr, #4]
  404ae4:	f8ce c008 	str.w	ip, [lr, #8]
  404ae8:	f200 8117 	bhi.w	404d1a <_malloc_r+0x506>
  404aec:	4b1d      	ldr	r3, [pc, #116]	; (404b64 <_malloc_r+0x350>)
  404aee:	68bc      	ldr	r4, [r7, #8]
  404af0:	681a      	ldr	r2, [r3, #0]
  404af2:	4291      	cmp	r1, r2
  404af4:	bf88      	it	hi
  404af6:	6019      	strhi	r1, [r3, #0]
  404af8:	4b1b      	ldr	r3, [pc, #108]	; (404b68 <_malloc_r+0x354>)
  404afa:	681a      	ldr	r2, [r3, #0]
  404afc:	4291      	cmp	r1, r2
  404afe:	6862      	ldr	r2, [r4, #4]
  404b00:	bf88      	it	hi
  404b02:	6019      	strhi	r1, [r3, #0]
  404b04:	f022 0203 	bic.w	r2, r2, #3
  404b08:	4296      	cmp	r6, r2
  404b0a:	eba2 0306 	sub.w	r3, r2, r6
  404b0e:	d801      	bhi.n	404b14 <_malloc_r+0x300>
  404b10:	2b0f      	cmp	r3, #15
  404b12:	dc04      	bgt.n	404b1e <_malloc_r+0x30a>
  404b14:	4628      	mov	r0, r5
  404b16:	f000 fa23 	bl	404f60 <__malloc_unlock>
  404b1a:	2400      	movs	r4, #0
  404b1c:	e740      	b.n	4049a0 <_malloc_r+0x18c>
  404b1e:	19a2      	adds	r2, r4, r6
  404b20:	f043 0301 	orr.w	r3, r3, #1
  404b24:	f046 0601 	orr.w	r6, r6, #1
  404b28:	6066      	str	r6, [r4, #4]
  404b2a:	4628      	mov	r0, r5
  404b2c:	60ba      	str	r2, [r7, #8]
  404b2e:	6053      	str	r3, [r2, #4]
  404b30:	f000 fa16 	bl	404f60 <__malloc_unlock>
  404b34:	3408      	adds	r4, #8
  404b36:	4620      	mov	r0, r4
  404b38:	b003      	add	sp, #12
  404b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b3e:	2b14      	cmp	r3, #20
  404b40:	d971      	bls.n	404c26 <_malloc_r+0x412>
  404b42:	2b54      	cmp	r3, #84	; 0x54
  404b44:	f200 80a3 	bhi.w	404c8e <_malloc_r+0x47a>
  404b48:	0b33      	lsrs	r3, r6, #12
  404b4a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b4e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b52:	00c3      	lsls	r3, r0, #3
  404b54:	e680      	b.n	404858 <_malloc_r+0x44>
  404b56:	bf00      	nop
  404b58:	2040045c 	.word	0x2040045c
  404b5c:	20400cc8 	.word	0x20400cc8
  404b60:	20400c98 	.word	0x20400c98
  404b64:	20400cc0 	.word	0x20400cc0
  404b68:	20400cc4 	.word	0x20400cc4
  404b6c:	20400464 	.word	0x20400464
  404b70:	20400864 	.word	0x20400864
  404b74:	0a5a      	lsrs	r2, r3, #9
  404b76:	2a04      	cmp	r2, #4
  404b78:	d95b      	bls.n	404c32 <_malloc_r+0x41e>
  404b7a:	2a14      	cmp	r2, #20
  404b7c:	f200 80ae 	bhi.w	404cdc <_malloc_r+0x4c8>
  404b80:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404b84:	00c9      	lsls	r1, r1, #3
  404b86:	325b      	adds	r2, #91	; 0x5b
  404b88:	eb07 0c01 	add.w	ip, r7, r1
  404b8c:	5879      	ldr	r1, [r7, r1]
  404b8e:	f1ac 0c08 	sub.w	ip, ip, #8
  404b92:	458c      	cmp	ip, r1
  404b94:	f000 8088 	beq.w	404ca8 <_malloc_r+0x494>
  404b98:	684a      	ldr	r2, [r1, #4]
  404b9a:	f022 0203 	bic.w	r2, r2, #3
  404b9e:	4293      	cmp	r3, r2
  404ba0:	d273      	bcs.n	404c8a <_malloc_r+0x476>
  404ba2:	6889      	ldr	r1, [r1, #8]
  404ba4:	458c      	cmp	ip, r1
  404ba6:	d1f7      	bne.n	404b98 <_malloc_r+0x384>
  404ba8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404bac:	687b      	ldr	r3, [r7, #4]
  404bae:	60e2      	str	r2, [r4, #12]
  404bb0:	f8c4 c008 	str.w	ip, [r4, #8]
  404bb4:	6094      	str	r4, [r2, #8]
  404bb6:	f8cc 400c 	str.w	r4, [ip, #12]
  404bba:	e68f      	b.n	4048dc <_malloc_r+0xc8>
  404bbc:	19a1      	adds	r1, r4, r6
  404bbe:	f046 0c01 	orr.w	ip, r6, #1
  404bc2:	f042 0601 	orr.w	r6, r2, #1
  404bc6:	f8c4 c004 	str.w	ip, [r4, #4]
  404bca:	4628      	mov	r0, r5
  404bcc:	6179      	str	r1, [r7, #20]
  404bce:	6139      	str	r1, [r7, #16]
  404bd0:	f8c1 e00c 	str.w	lr, [r1, #12]
  404bd4:	f8c1 e008 	str.w	lr, [r1, #8]
  404bd8:	604e      	str	r6, [r1, #4]
  404bda:	50e2      	str	r2, [r4, r3]
  404bdc:	f000 f9c0 	bl	404f60 <__malloc_unlock>
  404be0:	3408      	adds	r4, #8
  404be2:	e6dd      	b.n	4049a0 <_malloc_r+0x18c>
  404be4:	687b      	ldr	r3, [r7, #4]
  404be6:	e679      	b.n	4048dc <_malloc_r+0xc8>
  404be8:	f108 0801 	add.w	r8, r8, #1
  404bec:	f018 0f03 	tst.w	r8, #3
  404bf0:	f10c 0c08 	add.w	ip, ip, #8
  404bf4:	f47f ae85 	bne.w	404902 <_malloc_r+0xee>
  404bf8:	e02d      	b.n	404c56 <_malloc_r+0x442>
  404bfa:	68dc      	ldr	r4, [r3, #12]
  404bfc:	42a3      	cmp	r3, r4
  404bfe:	bf08      	it	eq
  404c00:	3002      	addeq	r0, #2
  404c02:	f43f ae3e 	beq.w	404882 <_malloc_r+0x6e>
  404c06:	e6bb      	b.n	404980 <_malloc_r+0x16c>
  404c08:	4419      	add	r1, r3
  404c0a:	461c      	mov	r4, r3
  404c0c:	684a      	ldr	r2, [r1, #4]
  404c0e:	68db      	ldr	r3, [r3, #12]
  404c10:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c14:	f042 0201 	orr.w	r2, r2, #1
  404c18:	604a      	str	r2, [r1, #4]
  404c1a:	4628      	mov	r0, r5
  404c1c:	60f3      	str	r3, [r6, #12]
  404c1e:	609e      	str	r6, [r3, #8]
  404c20:	f000 f99e 	bl	404f60 <__malloc_unlock>
  404c24:	e6bc      	b.n	4049a0 <_malloc_r+0x18c>
  404c26:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c2a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c2e:	00c3      	lsls	r3, r0, #3
  404c30:	e612      	b.n	404858 <_malloc_r+0x44>
  404c32:	099a      	lsrs	r2, r3, #6
  404c34:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c38:	00c9      	lsls	r1, r1, #3
  404c3a:	3238      	adds	r2, #56	; 0x38
  404c3c:	e7a4      	b.n	404b88 <_malloc_r+0x374>
  404c3e:	42bc      	cmp	r4, r7
  404c40:	d054      	beq.n	404cec <_malloc_r+0x4d8>
  404c42:	68bc      	ldr	r4, [r7, #8]
  404c44:	6862      	ldr	r2, [r4, #4]
  404c46:	f022 0203 	bic.w	r2, r2, #3
  404c4a:	e75d      	b.n	404b08 <_malloc_r+0x2f4>
  404c4c:	f859 3908 	ldr.w	r3, [r9], #-8
  404c50:	4599      	cmp	r9, r3
  404c52:	f040 8086 	bne.w	404d62 <_malloc_r+0x54e>
  404c56:	f010 0f03 	tst.w	r0, #3
  404c5a:	f100 30ff 	add.w	r0, r0, #4294967295
  404c5e:	d1f5      	bne.n	404c4c <_malloc_r+0x438>
  404c60:	687b      	ldr	r3, [r7, #4]
  404c62:	ea23 0304 	bic.w	r3, r3, r4
  404c66:	607b      	str	r3, [r7, #4]
  404c68:	0064      	lsls	r4, r4, #1
  404c6a:	429c      	cmp	r4, r3
  404c6c:	f63f aec7 	bhi.w	4049fe <_malloc_r+0x1ea>
  404c70:	2c00      	cmp	r4, #0
  404c72:	f43f aec4 	beq.w	4049fe <_malloc_r+0x1ea>
  404c76:	421c      	tst	r4, r3
  404c78:	4640      	mov	r0, r8
  404c7a:	f47f ae3e 	bne.w	4048fa <_malloc_r+0xe6>
  404c7e:	0064      	lsls	r4, r4, #1
  404c80:	421c      	tst	r4, r3
  404c82:	f100 0004 	add.w	r0, r0, #4
  404c86:	d0fa      	beq.n	404c7e <_malloc_r+0x46a>
  404c88:	e637      	b.n	4048fa <_malloc_r+0xe6>
  404c8a:	468c      	mov	ip, r1
  404c8c:	e78c      	b.n	404ba8 <_malloc_r+0x394>
  404c8e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404c92:	d815      	bhi.n	404cc0 <_malloc_r+0x4ac>
  404c94:	0bf3      	lsrs	r3, r6, #15
  404c96:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404c9a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404c9e:	00c3      	lsls	r3, r0, #3
  404ca0:	e5da      	b.n	404858 <_malloc_r+0x44>
  404ca2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404ca6:	e6ed      	b.n	404a84 <_malloc_r+0x270>
  404ca8:	687b      	ldr	r3, [r7, #4]
  404caa:	1092      	asrs	r2, r2, #2
  404cac:	2101      	movs	r1, #1
  404cae:	fa01 f202 	lsl.w	r2, r1, r2
  404cb2:	4313      	orrs	r3, r2
  404cb4:	607b      	str	r3, [r7, #4]
  404cb6:	4662      	mov	r2, ip
  404cb8:	e779      	b.n	404bae <_malloc_r+0x39a>
  404cba:	2301      	movs	r3, #1
  404cbc:	6053      	str	r3, [r2, #4]
  404cbe:	e729      	b.n	404b14 <_malloc_r+0x300>
  404cc0:	f240 5254 	movw	r2, #1364	; 0x554
  404cc4:	4293      	cmp	r3, r2
  404cc6:	d822      	bhi.n	404d0e <_malloc_r+0x4fa>
  404cc8:	0cb3      	lsrs	r3, r6, #18
  404cca:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404cce:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404cd2:	00c3      	lsls	r3, r0, #3
  404cd4:	e5c0      	b.n	404858 <_malloc_r+0x44>
  404cd6:	f103 0b10 	add.w	fp, r3, #16
  404cda:	e6ae      	b.n	404a3a <_malloc_r+0x226>
  404cdc:	2a54      	cmp	r2, #84	; 0x54
  404cde:	d829      	bhi.n	404d34 <_malloc_r+0x520>
  404ce0:	0b1a      	lsrs	r2, r3, #12
  404ce2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404ce6:	00c9      	lsls	r1, r1, #3
  404ce8:	326e      	adds	r2, #110	; 0x6e
  404cea:	e74d      	b.n	404b88 <_malloc_r+0x374>
  404cec:	4b20      	ldr	r3, [pc, #128]	; (404d70 <_malloc_r+0x55c>)
  404cee:	6819      	ldr	r1, [r3, #0]
  404cf0:	4459      	add	r1, fp
  404cf2:	6019      	str	r1, [r3, #0]
  404cf4:	e6b2      	b.n	404a5c <_malloc_r+0x248>
  404cf6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404cfa:	2800      	cmp	r0, #0
  404cfc:	f47f aeae 	bne.w	404a5c <_malloc_r+0x248>
  404d00:	eb08 030b 	add.w	r3, r8, fp
  404d04:	68ba      	ldr	r2, [r7, #8]
  404d06:	f043 0301 	orr.w	r3, r3, #1
  404d0a:	6053      	str	r3, [r2, #4]
  404d0c:	e6ee      	b.n	404aec <_malloc_r+0x2d8>
  404d0e:	207f      	movs	r0, #127	; 0x7f
  404d10:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d14:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d18:	e59e      	b.n	404858 <_malloc_r+0x44>
  404d1a:	f104 0108 	add.w	r1, r4, #8
  404d1e:	4628      	mov	r0, r5
  404d20:	9300      	str	r3, [sp, #0]
  404d22:	f000 fe1b 	bl	40595c <_free_r>
  404d26:	9b00      	ldr	r3, [sp, #0]
  404d28:	6819      	ldr	r1, [r3, #0]
  404d2a:	e6df      	b.n	404aec <_malloc_r+0x2d8>
  404d2c:	2001      	movs	r0, #1
  404d2e:	f04f 0900 	mov.w	r9, #0
  404d32:	e6bc      	b.n	404aae <_malloc_r+0x29a>
  404d34:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d38:	d805      	bhi.n	404d46 <_malloc_r+0x532>
  404d3a:	0bda      	lsrs	r2, r3, #15
  404d3c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d40:	00c9      	lsls	r1, r1, #3
  404d42:	3277      	adds	r2, #119	; 0x77
  404d44:	e720      	b.n	404b88 <_malloc_r+0x374>
  404d46:	f240 5154 	movw	r1, #1364	; 0x554
  404d4a:	428a      	cmp	r2, r1
  404d4c:	d805      	bhi.n	404d5a <_malloc_r+0x546>
  404d4e:	0c9a      	lsrs	r2, r3, #18
  404d50:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d54:	00c9      	lsls	r1, r1, #3
  404d56:	327c      	adds	r2, #124	; 0x7c
  404d58:	e716      	b.n	404b88 <_malloc_r+0x374>
  404d5a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d5e:	227e      	movs	r2, #126	; 0x7e
  404d60:	e712      	b.n	404b88 <_malloc_r+0x374>
  404d62:	687b      	ldr	r3, [r7, #4]
  404d64:	e780      	b.n	404c68 <_malloc_r+0x454>
  404d66:	08f0      	lsrs	r0, r6, #3
  404d68:	f106 0308 	add.w	r3, r6, #8
  404d6c:	e600      	b.n	404970 <_malloc_r+0x15c>
  404d6e:	bf00      	nop
  404d70:	20400c98 	.word	0x20400c98
	...

00404d80 <memchr>:
  404d80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404d84:	2a10      	cmp	r2, #16
  404d86:	db2b      	blt.n	404de0 <memchr+0x60>
  404d88:	f010 0f07 	tst.w	r0, #7
  404d8c:	d008      	beq.n	404da0 <memchr+0x20>
  404d8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404d92:	3a01      	subs	r2, #1
  404d94:	428b      	cmp	r3, r1
  404d96:	d02d      	beq.n	404df4 <memchr+0x74>
  404d98:	f010 0f07 	tst.w	r0, #7
  404d9c:	b342      	cbz	r2, 404df0 <memchr+0x70>
  404d9e:	d1f6      	bne.n	404d8e <memchr+0xe>
  404da0:	b4f0      	push	{r4, r5, r6, r7}
  404da2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404da6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404daa:	f022 0407 	bic.w	r4, r2, #7
  404dae:	f07f 0700 	mvns.w	r7, #0
  404db2:	2300      	movs	r3, #0
  404db4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404db8:	3c08      	subs	r4, #8
  404dba:	ea85 0501 	eor.w	r5, r5, r1
  404dbe:	ea86 0601 	eor.w	r6, r6, r1
  404dc2:	fa85 f547 	uadd8	r5, r5, r7
  404dc6:	faa3 f587 	sel	r5, r3, r7
  404dca:	fa86 f647 	uadd8	r6, r6, r7
  404dce:	faa5 f687 	sel	r6, r5, r7
  404dd2:	b98e      	cbnz	r6, 404df8 <memchr+0x78>
  404dd4:	d1ee      	bne.n	404db4 <memchr+0x34>
  404dd6:	bcf0      	pop	{r4, r5, r6, r7}
  404dd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404ddc:	f002 0207 	and.w	r2, r2, #7
  404de0:	b132      	cbz	r2, 404df0 <memchr+0x70>
  404de2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404de6:	3a01      	subs	r2, #1
  404de8:	ea83 0301 	eor.w	r3, r3, r1
  404dec:	b113      	cbz	r3, 404df4 <memchr+0x74>
  404dee:	d1f8      	bne.n	404de2 <memchr+0x62>
  404df0:	2000      	movs	r0, #0
  404df2:	4770      	bx	lr
  404df4:	3801      	subs	r0, #1
  404df6:	4770      	bx	lr
  404df8:	2d00      	cmp	r5, #0
  404dfa:	bf06      	itte	eq
  404dfc:	4635      	moveq	r5, r6
  404dfe:	3803      	subeq	r0, #3
  404e00:	3807      	subne	r0, #7
  404e02:	f015 0f01 	tst.w	r5, #1
  404e06:	d107      	bne.n	404e18 <memchr+0x98>
  404e08:	3001      	adds	r0, #1
  404e0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e0e:	bf02      	ittt	eq
  404e10:	3001      	addeq	r0, #1
  404e12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404e16:	3001      	addeq	r0, #1
  404e18:	bcf0      	pop	{r4, r5, r6, r7}
  404e1a:	3801      	subs	r0, #1
  404e1c:	4770      	bx	lr
  404e1e:	bf00      	nop

00404e20 <memcpy>:
  404e20:	4684      	mov	ip, r0
  404e22:	ea41 0300 	orr.w	r3, r1, r0
  404e26:	f013 0303 	ands.w	r3, r3, #3
  404e2a:	d16d      	bne.n	404f08 <memcpy+0xe8>
  404e2c:	3a40      	subs	r2, #64	; 0x40
  404e2e:	d341      	bcc.n	404eb4 <memcpy+0x94>
  404e30:	f851 3b04 	ldr.w	r3, [r1], #4
  404e34:	f840 3b04 	str.w	r3, [r0], #4
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	f851 3b04 	ldr.w	r3, [r1], #4
  404e84:	f840 3b04 	str.w	r3, [r0], #4
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eac:	f840 3b04 	str.w	r3, [r0], #4
  404eb0:	3a40      	subs	r2, #64	; 0x40
  404eb2:	d2bd      	bcs.n	404e30 <memcpy+0x10>
  404eb4:	3230      	adds	r2, #48	; 0x30
  404eb6:	d311      	bcc.n	404edc <memcpy+0xbc>
  404eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ebc:	f840 3b04 	str.w	r3, [r0], #4
  404ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec4:	f840 3b04 	str.w	r3, [r0], #4
  404ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ecc:	f840 3b04 	str.w	r3, [r0], #4
  404ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed4:	f840 3b04 	str.w	r3, [r0], #4
  404ed8:	3a10      	subs	r2, #16
  404eda:	d2ed      	bcs.n	404eb8 <memcpy+0x98>
  404edc:	320c      	adds	r2, #12
  404ede:	d305      	bcc.n	404eec <memcpy+0xcc>
  404ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee4:	f840 3b04 	str.w	r3, [r0], #4
  404ee8:	3a04      	subs	r2, #4
  404eea:	d2f9      	bcs.n	404ee0 <memcpy+0xc0>
  404eec:	3204      	adds	r2, #4
  404eee:	d008      	beq.n	404f02 <memcpy+0xe2>
  404ef0:	07d2      	lsls	r2, r2, #31
  404ef2:	bf1c      	itt	ne
  404ef4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ef8:	f800 3b01 	strbne.w	r3, [r0], #1
  404efc:	d301      	bcc.n	404f02 <memcpy+0xe2>
  404efe:	880b      	ldrh	r3, [r1, #0]
  404f00:	8003      	strh	r3, [r0, #0]
  404f02:	4660      	mov	r0, ip
  404f04:	4770      	bx	lr
  404f06:	bf00      	nop
  404f08:	2a08      	cmp	r2, #8
  404f0a:	d313      	bcc.n	404f34 <memcpy+0x114>
  404f0c:	078b      	lsls	r3, r1, #30
  404f0e:	d08d      	beq.n	404e2c <memcpy+0xc>
  404f10:	f010 0303 	ands.w	r3, r0, #3
  404f14:	d08a      	beq.n	404e2c <memcpy+0xc>
  404f16:	f1c3 0304 	rsb	r3, r3, #4
  404f1a:	1ad2      	subs	r2, r2, r3
  404f1c:	07db      	lsls	r3, r3, #31
  404f1e:	bf1c      	itt	ne
  404f20:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f24:	f800 3b01 	strbne.w	r3, [r0], #1
  404f28:	d380      	bcc.n	404e2c <memcpy+0xc>
  404f2a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404f2e:	f820 3b02 	strh.w	r3, [r0], #2
  404f32:	e77b      	b.n	404e2c <memcpy+0xc>
  404f34:	3a04      	subs	r2, #4
  404f36:	d3d9      	bcc.n	404eec <memcpy+0xcc>
  404f38:	3a01      	subs	r2, #1
  404f3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f3e:	f800 3b01 	strb.w	r3, [r0], #1
  404f42:	d2f9      	bcs.n	404f38 <memcpy+0x118>
  404f44:	780b      	ldrb	r3, [r1, #0]
  404f46:	7003      	strb	r3, [r0, #0]
  404f48:	784b      	ldrb	r3, [r1, #1]
  404f4a:	7043      	strb	r3, [r0, #1]
  404f4c:	788b      	ldrb	r3, [r1, #2]
  404f4e:	7083      	strb	r3, [r0, #2]
  404f50:	4660      	mov	r0, ip
  404f52:	4770      	bx	lr

00404f54 <__malloc_lock>:
  404f54:	4801      	ldr	r0, [pc, #4]	; (404f5c <__malloc_lock+0x8>)
  404f56:	f7ff bc59 	b.w	40480c <__retarget_lock_acquire_recursive>
  404f5a:	bf00      	nop
  404f5c:	20400e24 	.word	0x20400e24

00404f60 <__malloc_unlock>:
  404f60:	4801      	ldr	r0, [pc, #4]	; (404f68 <__malloc_unlock+0x8>)
  404f62:	f7ff bc55 	b.w	404810 <__retarget_lock_release_recursive>
  404f66:	bf00      	nop
  404f68:	20400e24 	.word	0x20400e24

00404f6c <_Balloc>:
  404f6c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404f6e:	b570      	push	{r4, r5, r6, lr}
  404f70:	4605      	mov	r5, r0
  404f72:	460c      	mov	r4, r1
  404f74:	b14b      	cbz	r3, 404f8a <_Balloc+0x1e>
  404f76:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404f7a:	b180      	cbz	r0, 404f9e <_Balloc+0x32>
  404f7c:	6802      	ldr	r2, [r0, #0]
  404f7e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404f82:	2300      	movs	r3, #0
  404f84:	6103      	str	r3, [r0, #16]
  404f86:	60c3      	str	r3, [r0, #12]
  404f88:	bd70      	pop	{r4, r5, r6, pc}
  404f8a:	2221      	movs	r2, #33	; 0x21
  404f8c:	2104      	movs	r1, #4
  404f8e:	f000 fc65 	bl	40585c <_calloc_r>
  404f92:	64e8      	str	r0, [r5, #76]	; 0x4c
  404f94:	4603      	mov	r3, r0
  404f96:	2800      	cmp	r0, #0
  404f98:	d1ed      	bne.n	404f76 <_Balloc+0xa>
  404f9a:	2000      	movs	r0, #0
  404f9c:	bd70      	pop	{r4, r5, r6, pc}
  404f9e:	2101      	movs	r1, #1
  404fa0:	fa01 f604 	lsl.w	r6, r1, r4
  404fa4:	1d72      	adds	r2, r6, #5
  404fa6:	4628      	mov	r0, r5
  404fa8:	0092      	lsls	r2, r2, #2
  404faa:	f000 fc57 	bl	40585c <_calloc_r>
  404fae:	2800      	cmp	r0, #0
  404fb0:	d0f3      	beq.n	404f9a <_Balloc+0x2e>
  404fb2:	6044      	str	r4, [r0, #4]
  404fb4:	6086      	str	r6, [r0, #8]
  404fb6:	e7e4      	b.n	404f82 <_Balloc+0x16>

00404fb8 <_Bfree>:
  404fb8:	b131      	cbz	r1, 404fc8 <_Bfree+0x10>
  404fba:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404fbc:	684a      	ldr	r2, [r1, #4]
  404fbe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404fc2:	6008      	str	r0, [r1, #0]
  404fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404fc8:	4770      	bx	lr
  404fca:	bf00      	nop

00404fcc <__multadd>:
  404fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  404fce:	690c      	ldr	r4, [r1, #16]
  404fd0:	b083      	sub	sp, #12
  404fd2:	460d      	mov	r5, r1
  404fd4:	4606      	mov	r6, r0
  404fd6:	f101 0e14 	add.w	lr, r1, #20
  404fda:	2700      	movs	r7, #0
  404fdc:	f8de 0000 	ldr.w	r0, [lr]
  404fe0:	b281      	uxth	r1, r0
  404fe2:	fb02 3301 	mla	r3, r2, r1, r3
  404fe6:	0c01      	lsrs	r1, r0, #16
  404fe8:	0c18      	lsrs	r0, r3, #16
  404fea:	fb02 0101 	mla	r1, r2, r1, r0
  404fee:	b29b      	uxth	r3, r3
  404ff0:	3701      	adds	r7, #1
  404ff2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404ff6:	42bc      	cmp	r4, r7
  404ff8:	f84e 3b04 	str.w	r3, [lr], #4
  404ffc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405000:	dcec      	bgt.n	404fdc <__multadd+0x10>
  405002:	b13b      	cbz	r3, 405014 <__multadd+0x48>
  405004:	68aa      	ldr	r2, [r5, #8]
  405006:	4294      	cmp	r4, r2
  405008:	da07      	bge.n	40501a <__multadd+0x4e>
  40500a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40500e:	3401      	adds	r4, #1
  405010:	6153      	str	r3, [r2, #20]
  405012:	612c      	str	r4, [r5, #16]
  405014:	4628      	mov	r0, r5
  405016:	b003      	add	sp, #12
  405018:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40501a:	6869      	ldr	r1, [r5, #4]
  40501c:	9301      	str	r3, [sp, #4]
  40501e:	3101      	adds	r1, #1
  405020:	4630      	mov	r0, r6
  405022:	f7ff ffa3 	bl	404f6c <_Balloc>
  405026:	692a      	ldr	r2, [r5, #16]
  405028:	3202      	adds	r2, #2
  40502a:	f105 010c 	add.w	r1, r5, #12
  40502e:	4607      	mov	r7, r0
  405030:	0092      	lsls	r2, r2, #2
  405032:	300c      	adds	r0, #12
  405034:	f7ff fef4 	bl	404e20 <memcpy>
  405038:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40503a:	6869      	ldr	r1, [r5, #4]
  40503c:	9b01      	ldr	r3, [sp, #4]
  40503e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405042:	6028      	str	r0, [r5, #0]
  405044:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405048:	463d      	mov	r5, r7
  40504a:	e7de      	b.n	40500a <__multadd+0x3e>

0040504c <__hi0bits>:
  40504c:	0c02      	lsrs	r2, r0, #16
  40504e:	0412      	lsls	r2, r2, #16
  405050:	4603      	mov	r3, r0
  405052:	b9b2      	cbnz	r2, 405082 <__hi0bits+0x36>
  405054:	0403      	lsls	r3, r0, #16
  405056:	2010      	movs	r0, #16
  405058:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40505c:	bf04      	itt	eq
  40505e:	021b      	lsleq	r3, r3, #8
  405060:	3008      	addeq	r0, #8
  405062:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405066:	bf04      	itt	eq
  405068:	011b      	lsleq	r3, r3, #4
  40506a:	3004      	addeq	r0, #4
  40506c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405070:	bf04      	itt	eq
  405072:	009b      	lsleq	r3, r3, #2
  405074:	3002      	addeq	r0, #2
  405076:	2b00      	cmp	r3, #0
  405078:	db02      	blt.n	405080 <__hi0bits+0x34>
  40507a:	005b      	lsls	r3, r3, #1
  40507c:	d403      	bmi.n	405086 <__hi0bits+0x3a>
  40507e:	2020      	movs	r0, #32
  405080:	4770      	bx	lr
  405082:	2000      	movs	r0, #0
  405084:	e7e8      	b.n	405058 <__hi0bits+0xc>
  405086:	3001      	adds	r0, #1
  405088:	4770      	bx	lr
  40508a:	bf00      	nop

0040508c <__lo0bits>:
  40508c:	6803      	ldr	r3, [r0, #0]
  40508e:	f013 0207 	ands.w	r2, r3, #7
  405092:	4601      	mov	r1, r0
  405094:	d007      	beq.n	4050a6 <__lo0bits+0x1a>
  405096:	07da      	lsls	r2, r3, #31
  405098:	d421      	bmi.n	4050de <__lo0bits+0x52>
  40509a:	0798      	lsls	r0, r3, #30
  40509c:	d421      	bmi.n	4050e2 <__lo0bits+0x56>
  40509e:	089b      	lsrs	r3, r3, #2
  4050a0:	600b      	str	r3, [r1, #0]
  4050a2:	2002      	movs	r0, #2
  4050a4:	4770      	bx	lr
  4050a6:	b298      	uxth	r0, r3
  4050a8:	b198      	cbz	r0, 4050d2 <__lo0bits+0x46>
  4050aa:	4610      	mov	r0, r2
  4050ac:	f013 0fff 	tst.w	r3, #255	; 0xff
  4050b0:	bf04      	itt	eq
  4050b2:	0a1b      	lsreq	r3, r3, #8
  4050b4:	3008      	addeq	r0, #8
  4050b6:	071a      	lsls	r2, r3, #28
  4050b8:	bf04      	itt	eq
  4050ba:	091b      	lsreq	r3, r3, #4
  4050bc:	3004      	addeq	r0, #4
  4050be:	079a      	lsls	r2, r3, #30
  4050c0:	bf04      	itt	eq
  4050c2:	089b      	lsreq	r3, r3, #2
  4050c4:	3002      	addeq	r0, #2
  4050c6:	07da      	lsls	r2, r3, #31
  4050c8:	d407      	bmi.n	4050da <__lo0bits+0x4e>
  4050ca:	085b      	lsrs	r3, r3, #1
  4050cc:	d104      	bne.n	4050d8 <__lo0bits+0x4c>
  4050ce:	2020      	movs	r0, #32
  4050d0:	4770      	bx	lr
  4050d2:	0c1b      	lsrs	r3, r3, #16
  4050d4:	2010      	movs	r0, #16
  4050d6:	e7e9      	b.n	4050ac <__lo0bits+0x20>
  4050d8:	3001      	adds	r0, #1
  4050da:	600b      	str	r3, [r1, #0]
  4050dc:	4770      	bx	lr
  4050de:	2000      	movs	r0, #0
  4050e0:	4770      	bx	lr
  4050e2:	085b      	lsrs	r3, r3, #1
  4050e4:	600b      	str	r3, [r1, #0]
  4050e6:	2001      	movs	r0, #1
  4050e8:	4770      	bx	lr
  4050ea:	bf00      	nop

004050ec <__i2b>:
  4050ec:	b510      	push	{r4, lr}
  4050ee:	460c      	mov	r4, r1
  4050f0:	2101      	movs	r1, #1
  4050f2:	f7ff ff3b 	bl	404f6c <_Balloc>
  4050f6:	2201      	movs	r2, #1
  4050f8:	6144      	str	r4, [r0, #20]
  4050fa:	6102      	str	r2, [r0, #16]
  4050fc:	bd10      	pop	{r4, pc}
  4050fe:	bf00      	nop

00405100 <__multiply>:
  405100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405104:	690c      	ldr	r4, [r1, #16]
  405106:	6915      	ldr	r5, [r2, #16]
  405108:	42ac      	cmp	r4, r5
  40510a:	b083      	sub	sp, #12
  40510c:	468b      	mov	fp, r1
  40510e:	4616      	mov	r6, r2
  405110:	da04      	bge.n	40511c <__multiply+0x1c>
  405112:	4622      	mov	r2, r4
  405114:	46b3      	mov	fp, r6
  405116:	462c      	mov	r4, r5
  405118:	460e      	mov	r6, r1
  40511a:	4615      	mov	r5, r2
  40511c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405120:	f8db 1004 	ldr.w	r1, [fp, #4]
  405124:	eb04 0805 	add.w	r8, r4, r5
  405128:	4598      	cmp	r8, r3
  40512a:	bfc8      	it	gt
  40512c:	3101      	addgt	r1, #1
  40512e:	f7ff ff1d 	bl	404f6c <_Balloc>
  405132:	f100 0914 	add.w	r9, r0, #20
  405136:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40513a:	45d1      	cmp	r9, sl
  40513c:	9000      	str	r0, [sp, #0]
  40513e:	d205      	bcs.n	40514c <__multiply+0x4c>
  405140:	464b      	mov	r3, r9
  405142:	2100      	movs	r1, #0
  405144:	f843 1b04 	str.w	r1, [r3], #4
  405148:	459a      	cmp	sl, r3
  40514a:	d8fb      	bhi.n	405144 <__multiply+0x44>
  40514c:	f106 0c14 	add.w	ip, r6, #20
  405150:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405154:	f10b 0b14 	add.w	fp, fp, #20
  405158:	459c      	cmp	ip, r3
  40515a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40515e:	d24c      	bcs.n	4051fa <__multiply+0xfa>
  405160:	f8cd a004 	str.w	sl, [sp, #4]
  405164:	469a      	mov	sl, r3
  405166:	f8dc 5000 	ldr.w	r5, [ip]
  40516a:	b2af      	uxth	r7, r5
  40516c:	b1ef      	cbz	r7, 4051aa <__multiply+0xaa>
  40516e:	2100      	movs	r1, #0
  405170:	464d      	mov	r5, r9
  405172:	465e      	mov	r6, fp
  405174:	460c      	mov	r4, r1
  405176:	f856 2b04 	ldr.w	r2, [r6], #4
  40517a:	6828      	ldr	r0, [r5, #0]
  40517c:	b293      	uxth	r3, r2
  40517e:	b281      	uxth	r1, r0
  405180:	fb07 1303 	mla	r3, r7, r3, r1
  405184:	0c12      	lsrs	r2, r2, #16
  405186:	0c01      	lsrs	r1, r0, #16
  405188:	4423      	add	r3, r4
  40518a:	fb07 1102 	mla	r1, r7, r2, r1
  40518e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405192:	b29b      	uxth	r3, r3
  405194:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405198:	45b6      	cmp	lr, r6
  40519a:	f845 3b04 	str.w	r3, [r5], #4
  40519e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4051a2:	d8e8      	bhi.n	405176 <__multiply+0x76>
  4051a4:	602c      	str	r4, [r5, #0]
  4051a6:	f8dc 5000 	ldr.w	r5, [ip]
  4051aa:	0c2d      	lsrs	r5, r5, #16
  4051ac:	d01d      	beq.n	4051ea <__multiply+0xea>
  4051ae:	f8d9 3000 	ldr.w	r3, [r9]
  4051b2:	4648      	mov	r0, r9
  4051b4:	461c      	mov	r4, r3
  4051b6:	4659      	mov	r1, fp
  4051b8:	2200      	movs	r2, #0
  4051ba:	880e      	ldrh	r6, [r1, #0]
  4051bc:	0c24      	lsrs	r4, r4, #16
  4051be:	fb05 4406 	mla	r4, r5, r6, r4
  4051c2:	4422      	add	r2, r4
  4051c4:	b29b      	uxth	r3, r3
  4051c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4051ca:	f840 3b04 	str.w	r3, [r0], #4
  4051ce:	f851 3b04 	ldr.w	r3, [r1], #4
  4051d2:	6804      	ldr	r4, [r0, #0]
  4051d4:	0c1b      	lsrs	r3, r3, #16
  4051d6:	b2a6      	uxth	r6, r4
  4051d8:	fb05 6303 	mla	r3, r5, r3, r6
  4051dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4051e0:	458e      	cmp	lr, r1
  4051e2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4051e6:	d8e8      	bhi.n	4051ba <__multiply+0xba>
  4051e8:	6003      	str	r3, [r0, #0]
  4051ea:	f10c 0c04 	add.w	ip, ip, #4
  4051ee:	45e2      	cmp	sl, ip
  4051f0:	f109 0904 	add.w	r9, r9, #4
  4051f4:	d8b7      	bhi.n	405166 <__multiply+0x66>
  4051f6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4051fa:	f1b8 0f00 	cmp.w	r8, #0
  4051fe:	dd0b      	ble.n	405218 <__multiply+0x118>
  405200:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405204:	f1aa 0a04 	sub.w	sl, sl, #4
  405208:	b11b      	cbz	r3, 405212 <__multiply+0x112>
  40520a:	e005      	b.n	405218 <__multiply+0x118>
  40520c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405210:	b913      	cbnz	r3, 405218 <__multiply+0x118>
  405212:	f1b8 0801 	subs.w	r8, r8, #1
  405216:	d1f9      	bne.n	40520c <__multiply+0x10c>
  405218:	9800      	ldr	r0, [sp, #0]
  40521a:	f8c0 8010 	str.w	r8, [r0, #16]
  40521e:	b003      	add	sp, #12
  405220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405224 <__pow5mult>:
  405224:	f012 0303 	ands.w	r3, r2, #3
  405228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40522c:	4614      	mov	r4, r2
  40522e:	4607      	mov	r7, r0
  405230:	d12e      	bne.n	405290 <__pow5mult+0x6c>
  405232:	460d      	mov	r5, r1
  405234:	10a4      	asrs	r4, r4, #2
  405236:	d01c      	beq.n	405272 <__pow5mult+0x4e>
  405238:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40523a:	b396      	cbz	r6, 4052a2 <__pow5mult+0x7e>
  40523c:	07e3      	lsls	r3, r4, #31
  40523e:	f04f 0800 	mov.w	r8, #0
  405242:	d406      	bmi.n	405252 <__pow5mult+0x2e>
  405244:	1064      	asrs	r4, r4, #1
  405246:	d014      	beq.n	405272 <__pow5mult+0x4e>
  405248:	6830      	ldr	r0, [r6, #0]
  40524a:	b1a8      	cbz	r0, 405278 <__pow5mult+0x54>
  40524c:	4606      	mov	r6, r0
  40524e:	07e3      	lsls	r3, r4, #31
  405250:	d5f8      	bpl.n	405244 <__pow5mult+0x20>
  405252:	4632      	mov	r2, r6
  405254:	4629      	mov	r1, r5
  405256:	4638      	mov	r0, r7
  405258:	f7ff ff52 	bl	405100 <__multiply>
  40525c:	b1b5      	cbz	r5, 40528c <__pow5mult+0x68>
  40525e:	686a      	ldr	r2, [r5, #4]
  405260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405262:	1064      	asrs	r4, r4, #1
  405264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405268:	6029      	str	r1, [r5, #0]
  40526a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40526e:	4605      	mov	r5, r0
  405270:	d1ea      	bne.n	405248 <__pow5mult+0x24>
  405272:	4628      	mov	r0, r5
  405274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405278:	4632      	mov	r2, r6
  40527a:	4631      	mov	r1, r6
  40527c:	4638      	mov	r0, r7
  40527e:	f7ff ff3f 	bl	405100 <__multiply>
  405282:	6030      	str	r0, [r6, #0]
  405284:	f8c0 8000 	str.w	r8, [r0]
  405288:	4606      	mov	r6, r0
  40528a:	e7e0      	b.n	40524e <__pow5mult+0x2a>
  40528c:	4605      	mov	r5, r0
  40528e:	e7d9      	b.n	405244 <__pow5mult+0x20>
  405290:	1e5a      	subs	r2, r3, #1
  405292:	4d0b      	ldr	r5, [pc, #44]	; (4052c0 <__pow5mult+0x9c>)
  405294:	2300      	movs	r3, #0
  405296:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40529a:	f7ff fe97 	bl	404fcc <__multadd>
  40529e:	4605      	mov	r5, r0
  4052a0:	e7c8      	b.n	405234 <__pow5mult+0x10>
  4052a2:	2101      	movs	r1, #1
  4052a4:	4638      	mov	r0, r7
  4052a6:	f7ff fe61 	bl	404f6c <_Balloc>
  4052aa:	f240 2171 	movw	r1, #625	; 0x271
  4052ae:	2201      	movs	r2, #1
  4052b0:	2300      	movs	r3, #0
  4052b2:	6141      	str	r1, [r0, #20]
  4052b4:	6102      	str	r2, [r0, #16]
  4052b6:	4606      	mov	r6, r0
  4052b8:	64b8      	str	r0, [r7, #72]	; 0x48
  4052ba:	6003      	str	r3, [r0, #0]
  4052bc:	e7be      	b.n	40523c <__pow5mult+0x18>
  4052be:	bf00      	nop
  4052c0:	00406bc0 	.word	0x00406bc0

004052c4 <__lshift>:
  4052c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4052c8:	4691      	mov	r9, r2
  4052ca:	690a      	ldr	r2, [r1, #16]
  4052cc:	688b      	ldr	r3, [r1, #8]
  4052ce:	ea4f 1469 	mov.w	r4, r9, asr #5
  4052d2:	eb04 0802 	add.w	r8, r4, r2
  4052d6:	f108 0501 	add.w	r5, r8, #1
  4052da:	429d      	cmp	r5, r3
  4052dc:	460e      	mov	r6, r1
  4052de:	4607      	mov	r7, r0
  4052e0:	6849      	ldr	r1, [r1, #4]
  4052e2:	dd04      	ble.n	4052ee <__lshift+0x2a>
  4052e4:	005b      	lsls	r3, r3, #1
  4052e6:	429d      	cmp	r5, r3
  4052e8:	f101 0101 	add.w	r1, r1, #1
  4052ec:	dcfa      	bgt.n	4052e4 <__lshift+0x20>
  4052ee:	4638      	mov	r0, r7
  4052f0:	f7ff fe3c 	bl	404f6c <_Balloc>
  4052f4:	2c00      	cmp	r4, #0
  4052f6:	f100 0314 	add.w	r3, r0, #20
  4052fa:	dd06      	ble.n	40530a <__lshift+0x46>
  4052fc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405300:	2100      	movs	r1, #0
  405302:	f843 1b04 	str.w	r1, [r3], #4
  405306:	429a      	cmp	r2, r3
  405308:	d1fb      	bne.n	405302 <__lshift+0x3e>
  40530a:	6934      	ldr	r4, [r6, #16]
  40530c:	f106 0114 	add.w	r1, r6, #20
  405310:	f019 091f 	ands.w	r9, r9, #31
  405314:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405318:	d01d      	beq.n	405356 <__lshift+0x92>
  40531a:	f1c9 0c20 	rsb	ip, r9, #32
  40531e:	2200      	movs	r2, #0
  405320:	680c      	ldr	r4, [r1, #0]
  405322:	fa04 f409 	lsl.w	r4, r4, r9
  405326:	4314      	orrs	r4, r2
  405328:	f843 4b04 	str.w	r4, [r3], #4
  40532c:	f851 2b04 	ldr.w	r2, [r1], #4
  405330:	458e      	cmp	lr, r1
  405332:	fa22 f20c 	lsr.w	r2, r2, ip
  405336:	d8f3      	bhi.n	405320 <__lshift+0x5c>
  405338:	601a      	str	r2, [r3, #0]
  40533a:	b10a      	cbz	r2, 405340 <__lshift+0x7c>
  40533c:	f108 0502 	add.w	r5, r8, #2
  405340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405342:	6872      	ldr	r2, [r6, #4]
  405344:	3d01      	subs	r5, #1
  405346:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40534a:	6105      	str	r5, [r0, #16]
  40534c:	6031      	str	r1, [r6, #0]
  40534e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405356:	3b04      	subs	r3, #4
  405358:	f851 2b04 	ldr.w	r2, [r1], #4
  40535c:	f843 2f04 	str.w	r2, [r3, #4]!
  405360:	458e      	cmp	lr, r1
  405362:	d8f9      	bhi.n	405358 <__lshift+0x94>
  405364:	e7ec      	b.n	405340 <__lshift+0x7c>
  405366:	bf00      	nop

00405368 <__mcmp>:
  405368:	b430      	push	{r4, r5}
  40536a:	690b      	ldr	r3, [r1, #16]
  40536c:	4605      	mov	r5, r0
  40536e:	6900      	ldr	r0, [r0, #16]
  405370:	1ac0      	subs	r0, r0, r3
  405372:	d10f      	bne.n	405394 <__mcmp+0x2c>
  405374:	009b      	lsls	r3, r3, #2
  405376:	3514      	adds	r5, #20
  405378:	3114      	adds	r1, #20
  40537a:	4419      	add	r1, r3
  40537c:	442b      	add	r3, r5
  40537e:	e001      	b.n	405384 <__mcmp+0x1c>
  405380:	429d      	cmp	r5, r3
  405382:	d207      	bcs.n	405394 <__mcmp+0x2c>
  405384:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405388:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40538c:	4294      	cmp	r4, r2
  40538e:	d0f7      	beq.n	405380 <__mcmp+0x18>
  405390:	d302      	bcc.n	405398 <__mcmp+0x30>
  405392:	2001      	movs	r0, #1
  405394:	bc30      	pop	{r4, r5}
  405396:	4770      	bx	lr
  405398:	f04f 30ff 	mov.w	r0, #4294967295
  40539c:	e7fa      	b.n	405394 <__mcmp+0x2c>
  40539e:	bf00      	nop

004053a0 <__mdiff>:
  4053a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053a4:	690f      	ldr	r7, [r1, #16]
  4053a6:	460e      	mov	r6, r1
  4053a8:	6911      	ldr	r1, [r2, #16]
  4053aa:	1a7f      	subs	r7, r7, r1
  4053ac:	2f00      	cmp	r7, #0
  4053ae:	4690      	mov	r8, r2
  4053b0:	d117      	bne.n	4053e2 <__mdiff+0x42>
  4053b2:	0089      	lsls	r1, r1, #2
  4053b4:	f106 0514 	add.w	r5, r6, #20
  4053b8:	f102 0e14 	add.w	lr, r2, #20
  4053bc:	186b      	adds	r3, r5, r1
  4053be:	4471      	add	r1, lr
  4053c0:	e001      	b.n	4053c6 <__mdiff+0x26>
  4053c2:	429d      	cmp	r5, r3
  4053c4:	d25c      	bcs.n	405480 <__mdiff+0xe0>
  4053c6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4053ca:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4053ce:	42a2      	cmp	r2, r4
  4053d0:	d0f7      	beq.n	4053c2 <__mdiff+0x22>
  4053d2:	d25e      	bcs.n	405492 <__mdiff+0xf2>
  4053d4:	4633      	mov	r3, r6
  4053d6:	462c      	mov	r4, r5
  4053d8:	4646      	mov	r6, r8
  4053da:	4675      	mov	r5, lr
  4053dc:	4698      	mov	r8, r3
  4053de:	2701      	movs	r7, #1
  4053e0:	e005      	b.n	4053ee <__mdiff+0x4e>
  4053e2:	db58      	blt.n	405496 <__mdiff+0xf6>
  4053e4:	f106 0514 	add.w	r5, r6, #20
  4053e8:	f108 0414 	add.w	r4, r8, #20
  4053ec:	2700      	movs	r7, #0
  4053ee:	6871      	ldr	r1, [r6, #4]
  4053f0:	f7ff fdbc 	bl	404f6c <_Balloc>
  4053f4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4053f8:	6936      	ldr	r6, [r6, #16]
  4053fa:	60c7      	str	r7, [r0, #12]
  4053fc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405400:	46a6      	mov	lr, r4
  405402:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405406:	f100 0414 	add.w	r4, r0, #20
  40540a:	2300      	movs	r3, #0
  40540c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405410:	f855 8b04 	ldr.w	r8, [r5], #4
  405414:	b28a      	uxth	r2, r1
  405416:	fa13 f388 	uxtah	r3, r3, r8
  40541a:	0c09      	lsrs	r1, r1, #16
  40541c:	1a9a      	subs	r2, r3, r2
  40541e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405422:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405426:	b292      	uxth	r2, r2
  405428:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40542c:	45f4      	cmp	ip, lr
  40542e:	f844 2b04 	str.w	r2, [r4], #4
  405432:	ea4f 4323 	mov.w	r3, r3, asr #16
  405436:	d8e9      	bhi.n	40540c <__mdiff+0x6c>
  405438:	42af      	cmp	r7, r5
  40543a:	d917      	bls.n	40546c <__mdiff+0xcc>
  40543c:	46a4      	mov	ip, r4
  40543e:	46ae      	mov	lr, r5
  405440:	f85e 2b04 	ldr.w	r2, [lr], #4
  405444:	fa13 f382 	uxtah	r3, r3, r2
  405448:	1419      	asrs	r1, r3, #16
  40544a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40544e:	b29b      	uxth	r3, r3
  405450:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405454:	4577      	cmp	r7, lr
  405456:	f84c 2b04 	str.w	r2, [ip], #4
  40545a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40545e:	d8ef      	bhi.n	405440 <__mdiff+0xa0>
  405460:	43ed      	mvns	r5, r5
  405462:	442f      	add	r7, r5
  405464:	f027 0703 	bic.w	r7, r7, #3
  405468:	3704      	adds	r7, #4
  40546a:	443c      	add	r4, r7
  40546c:	3c04      	subs	r4, #4
  40546e:	b922      	cbnz	r2, 40547a <__mdiff+0xda>
  405470:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405474:	3e01      	subs	r6, #1
  405476:	2b00      	cmp	r3, #0
  405478:	d0fa      	beq.n	405470 <__mdiff+0xd0>
  40547a:	6106      	str	r6, [r0, #16]
  40547c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405480:	2100      	movs	r1, #0
  405482:	f7ff fd73 	bl	404f6c <_Balloc>
  405486:	2201      	movs	r2, #1
  405488:	2300      	movs	r3, #0
  40548a:	6102      	str	r2, [r0, #16]
  40548c:	6143      	str	r3, [r0, #20]
  40548e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405492:	4674      	mov	r4, lr
  405494:	e7ab      	b.n	4053ee <__mdiff+0x4e>
  405496:	4633      	mov	r3, r6
  405498:	f106 0414 	add.w	r4, r6, #20
  40549c:	f102 0514 	add.w	r5, r2, #20
  4054a0:	4616      	mov	r6, r2
  4054a2:	2701      	movs	r7, #1
  4054a4:	4698      	mov	r8, r3
  4054a6:	e7a2      	b.n	4053ee <__mdiff+0x4e>

004054a8 <__d2b>:
  4054a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054ac:	b082      	sub	sp, #8
  4054ae:	2101      	movs	r1, #1
  4054b0:	461c      	mov	r4, r3
  4054b2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4054b6:	4615      	mov	r5, r2
  4054b8:	9e08      	ldr	r6, [sp, #32]
  4054ba:	f7ff fd57 	bl	404f6c <_Balloc>
  4054be:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4054c2:	4680      	mov	r8, r0
  4054c4:	b10f      	cbz	r7, 4054ca <__d2b+0x22>
  4054c6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4054ca:	9401      	str	r4, [sp, #4]
  4054cc:	b31d      	cbz	r5, 405516 <__d2b+0x6e>
  4054ce:	a802      	add	r0, sp, #8
  4054d0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4054d4:	f7ff fdda 	bl	40508c <__lo0bits>
  4054d8:	2800      	cmp	r0, #0
  4054da:	d134      	bne.n	405546 <__d2b+0x9e>
  4054dc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4054e0:	f8c8 2014 	str.w	r2, [r8, #20]
  4054e4:	2b00      	cmp	r3, #0
  4054e6:	bf0c      	ite	eq
  4054e8:	2101      	moveq	r1, #1
  4054ea:	2102      	movne	r1, #2
  4054ec:	f8c8 3018 	str.w	r3, [r8, #24]
  4054f0:	f8c8 1010 	str.w	r1, [r8, #16]
  4054f4:	b9df      	cbnz	r7, 40552e <__d2b+0x86>
  4054f6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4054fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4054fe:	6030      	str	r0, [r6, #0]
  405500:	6918      	ldr	r0, [r3, #16]
  405502:	f7ff fda3 	bl	40504c <__hi0bits>
  405506:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405508:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40550c:	6018      	str	r0, [r3, #0]
  40550e:	4640      	mov	r0, r8
  405510:	b002      	add	sp, #8
  405512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405516:	a801      	add	r0, sp, #4
  405518:	f7ff fdb8 	bl	40508c <__lo0bits>
  40551c:	9b01      	ldr	r3, [sp, #4]
  40551e:	f8c8 3014 	str.w	r3, [r8, #20]
  405522:	2101      	movs	r1, #1
  405524:	3020      	adds	r0, #32
  405526:	f8c8 1010 	str.w	r1, [r8, #16]
  40552a:	2f00      	cmp	r7, #0
  40552c:	d0e3      	beq.n	4054f6 <__d2b+0x4e>
  40552e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405530:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405534:	4407      	add	r7, r0
  405536:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40553a:	6037      	str	r7, [r6, #0]
  40553c:	6018      	str	r0, [r3, #0]
  40553e:	4640      	mov	r0, r8
  405540:	b002      	add	sp, #8
  405542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405546:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40554a:	f1c0 0220 	rsb	r2, r0, #32
  40554e:	fa03 f202 	lsl.w	r2, r3, r2
  405552:	430a      	orrs	r2, r1
  405554:	40c3      	lsrs	r3, r0
  405556:	9301      	str	r3, [sp, #4]
  405558:	f8c8 2014 	str.w	r2, [r8, #20]
  40555c:	e7c2      	b.n	4054e4 <__d2b+0x3c>
  40555e:	bf00      	nop

00405560 <_sbrk_r>:
  405560:	b538      	push	{r3, r4, r5, lr}
  405562:	4c07      	ldr	r4, [pc, #28]	; (405580 <_sbrk_r+0x20>)
  405564:	2300      	movs	r3, #0
  405566:	4605      	mov	r5, r0
  405568:	4608      	mov	r0, r1
  40556a:	6023      	str	r3, [r4, #0]
  40556c:	f7fb fe2a 	bl	4011c4 <_sbrk>
  405570:	1c43      	adds	r3, r0, #1
  405572:	d000      	beq.n	405576 <_sbrk_r+0x16>
  405574:	bd38      	pop	{r3, r4, r5, pc}
  405576:	6823      	ldr	r3, [r4, #0]
  405578:	2b00      	cmp	r3, #0
  40557a:	d0fb      	beq.n	405574 <_sbrk_r+0x14>
  40557c:	602b      	str	r3, [r5, #0]
  40557e:	bd38      	pop	{r3, r4, r5, pc}
  405580:	20400e38 	.word	0x20400e38
	...

004055c0 <strlen>:
  4055c0:	f890 f000 	pld	[r0]
  4055c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4055c8:	f020 0107 	bic.w	r1, r0, #7
  4055cc:	f06f 0c00 	mvn.w	ip, #0
  4055d0:	f010 0407 	ands.w	r4, r0, #7
  4055d4:	f891 f020 	pld	[r1, #32]
  4055d8:	f040 8049 	bne.w	40566e <strlen+0xae>
  4055dc:	f04f 0400 	mov.w	r4, #0
  4055e0:	f06f 0007 	mvn.w	r0, #7
  4055e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4055e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4055ec:	f100 0008 	add.w	r0, r0, #8
  4055f0:	fa82 f24c 	uadd8	r2, r2, ip
  4055f4:	faa4 f28c 	sel	r2, r4, ip
  4055f8:	fa83 f34c 	uadd8	r3, r3, ip
  4055fc:	faa2 f38c 	sel	r3, r2, ip
  405600:	bb4b      	cbnz	r3, 405656 <strlen+0x96>
  405602:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405606:	fa82 f24c 	uadd8	r2, r2, ip
  40560a:	f100 0008 	add.w	r0, r0, #8
  40560e:	faa4 f28c 	sel	r2, r4, ip
  405612:	fa83 f34c 	uadd8	r3, r3, ip
  405616:	faa2 f38c 	sel	r3, r2, ip
  40561a:	b9e3      	cbnz	r3, 405656 <strlen+0x96>
  40561c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405620:	fa82 f24c 	uadd8	r2, r2, ip
  405624:	f100 0008 	add.w	r0, r0, #8
  405628:	faa4 f28c 	sel	r2, r4, ip
  40562c:	fa83 f34c 	uadd8	r3, r3, ip
  405630:	faa2 f38c 	sel	r3, r2, ip
  405634:	b97b      	cbnz	r3, 405656 <strlen+0x96>
  405636:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40563a:	f101 0120 	add.w	r1, r1, #32
  40563e:	fa82 f24c 	uadd8	r2, r2, ip
  405642:	f100 0008 	add.w	r0, r0, #8
  405646:	faa4 f28c 	sel	r2, r4, ip
  40564a:	fa83 f34c 	uadd8	r3, r3, ip
  40564e:	faa2 f38c 	sel	r3, r2, ip
  405652:	2b00      	cmp	r3, #0
  405654:	d0c6      	beq.n	4055e4 <strlen+0x24>
  405656:	2a00      	cmp	r2, #0
  405658:	bf04      	itt	eq
  40565a:	3004      	addeq	r0, #4
  40565c:	461a      	moveq	r2, r3
  40565e:	ba12      	rev	r2, r2
  405660:	fab2 f282 	clz	r2, r2
  405664:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405668:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40566c:	4770      	bx	lr
  40566e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405672:	f004 0503 	and.w	r5, r4, #3
  405676:	f1c4 0000 	rsb	r0, r4, #0
  40567a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40567e:	f014 0f04 	tst.w	r4, #4
  405682:	f891 f040 	pld	[r1, #64]	; 0x40
  405686:	fa0c f505 	lsl.w	r5, ip, r5
  40568a:	ea62 0205 	orn	r2, r2, r5
  40568e:	bf1c      	itt	ne
  405690:	ea63 0305 	ornne	r3, r3, r5
  405694:	4662      	movne	r2, ip
  405696:	f04f 0400 	mov.w	r4, #0
  40569a:	e7a9      	b.n	4055f0 <strlen+0x30>

0040569c <__ssprint_r>:
  40569c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056a0:	6893      	ldr	r3, [r2, #8]
  4056a2:	b083      	sub	sp, #12
  4056a4:	4690      	mov	r8, r2
  4056a6:	2b00      	cmp	r3, #0
  4056a8:	d070      	beq.n	40578c <__ssprint_r+0xf0>
  4056aa:	4682      	mov	sl, r0
  4056ac:	460c      	mov	r4, r1
  4056ae:	6817      	ldr	r7, [r2, #0]
  4056b0:	688d      	ldr	r5, [r1, #8]
  4056b2:	6808      	ldr	r0, [r1, #0]
  4056b4:	e042      	b.n	40573c <__ssprint_r+0xa0>
  4056b6:	89a3      	ldrh	r3, [r4, #12]
  4056b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4056bc:	d02e      	beq.n	40571c <__ssprint_r+0x80>
  4056be:	6965      	ldr	r5, [r4, #20]
  4056c0:	6921      	ldr	r1, [r4, #16]
  4056c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4056c6:	eba0 0b01 	sub.w	fp, r0, r1
  4056ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4056ce:	f10b 0001 	add.w	r0, fp, #1
  4056d2:	106d      	asrs	r5, r5, #1
  4056d4:	4430      	add	r0, r6
  4056d6:	42a8      	cmp	r0, r5
  4056d8:	462a      	mov	r2, r5
  4056da:	bf84      	itt	hi
  4056dc:	4605      	movhi	r5, r0
  4056de:	462a      	movhi	r2, r5
  4056e0:	055b      	lsls	r3, r3, #21
  4056e2:	d538      	bpl.n	405756 <__ssprint_r+0xba>
  4056e4:	4611      	mov	r1, r2
  4056e6:	4650      	mov	r0, sl
  4056e8:	f7ff f894 	bl	404814 <_malloc_r>
  4056ec:	2800      	cmp	r0, #0
  4056ee:	d03c      	beq.n	40576a <__ssprint_r+0xce>
  4056f0:	465a      	mov	r2, fp
  4056f2:	6921      	ldr	r1, [r4, #16]
  4056f4:	9001      	str	r0, [sp, #4]
  4056f6:	f7ff fb93 	bl	404e20 <memcpy>
  4056fa:	89a2      	ldrh	r2, [r4, #12]
  4056fc:	9b01      	ldr	r3, [sp, #4]
  4056fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405702:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405706:	81a2      	strh	r2, [r4, #12]
  405708:	eba5 020b 	sub.w	r2, r5, fp
  40570c:	eb03 000b 	add.w	r0, r3, fp
  405710:	6165      	str	r5, [r4, #20]
  405712:	6123      	str	r3, [r4, #16]
  405714:	6020      	str	r0, [r4, #0]
  405716:	60a2      	str	r2, [r4, #8]
  405718:	4635      	mov	r5, r6
  40571a:	46b3      	mov	fp, r6
  40571c:	465a      	mov	r2, fp
  40571e:	4649      	mov	r1, r9
  405720:	f000 fa18 	bl	405b54 <memmove>
  405724:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405728:	68a2      	ldr	r2, [r4, #8]
  40572a:	6820      	ldr	r0, [r4, #0]
  40572c:	1b55      	subs	r5, r2, r5
  40572e:	4458      	add	r0, fp
  405730:	1b9e      	subs	r6, r3, r6
  405732:	60a5      	str	r5, [r4, #8]
  405734:	6020      	str	r0, [r4, #0]
  405736:	f8c8 6008 	str.w	r6, [r8, #8]
  40573a:	b33e      	cbz	r6, 40578c <__ssprint_r+0xf0>
  40573c:	687e      	ldr	r6, [r7, #4]
  40573e:	463b      	mov	r3, r7
  405740:	3708      	adds	r7, #8
  405742:	2e00      	cmp	r6, #0
  405744:	d0fa      	beq.n	40573c <__ssprint_r+0xa0>
  405746:	42ae      	cmp	r6, r5
  405748:	f8d3 9000 	ldr.w	r9, [r3]
  40574c:	46ab      	mov	fp, r5
  40574e:	d2b2      	bcs.n	4056b6 <__ssprint_r+0x1a>
  405750:	4635      	mov	r5, r6
  405752:	46b3      	mov	fp, r6
  405754:	e7e2      	b.n	40571c <__ssprint_r+0x80>
  405756:	4650      	mov	r0, sl
  405758:	f000 fa60 	bl	405c1c <_realloc_r>
  40575c:	4603      	mov	r3, r0
  40575e:	2800      	cmp	r0, #0
  405760:	d1d2      	bne.n	405708 <__ssprint_r+0x6c>
  405762:	6921      	ldr	r1, [r4, #16]
  405764:	4650      	mov	r0, sl
  405766:	f000 f8f9 	bl	40595c <_free_r>
  40576a:	230c      	movs	r3, #12
  40576c:	f8ca 3000 	str.w	r3, [sl]
  405770:	89a3      	ldrh	r3, [r4, #12]
  405772:	2200      	movs	r2, #0
  405774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405778:	f04f 30ff 	mov.w	r0, #4294967295
  40577c:	81a3      	strh	r3, [r4, #12]
  40577e:	f8c8 2008 	str.w	r2, [r8, #8]
  405782:	f8c8 2004 	str.w	r2, [r8, #4]
  405786:	b003      	add	sp, #12
  405788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40578c:	2000      	movs	r0, #0
  40578e:	f8c8 0004 	str.w	r0, [r8, #4]
  405792:	b003      	add	sp, #12
  405794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405798 <__register_exitproc>:
  405798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40579c:	4d2c      	ldr	r5, [pc, #176]	; (405850 <__register_exitproc+0xb8>)
  40579e:	4606      	mov	r6, r0
  4057a0:	6828      	ldr	r0, [r5, #0]
  4057a2:	4698      	mov	r8, r3
  4057a4:	460f      	mov	r7, r1
  4057a6:	4691      	mov	r9, r2
  4057a8:	f7ff f830 	bl	40480c <__retarget_lock_acquire_recursive>
  4057ac:	4b29      	ldr	r3, [pc, #164]	; (405854 <__register_exitproc+0xbc>)
  4057ae:	681c      	ldr	r4, [r3, #0]
  4057b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4057b4:	2b00      	cmp	r3, #0
  4057b6:	d03e      	beq.n	405836 <__register_exitproc+0x9e>
  4057b8:	685a      	ldr	r2, [r3, #4]
  4057ba:	2a1f      	cmp	r2, #31
  4057bc:	dc1c      	bgt.n	4057f8 <__register_exitproc+0x60>
  4057be:	f102 0e01 	add.w	lr, r2, #1
  4057c2:	b176      	cbz	r6, 4057e2 <__register_exitproc+0x4a>
  4057c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4057c8:	2401      	movs	r4, #1
  4057ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4057ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4057d2:	4094      	lsls	r4, r2
  4057d4:	4320      	orrs	r0, r4
  4057d6:	2e02      	cmp	r6, #2
  4057d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4057dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4057e0:	d023      	beq.n	40582a <__register_exitproc+0x92>
  4057e2:	3202      	adds	r2, #2
  4057e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4057e8:	6828      	ldr	r0, [r5, #0]
  4057ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4057ee:	f7ff f80f 	bl	404810 <__retarget_lock_release_recursive>
  4057f2:	2000      	movs	r0, #0
  4057f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4057f8:	4b17      	ldr	r3, [pc, #92]	; (405858 <__register_exitproc+0xc0>)
  4057fa:	b30b      	cbz	r3, 405840 <__register_exitproc+0xa8>
  4057fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405800:	f3af 8000 	nop.w
  405804:	4603      	mov	r3, r0
  405806:	b1d8      	cbz	r0, 405840 <__register_exitproc+0xa8>
  405808:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40580c:	6002      	str	r2, [r0, #0]
  40580e:	2100      	movs	r1, #0
  405810:	6041      	str	r1, [r0, #4]
  405812:	460a      	mov	r2, r1
  405814:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405818:	f04f 0e01 	mov.w	lr, #1
  40581c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405820:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405824:	2e00      	cmp	r6, #0
  405826:	d0dc      	beq.n	4057e2 <__register_exitproc+0x4a>
  405828:	e7cc      	b.n	4057c4 <__register_exitproc+0x2c>
  40582a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40582e:	430c      	orrs	r4, r1
  405830:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405834:	e7d5      	b.n	4057e2 <__register_exitproc+0x4a>
  405836:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40583a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40583e:	e7bb      	b.n	4057b8 <__register_exitproc+0x20>
  405840:	6828      	ldr	r0, [r5, #0]
  405842:	f7fe ffe5 	bl	404810 <__retarget_lock_release_recursive>
  405846:	f04f 30ff 	mov.w	r0, #4294967295
  40584a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40584e:	bf00      	nop
  405850:	20400458 	.word	0x20400458
  405854:	00406a58 	.word	0x00406a58
  405858:	00000000 	.word	0x00000000

0040585c <_calloc_r>:
  40585c:	b510      	push	{r4, lr}
  40585e:	fb02 f101 	mul.w	r1, r2, r1
  405862:	f7fe ffd7 	bl	404814 <_malloc_r>
  405866:	4604      	mov	r4, r0
  405868:	b1d8      	cbz	r0, 4058a2 <_calloc_r+0x46>
  40586a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40586e:	f022 0203 	bic.w	r2, r2, #3
  405872:	3a04      	subs	r2, #4
  405874:	2a24      	cmp	r2, #36	; 0x24
  405876:	d818      	bhi.n	4058aa <_calloc_r+0x4e>
  405878:	2a13      	cmp	r2, #19
  40587a:	d914      	bls.n	4058a6 <_calloc_r+0x4a>
  40587c:	2300      	movs	r3, #0
  40587e:	2a1b      	cmp	r2, #27
  405880:	6003      	str	r3, [r0, #0]
  405882:	6043      	str	r3, [r0, #4]
  405884:	d916      	bls.n	4058b4 <_calloc_r+0x58>
  405886:	2a24      	cmp	r2, #36	; 0x24
  405888:	6083      	str	r3, [r0, #8]
  40588a:	60c3      	str	r3, [r0, #12]
  40588c:	bf11      	iteee	ne
  40588e:	f100 0210 	addne.w	r2, r0, #16
  405892:	6103      	streq	r3, [r0, #16]
  405894:	6143      	streq	r3, [r0, #20]
  405896:	f100 0218 	addeq.w	r2, r0, #24
  40589a:	2300      	movs	r3, #0
  40589c:	6013      	str	r3, [r2, #0]
  40589e:	6053      	str	r3, [r2, #4]
  4058a0:	6093      	str	r3, [r2, #8]
  4058a2:	4620      	mov	r0, r4
  4058a4:	bd10      	pop	{r4, pc}
  4058a6:	4602      	mov	r2, r0
  4058a8:	e7f7      	b.n	40589a <_calloc_r+0x3e>
  4058aa:	2100      	movs	r1, #0
  4058ac:	f7fc fd14 	bl	4022d8 <memset>
  4058b0:	4620      	mov	r0, r4
  4058b2:	bd10      	pop	{r4, pc}
  4058b4:	f100 0208 	add.w	r2, r0, #8
  4058b8:	e7ef      	b.n	40589a <_calloc_r+0x3e>
  4058ba:	bf00      	nop

004058bc <_malloc_trim_r>:
  4058bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4058be:	4f24      	ldr	r7, [pc, #144]	; (405950 <_malloc_trim_r+0x94>)
  4058c0:	460c      	mov	r4, r1
  4058c2:	4606      	mov	r6, r0
  4058c4:	f7ff fb46 	bl	404f54 <__malloc_lock>
  4058c8:	68bb      	ldr	r3, [r7, #8]
  4058ca:	685d      	ldr	r5, [r3, #4]
  4058cc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4058d0:	310f      	adds	r1, #15
  4058d2:	f025 0503 	bic.w	r5, r5, #3
  4058d6:	4429      	add	r1, r5
  4058d8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4058dc:	f021 010f 	bic.w	r1, r1, #15
  4058e0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4058e4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4058e8:	db07      	blt.n	4058fa <_malloc_trim_r+0x3e>
  4058ea:	2100      	movs	r1, #0
  4058ec:	4630      	mov	r0, r6
  4058ee:	f7ff fe37 	bl	405560 <_sbrk_r>
  4058f2:	68bb      	ldr	r3, [r7, #8]
  4058f4:	442b      	add	r3, r5
  4058f6:	4298      	cmp	r0, r3
  4058f8:	d004      	beq.n	405904 <_malloc_trim_r+0x48>
  4058fa:	4630      	mov	r0, r6
  4058fc:	f7ff fb30 	bl	404f60 <__malloc_unlock>
  405900:	2000      	movs	r0, #0
  405902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405904:	4261      	negs	r1, r4
  405906:	4630      	mov	r0, r6
  405908:	f7ff fe2a 	bl	405560 <_sbrk_r>
  40590c:	3001      	adds	r0, #1
  40590e:	d00d      	beq.n	40592c <_malloc_trim_r+0x70>
  405910:	4b10      	ldr	r3, [pc, #64]	; (405954 <_malloc_trim_r+0x98>)
  405912:	68ba      	ldr	r2, [r7, #8]
  405914:	6819      	ldr	r1, [r3, #0]
  405916:	1b2d      	subs	r5, r5, r4
  405918:	f045 0501 	orr.w	r5, r5, #1
  40591c:	4630      	mov	r0, r6
  40591e:	1b09      	subs	r1, r1, r4
  405920:	6055      	str	r5, [r2, #4]
  405922:	6019      	str	r1, [r3, #0]
  405924:	f7ff fb1c 	bl	404f60 <__malloc_unlock>
  405928:	2001      	movs	r0, #1
  40592a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40592c:	2100      	movs	r1, #0
  40592e:	4630      	mov	r0, r6
  405930:	f7ff fe16 	bl	405560 <_sbrk_r>
  405934:	68ba      	ldr	r2, [r7, #8]
  405936:	1a83      	subs	r3, r0, r2
  405938:	2b0f      	cmp	r3, #15
  40593a:	ddde      	ble.n	4058fa <_malloc_trim_r+0x3e>
  40593c:	4c06      	ldr	r4, [pc, #24]	; (405958 <_malloc_trim_r+0x9c>)
  40593e:	4905      	ldr	r1, [pc, #20]	; (405954 <_malloc_trim_r+0x98>)
  405940:	6824      	ldr	r4, [r4, #0]
  405942:	f043 0301 	orr.w	r3, r3, #1
  405946:	1b00      	subs	r0, r0, r4
  405948:	6053      	str	r3, [r2, #4]
  40594a:	6008      	str	r0, [r1, #0]
  40594c:	e7d5      	b.n	4058fa <_malloc_trim_r+0x3e>
  40594e:	bf00      	nop
  405950:	2040045c 	.word	0x2040045c
  405954:	20400c98 	.word	0x20400c98
  405958:	20400864 	.word	0x20400864

0040595c <_free_r>:
  40595c:	2900      	cmp	r1, #0
  40595e:	d044      	beq.n	4059ea <_free_r+0x8e>
  405960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405964:	460d      	mov	r5, r1
  405966:	4680      	mov	r8, r0
  405968:	f7ff faf4 	bl	404f54 <__malloc_lock>
  40596c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405970:	4969      	ldr	r1, [pc, #420]	; (405b18 <_free_r+0x1bc>)
  405972:	f027 0301 	bic.w	r3, r7, #1
  405976:	f1a5 0408 	sub.w	r4, r5, #8
  40597a:	18e2      	adds	r2, r4, r3
  40597c:	688e      	ldr	r6, [r1, #8]
  40597e:	6850      	ldr	r0, [r2, #4]
  405980:	42b2      	cmp	r2, r6
  405982:	f020 0003 	bic.w	r0, r0, #3
  405986:	d05e      	beq.n	405a46 <_free_r+0xea>
  405988:	07fe      	lsls	r6, r7, #31
  40598a:	6050      	str	r0, [r2, #4]
  40598c:	d40b      	bmi.n	4059a6 <_free_r+0x4a>
  40598e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405992:	1be4      	subs	r4, r4, r7
  405994:	f101 0e08 	add.w	lr, r1, #8
  405998:	68a5      	ldr	r5, [r4, #8]
  40599a:	4575      	cmp	r5, lr
  40599c:	443b      	add	r3, r7
  40599e:	d06d      	beq.n	405a7c <_free_r+0x120>
  4059a0:	68e7      	ldr	r7, [r4, #12]
  4059a2:	60ef      	str	r7, [r5, #12]
  4059a4:	60bd      	str	r5, [r7, #8]
  4059a6:	1815      	adds	r5, r2, r0
  4059a8:	686d      	ldr	r5, [r5, #4]
  4059aa:	07ed      	lsls	r5, r5, #31
  4059ac:	d53e      	bpl.n	405a2c <_free_r+0xd0>
  4059ae:	f043 0201 	orr.w	r2, r3, #1
  4059b2:	6062      	str	r2, [r4, #4]
  4059b4:	50e3      	str	r3, [r4, r3]
  4059b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4059ba:	d217      	bcs.n	4059ec <_free_r+0x90>
  4059bc:	08db      	lsrs	r3, r3, #3
  4059be:	1c58      	adds	r0, r3, #1
  4059c0:	109a      	asrs	r2, r3, #2
  4059c2:	684d      	ldr	r5, [r1, #4]
  4059c4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4059c8:	60a7      	str	r7, [r4, #8]
  4059ca:	2301      	movs	r3, #1
  4059cc:	4093      	lsls	r3, r2
  4059ce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4059d2:	432b      	orrs	r3, r5
  4059d4:	3a08      	subs	r2, #8
  4059d6:	60e2      	str	r2, [r4, #12]
  4059d8:	604b      	str	r3, [r1, #4]
  4059da:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4059de:	60fc      	str	r4, [r7, #12]
  4059e0:	4640      	mov	r0, r8
  4059e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059e6:	f7ff babb 	b.w	404f60 <__malloc_unlock>
  4059ea:	4770      	bx	lr
  4059ec:	0a5a      	lsrs	r2, r3, #9
  4059ee:	2a04      	cmp	r2, #4
  4059f0:	d852      	bhi.n	405a98 <_free_r+0x13c>
  4059f2:	099a      	lsrs	r2, r3, #6
  4059f4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4059f8:	00ff      	lsls	r7, r7, #3
  4059fa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4059fe:	19c8      	adds	r0, r1, r7
  405a00:	59ca      	ldr	r2, [r1, r7]
  405a02:	3808      	subs	r0, #8
  405a04:	4290      	cmp	r0, r2
  405a06:	d04f      	beq.n	405aa8 <_free_r+0x14c>
  405a08:	6851      	ldr	r1, [r2, #4]
  405a0a:	f021 0103 	bic.w	r1, r1, #3
  405a0e:	428b      	cmp	r3, r1
  405a10:	d232      	bcs.n	405a78 <_free_r+0x11c>
  405a12:	6892      	ldr	r2, [r2, #8]
  405a14:	4290      	cmp	r0, r2
  405a16:	d1f7      	bne.n	405a08 <_free_r+0xac>
  405a18:	68c3      	ldr	r3, [r0, #12]
  405a1a:	60a0      	str	r0, [r4, #8]
  405a1c:	60e3      	str	r3, [r4, #12]
  405a1e:	609c      	str	r4, [r3, #8]
  405a20:	60c4      	str	r4, [r0, #12]
  405a22:	4640      	mov	r0, r8
  405a24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a28:	f7ff ba9a 	b.w	404f60 <__malloc_unlock>
  405a2c:	6895      	ldr	r5, [r2, #8]
  405a2e:	4f3b      	ldr	r7, [pc, #236]	; (405b1c <_free_r+0x1c0>)
  405a30:	42bd      	cmp	r5, r7
  405a32:	4403      	add	r3, r0
  405a34:	d040      	beq.n	405ab8 <_free_r+0x15c>
  405a36:	68d0      	ldr	r0, [r2, #12]
  405a38:	60e8      	str	r0, [r5, #12]
  405a3a:	f043 0201 	orr.w	r2, r3, #1
  405a3e:	6085      	str	r5, [r0, #8]
  405a40:	6062      	str	r2, [r4, #4]
  405a42:	50e3      	str	r3, [r4, r3]
  405a44:	e7b7      	b.n	4059b6 <_free_r+0x5a>
  405a46:	07ff      	lsls	r7, r7, #31
  405a48:	4403      	add	r3, r0
  405a4a:	d407      	bmi.n	405a5c <_free_r+0x100>
  405a4c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405a50:	1aa4      	subs	r4, r4, r2
  405a52:	4413      	add	r3, r2
  405a54:	68a0      	ldr	r0, [r4, #8]
  405a56:	68e2      	ldr	r2, [r4, #12]
  405a58:	60c2      	str	r2, [r0, #12]
  405a5a:	6090      	str	r0, [r2, #8]
  405a5c:	4a30      	ldr	r2, [pc, #192]	; (405b20 <_free_r+0x1c4>)
  405a5e:	6812      	ldr	r2, [r2, #0]
  405a60:	f043 0001 	orr.w	r0, r3, #1
  405a64:	4293      	cmp	r3, r2
  405a66:	6060      	str	r0, [r4, #4]
  405a68:	608c      	str	r4, [r1, #8]
  405a6a:	d3b9      	bcc.n	4059e0 <_free_r+0x84>
  405a6c:	4b2d      	ldr	r3, [pc, #180]	; (405b24 <_free_r+0x1c8>)
  405a6e:	4640      	mov	r0, r8
  405a70:	6819      	ldr	r1, [r3, #0]
  405a72:	f7ff ff23 	bl	4058bc <_malloc_trim_r>
  405a76:	e7b3      	b.n	4059e0 <_free_r+0x84>
  405a78:	4610      	mov	r0, r2
  405a7a:	e7cd      	b.n	405a18 <_free_r+0xbc>
  405a7c:	1811      	adds	r1, r2, r0
  405a7e:	6849      	ldr	r1, [r1, #4]
  405a80:	07c9      	lsls	r1, r1, #31
  405a82:	d444      	bmi.n	405b0e <_free_r+0x1b2>
  405a84:	6891      	ldr	r1, [r2, #8]
  405a86:	68d2      	ldr	r2, [r2, #12]
  405a88:	60ca      	str	r2, [r1, #12]
  405a8a:	4403      	add	r3, r0
  405a8c:	f043 0001 	orr.w	r0, r3, #1
  405a90:	6091      	str	r1, [r2, #8]
  405a92:	6060      	str	r0, [r4, #4]
  405a94:	50e3      	str	r3, [r4, r3]
  405a96:	e7a3      	b.n	4059e0 <_free_r+0x84>
  405a98:	2a14      	cmp	r2, #20
  405a9a:	d816      	bhi.n	405aca <_free_r+0x16e>
  405a9c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405aa0:	00ff      	lsls	r7, r7, #3
  405aa2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405aa6:	e7aa      	b.n	4059fe <_free_r+0xa2>
  405aa8:	10aa      	asrs	r2, r5, #2
  405aaa:	2301      	movs	r3, #1
  405aac:	684d      	ldr	r5, [r1, #4]
  405aae:	4093      	lsls	r3, r2
  405ab0:	432b      	orrs	r3, r5
  405ab2:	604b      	str	r3, [r1, #4]
  405ab4:	4603      	mov	r3, r0
  405ab6:	e7b0      	b.n	405a1a <_free_r+0xbe>
  405ab8:	f043 0201 	orr.w	r2, r3, #1
  405abc:	614c      	str	r4, [r1, #20]
  405abe:	610c      	str	r4, [r1, #16]
  405ac0:	60e5      	str	r5, [r4, #12]
  405ac2:	60a5      	str	r5, [r4, #8]
  405ac4:	6062      	str	r2, [r4, #4]
  405ac6:	50e3      	str	r3, [r4, r3]
  405ac8:	e78a      	b.n	4059e0 <_free_r+0x84>
  405aca:	2a54      	cmp	r2, #84	; 0x54
  405acc:	d806      	bhi.n	405adc <_free_r+0x180>
  405ace:	0b1a      	lsrs	r2, r3, #12
  405ad0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405ad4:	00ff      	lsls	r7, r7, #3
  405ad6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405ada:	e790      	b.n	4059fe <_free_r+0xa2>
  405adc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405ae0:	d806      	bhi.n	405af0 <_free_r+0x194>
  405ae2:	0bda      	lsrs	r2, r3, #15
  405ae4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405ae8:	00ff      	lsls	r7, r7, #3
  405aea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405aee:	e786      	b.n	4059fe <_free_r+0xa2>
  405af0:	f240 5054 	movw	r0, #1364	; 0x554
  405af4:	4282      	cmp	r2, r0
  405af6:	d806      	bhi.n	405b06 <_free_r+0x1aa>
  405af8:	0c9a      	lsrs	r2, r3, #18
  405afa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405afe:	00ff      	lsls	r7, r7, #3
  405b00:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405b04:	e77b      	b.n	4059fe <_free_r+0xa2>
  405b06:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405b0a:	257e      	movs	r5, #126	; 0x7e
  405b0c:	e777      	b.n	4059fe <_free_r+0xa2>
  405b0e:	f043 0101 	orr.w	r1, r3, #1
  405b12:	6061      	str	r1, [r4, #4]
  405b14:	6013      	str	r3, [r2, #0]
  405b16:	e763      	b.n	4059e0 <_free_r+0x84>
  405b18:	2040045c 	.word	0x2040045c
  405b1c:	20400464 	.word	0x20400464
  405b20:	20400868 	.word	0x20400868
  405b24:	20400cc8 	.word	0x20400cc8

00405b28 <__ascii_mbtowc>:
  405b28:	b082      	sub	sp, #8
  405b2a:	b149      	cbz	r1, 405b40 <__ascii_mbtowc+0x18>
  405b2c:	b15a      	cbz	r2, 405b46 <__ascii_mbtowc+0x1e>
  405b2e:	b16b      	cbz	r3, 405b4c <__ascii_mbtowc+0x24>
  405b30:	7813      	ldrb	r3, [r2, #0]
  405b32:	600b      	str	r3, [r1, #0]
  405b34:	7812      	ldrb	r2, [r2, #0]
  405b36:	1c10      	adds	r0, r2, #0
  405b38:	bf18      	it	ne
  405b3a:	2001      	movne	r0, #1
  405b3c:	b002      	add	sp, #8
  405b3e:	4770      	bx	lr
  405b40:	a901      	add	r1, sp, #4
  405b42:	2a00      	cmp	r2, #0
  405b44:	d1f3      	bne.n	405b2e <__ascii_mbtowc+0x6>
  405b46:	4610      	mov	r0, r2
  405b48:	b002      	add	sp, #8
  405b4a:	4770      	bx	lr
  405b4c:	f06f 0001 	mvn.w	r0, #1
  405b50:	e7f4      	b.n	405b3c <__ascii_mbtowc+0x14>
  405b52:	bf00      	nop

00405b54 <memmove>:
  405b54:	4288      	cmp	r0, r1
  405b56:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b58:	d90d      	bls.n	405b76 <memmove+0x22>
  405b5a:	188b      	adds	r3, r1, r2
  405b5c:	4298      	cmp	r0, r3
  405b5e:	d20a      	bcs.n	405b76 <memmove+0x22>
  405b60:	1884      	adds	r4, r0, r2
  405b62:	2a00      	cmp	r2, #0
  405b64:	d051      	beq.n	405c0a <memmove+0xb6>
  405b66:	4622      	mov	r2, r4
  405b68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405b6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405b70:	4299      	cmp	r1, r3
  405b72:	d1f9      	bne.n	405b68 <memmove+0x14>
  405b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b76:	2a0f      	cmp	r2, #15
  405b78:	d948      	bls.n	405c0c <memmove+0xb8>
  405b7a:	ea41 0300 	orr.w	r3, r1, r0
  405b7e:	079b      	lsls	r3, r3, #30
  405b80:	d146      	bne.n	405c10 <memmove+0xbc>
  405b82:	f100 0410 	add.w	r4, r0, #16
  405b86:	f101 0310 	add.w	r3, r1, #16
  405b8a:	4615      	mov	r5, r2
  405b8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405b90:	f844 6c10 	str.w	r6, [r4, #-16]
  405b94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405b98:	f844 6c0c 	str.w	r6, [r4, #-12]
  405b9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405ba0:	f844 6c08 	str.w	r6, [r4, #-8]
  405ba4:	3d10      	subs	r5, #16
  405ba6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405baa:	f844 6c04 	str.w	r6, [r4, #-4]
  405bae:	2d0f      	cmp	r5, #15
  405bb0:	f103 0310 	add.w	r3, r3, #16
  405bb4:	f104 0410 	add.w	r4, r4, #16
  405bb8:	d8e8      	bhi.n	405b8c <memmove+0x38>
  405bba:	f1a2 0310 	sub.w	r3, r2, #16
  405bbe:	f023 030f 	bic.w	r3, r3, #15
  405bc2:	f002 0e0f 	and.w	lr, r2, #15
  405bc6:	3310      	adds	r3, #16
  405bc8:	f1be 0f03 	cmp.w	lr, #3
  405bcc:	4419      	add	r1, r3
  405bce:	4403      	add	r3, r0
  405bd0:	d921      	bls.n	405c16 <memmove+0xc2>
  405bd2:	1f1e      	subs	r6, r3, #4
  405bd4:	460d      	mov	r5, r1
  405bd6:	4674      	mov	r4, lr
  405bd8:	3c04      	subs	r4, #4
  405bda:	f855 7b04 	ldr.w	r7, [r5], #4
  405bde:	f846 7f04 	str.w	r7, [r6, #4]!
  405be2:	2c03      	cmp	r4, #3
  405be4:	d8f8      	bhi.n	405bd8 <memmove+0x84>
  405be6:	f1ae 0404 	sub.w	r4, lr, #4
  405bea:	f024 0403 	bic.w	r4, r4, #3
  405bee:	3404      	adds	r4, #4
  405bf0:	4421      	add	r1, r4
  405bf2:	4423      	add	r3, r4
  405bf4:	f002 0203 	and.w	r2, r2, #3
  405bf8:	b162      	cbz	r2, 405c14 <memmove+0xc0>
  405bfa:	3b01      	subs	r3, #1
  405bfc:	440a      	add	r2, r1
  405bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c02:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c06:	428a      	cmp	r2, r1
  405c08:	d1f9      	bne.n	405bfe <memmove+0xaa>
  405c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c0c:	4603      	mov	r3, r0
  405c0e:	e7f3      	b.n	405bf8 <memmove+0xa4>
  405c10:	4603      	mov	r3, r0
  405c12:	e7f2      	b.n	405bfa <memmove+0xa6>
  405c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c16:	4672      	mov	r2, lr
  405c18:	e7ee      	b.n	405bf8 <memmove+0xa4>
  405c1a:	bf00      	nop

00405c1c <_realloc_r>:
  405c1c:	2900      	cmp	r1, #0
  405c1e:	f000 8095 	beq.w	405d4c <_realloc_r+0x130>
  405c22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c26:	460d      	mov	r5, r1
  405c28:	4616      	mov	r6, r2
  405c2a:	b083      	sub	sp, #12
  405c2c:	4680      	mov	r8, r0
  405c2e:	f106 070b 	add.w	r7, r6, #11
  405c32:	f7ff f98f 	bl	404f54 <__malloc_lock>
  405c36:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405c3a:	2f16      	cmp	r7, #22
  405c3c:	f02e 0403 	bic.w	r4, lr, #3
  405c40:	f1a5 0908 	sub.w	r9, r5, #8
  405c44:	d83c      	bhi.n	405cc0 <_realloc_r+0xa4>
  405c46:	2210      	movs	r2, #16
  405c48:	4617      	mov	r7, r2
  405c4a:	42be      	cmp	r6, r7
  405c4c:	d83d      	bhi.n	405cca <_realloc_r+0xae>
  405c4e:	4294      	cmp	r4, r2
  405c50:	da43      	bge.n	405cda <_realloc_r+0xbe>
  405c52:	4bc4      	ldr	r3, [pc, #784]	; (405f64 <_realloc_r+0x348>)
  405c54:	6899      	ldr	r1, [r3, #8]
  405c56:	eb09 0004 	add.w	r0, r9, r4
  405c5a:	4288      	cmp	r0, r1
  405c5c:	f000 80b4 	beq.w	405dc8 <_realloc_r+0x1ac>
  405c60:	6843      	ldr	r3, [r0, #4]
  405c62:	f023 0101 	bic.w	r1, r3, #1
  405c66:	4401      	add	r1, r0
  405c68:	6849      	ldr	r1, [r1, #4]
  405c6a:	07c9      	lsls	r1, r1, #31
  405c6c:	d54c      	bpl.n	405d08 <_realloc_r+0xec>
  405c6e:	f01e 0f01 	tst.w	lr, #1
  405c72:	f000 809b 	beq.w	405dac <_realloc_r+0x190>
  405c76:	4631      	mov	r1, r6
  405c78:	4640      	mov	r0, r8
  405c7a:	f7fe fdcb 	bl	404814 <_malloc_r>
  405c7e:	4606      	mov	r6, r0
  405c80:	2800      	cmp	r0, #0
  405c82:	d03a      	beq.n	405cfa <_realloc_r+0xde>
  405c84:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405c88:	f023 0301 	bic.w	r3, r3, #1
  405c8c:	444b      	add	r3, r9
  405c8e:	f1a0 0208 	sub.w	r2, r0, #8
  405c92:	429a      	cmp	r2, r3
  405c94:	f000 8121 	beq.w	405eda <_realloc_r+0x2be>
  405c98:	1f22      	subs	r2, r4, #4
  405c9a:	2a24      	cmp	r2, #36	; 0x24
  405c9c:	f200 8107 	bhi.w	405eae <_realloc_r+0x292>
  405ca0:	2a13      	cmp	r2, #19
  405ca2:	f200 80db 	bhi.w	405e5c <_realloc_r+0x240>
  405ca6:	4603      	mov	r3, r0
  405ca8:	462a      	mov	r2, r5
  405caa:	6811      	ldr	r1, [r2, #0]
  405cac:	6019      	str	r1, [r3, #0]
  405cae:	6851      	ldr	r1, [r2, #4]
  405cb0:	6059      	str	r1, [r3, #4]
  405cb2:	6892      	ldr	r2, [r2, #8]
  405cb4:	609a      	str	r2, [r3, #8]
  405cb6:	4629      	mov	r1, r5
  405cb8:	4640      	mov	r0, r8
  405cba:	f7ff fe4f 	bl	40595c <_free_r>
  405cbe:	e01c      	b.n	405cfa <_realloc_r+0xde>
  405cc0:	f027 0707 	bic.w	r7, r7, #7
  405cc4:	2f00      	cmp	r7, #0
  405cc6:	463a      	mov	r2, r7
  405cc8:	dabf      	bge.n	405c4a <_realloc_r+0x2e>
  405cca:	2600      	movs	r6, #0
  405ccc:	230c      	movs	r3, #12
  405cce:	4630      	mov	r0, r6
  405cd0:	f8c8 3000 	str.w	r3, [r8]
  405cd4:	b003      	add	sp, #12
  405cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cda:	462e      	mov	r6, r5
  405cdc:	1be3      	subs	r3, r4, r7
  405cde:	2b0f      	cmp	r3, #15
  405ce0:	d81e      	bhi.n	405d20 <_realloc_r+0x104>
  405ce2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405ce6:	f003 0301 	and.w	r3, r3, #1
  405cea:	4323      	orrs	r3, r4
  405cec:	444c      	add	r4, r9
  405cee:	f8c9 3004 	str.w	r3, [r9, #4]
  405cf2:	6863      	ldr	r3, [r4, #4]
  405cf4:	f043 0301 	orr.w	r3, r3, #1
  405cf8:	6063      	str	r3, [r4, #4]
  405cfa:	4640      	mov	r0, r8
  405cfc:	f7ff f930 	bl	404f60 <__malloc_unlock>
  405d00:	4630      	mov	r0, r6
  405d02:	b003      	add	sp, #12
  405d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d08:	f023 0303 	bic.w	r3, r3, #3
  405d0c:	18e1      	adds	r1, r4, r3
  405d0e:	4291      	cmp	r1, r2
  405d10:	db1f      	blt.n	405d52 <_realloc_r+0x136>
  405d12:	68c3      	ldr	r3, [r0, #12]
  405d14:	6882      	ldr	r2, [r0, #8]
  405d16:	462e      	mov	r6, r5
  405d18:	60d3      	str	r3, [r2, #12]
  405d1a:	460c      	mov	r4, r1
  405d1c:	609a      	str	r2, [r3, #8]
  405d1e:	e7dd      	b.n	405cdc <_realloc_r+0xc0>
  405d20:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405d24:	eb09 0107 	add.w	r1, r9, r7
  405d28:	f002 0201 	and.w	r2, r2, #1
  405d2c:	444c      	add	r4, r9
  405d2e:	f043 0301 	orr.w	r3, r3, #1
  405d32:	4317      	orrs	r7, r2
  405d34:	f8c9 7004 	str.w	r7, [r9, #4]
  405d38:	604b      	str	r3, [r1, #4]
  405d3a:	6863      	ldr	r3, [r4, #4]
  405d3c:	f043 0301 	orr.w	r3, r3, #1
  405d40:	3108      	adds	r1, #8
  405d42:	6063      	str	r3, [r4, #4]
  405d44:	4640      	mov	r0, r8
  405d46:	f7ff fe09 	bl	40595c <_free_r>
  405d4a:	e7d6      	b.n	405cfa <_realloc_r+0xde>
  405d4c:	4611      	mov	r1, r2
  405d4e:	f7fe bd61 	b.w	404814 <_malloc_r>
  405d52:	f01e 0f01 	tst.w	lr, #1
  405d56:	d18e      	bne.n	405c76 <_realloc_r+0x5a>
  405d58:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405d5c:	eba9 0a01 	sub.w	sl, r9, r1
  405d60:	f8da 1004 	ldr.w	r1, [sl, #4]
  405d64:	f021 0103 	bic.w	r1, r1, #3
  405d68:	440b      	add	r3, r1
  405d6a:	4423      	add	r3, r4
  405d6c:	4293      	cmp	r3, r2
  405d6e:	db25      	blt.n	405dbc <_realloc_r+0x1a0>
  405d70:	68c2      	ldr	r2, [r0, #12]
  405d72:	6881      	ldr	r1, [r0, #8]
  405d74:	4656      	mov	r6, sl
  405d76:	60ca      	str	r2, [r1, #12]
  405d78:	6091      	str	r1, [r2, #8]
  405d7a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405d7e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405d82:	1f22      	subs	r2, r4, #4
  405d84:	2a24      	cmp	r2, #36	; 0x24
  405d86:	60c1      	str	r1, [r0, #12]
  405d88:	6088      	str	r0, [r1, #8]
  405d8a:	f200 8094 	bhi.w	405eb6 <_realloc_r+0x29a>
  405d8e:	2a13      	cmp	r2, #19
  405d90:	d96f      	bls.n	405e72 <_realloc_r+0x256>
  405d92:	6829      	ldr	r1, [r5, #0]
  405d94:	f8ca 1008 	str.w	r1, [sl, #8]
  405d98:	6869      	ldr	r1, [r5, #4]
  405d9a:	f8ca 100c 	str.w	r1, [sl, #12]
  405d9e:	2a1b      	cmp	r2, #27
  405da0:	f200 80a2 	bhi.w	405ee8 <_realloc_r+0x2cc>
  405da4:	3508      	adds	r5, #8
  405da6:	f10a 0210 	add.w	r2, sl, #16
  405daa:	e063      	b.n	405e74 <_realloc_r+0x258>
  405dac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405db0:	eba9 0a03 	sub.w	sl, r9, r3
  405db4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405db8:	f021 0103 	bic.w	r1, r1, #3
  405dbc:	1863      	adds	r3, r4, r1
  405dbe:	4293      	cmp	r3, r2
  405dc0:	f6ff af59 	blt.w	405c76 <_realloc_r+0x5a>
  405dc4:	4656      	mov	r6, sl
  405dc6:	e7d8      	b.n	405d7a <_realloc_r+0x15e>
  405dc8:	6841      	ldr	r1, [r0, #4]
  405dca:	f021 0b03 	bic.w	fp, r1, #3
  405dce:	44a3      	add	fp, r4
  405dd0:	f107 0010 	add.w	r0, r7, #16
  405dd4:	4583      	cmp	fp, r0
  405dd6:	da56      	bge.n	405e86 <_realloc_r+0x26a>
  405dd8:	f01e 0f01 	tst.w	lr, #1
  405ddc:	f47f af4b 	bne.w	405c76 <_realloc_r+0x5a>
  405de0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405de4:	eba9 0a01 	sub.w	sl, r9, r1
  405de8:	f8da 1004 	ldr.w	r1, [sl, #4]
  405dec:	f021 0103 	bic.w	r1, r1, #3
  405df0:	448b      	add	fp, r1
  405df2:	4558      	cmp	r0, fp
  405df4:	dce2      	bgt.n	405dbc <_realloc_r+0x1a0>
  405df6:	4656      	mov	r6, sl
  405df8:	f8da 100c 	ldr.w	r1, [sl, #12]
  405dfc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e00:	1f22      	subs	r2, r4, #4
  405e02:	2a24      	cmp	r2, #36	; 0x24
  405e04:	60c1      	str	r1, [r0, #12]
  405e06:	6088      	str	r0, [r1, #8]
  405e08:	f200 808f 	bhi.w	405f2a <_realloc_r+0x30e>
  405e0c:	2a13      	cmp	r2, #19
  405e0e:	f240 808a 	bls.w	405f26 <_realloc_r+0x30a>
  405e12:	6829      	ldr	r1, [r5, #0]
  405e14:	f8ca 1008 	str.w	r1, [sl, #8]
  405e18:	6869      	ldr	r1, [r5, #4]
  405e1a:	f8ca 100c 	str.w	r1, [sl, #12]
  405e1e:	2a1b      	cmp	r2, #27
  405e20:	f200 808a 	bhi.w	405f38 <_realloc_r+0x31c>
  405e24:	3508      	adds	r5, #8
  405e26:	f10a 0210 	add.w	r2, sl, #16
  405e2a:	6829      	ldr	r1, [r5, #0]
  405e2c:	6011      	str	r1, [r2, #0]
  405e2e:	6869      	ldr	r1, [r5, #4]
  405e30:	6051      	str	r1, [r2, #4]
  405e32:	68a9      	ldr	r1, [r5, #8]
  405e34:	6091      	str	r1, [r2, #8]
  405e36:	eb0a 0107 	add.w	r1, sl, r7
  405e3a:	ebab 0207 	sub.w	r2, fp, r7
  405e3e:	f042 0201 	orr.w	r2, r2, #1
  405e42:	6099      	str	r1, [r3, #8]
  405e44:	604a      	str	r2, [r1, #4]
  405e46:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e4a:	f003 0301 	and.w	r3, r3, #1
  405e4e:	431f      	orrs	r7, r3
  405e50:	4640      	mov	r0, r8
  405e52:	f8ca 7004 	str.w	r7, [sl, #4]
  405e56:	f7ff f883 	bl	404f60 <__malloc_unlock>
  405e5a:	e751      	b.n	405d00 <_realloc_r+0xe4>
  405e5c:	682b      	ldr	r3, [r5, #0]
  405e5e:	6003      	str	r3, [r0, #0]
  405e60:	686b      	ldr	r3, [r5, #4]
  405e62:	6043      	str	r3, [r0, #4]
  405e64:	2a1b      	cmp	r2, #27
  405e66:	d82d      	bhi.n	405ec4 <_realloc_r+0x2a8>
  405e68:	f100 0308 	add.w	r3, r0, #8
  405e6c:	f105 0208 	add.w	r2, r5, #8
  405e70:	e71b      	b.n	405caa <_realloc_r+0x8e>
  405e72:	4632      	mov	r2, r6
  405e74:	6829      	ldr	r1, [r5, #0]
  405e76:	6011      	str	r1, [r2, #0]
  405e78:	6869      	ldr	r1, [r5, #4]
  405e7a:	6051      	str	r1, [r2, #4]
  405e7c:	68a9      	ldr	r1, [r5, #8]
  405e7e:	6091      	str	r1, [r2, #8]
  405e80:	461c      	mov	r4, r3
  405e82:	46d1      	mov	r9, sl
  405e84:	e72a      	b.n	405cdc <_realloc_r+0xc0>
  405e86:	eb09 0107 	add.w	r1, r9, r7
  405e8a:	ebab 0b07 	sub.w	fp, fp, r7
  405e8e:	f04b 0201 	orr.w	r2, fp, #1
  405e92:	6099      	str	r1, [r3, #8]
  405e94:	604a      	str	r2, [r1, #4]
  405e96:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405e9a:	f003 0301 	and.w	r3, r3, #1
  405e9e:	431f      	orrs	r7, r3
  405ea0:	4640      	mov	r0, r8
  405ea2:	f845 7c04 	str.w	r7, [r5, #-4]
  405ea6:	f7ff f85b 	bl	404f60 <__malloc_unlock>
  405eaa:	462e      	mov	r6, r5
  405eac:	e728      	b.n	405d00 <_realloc_r+0xe4>
  405eae:	4629      	mov	r1, r5
  405eb0:	f7ff fe50 	bl	405b54 <memmove>
  405eb4:	e6ff      	b.n	405cb6 <_realloc_r+0x9a>
  405eb6:	4629      	mov	r1, r5
  405eb8:	4630      	mov	r0, r6
  405eba:	461c      	mov	r4, r3
  405ebc:	46d1      	mov	r9, sl
  405ebe:	f7ff fe49 	bl	405b54 <memmove>
  405ec2:	e70b      	b.n	405cdc <_realloc_r+0xc0>
  405ec4:	68ab      	ldr	r3, [r5, #8]
  405ec6:	6083      	str	r3, [r0, #8]
  405ec8:	68eb      	ldr	r3, [r5, #12]
  405eca:	60c3      	str	r3, [r0, #12]
  405ecc:	2a24      	cmp	r2, #36	; 0x24
  405ece:	d017      	beq.n	405f00 <_realloc_r+0x2e4>
  405ed0:	f100 0310 	add.w	r3, r0, #16
  405ed4:	f105 0210 	add.w	r2, r5, #16
  405ed8:	e6e7      	b.n	405caa <_realloc_r+0x8e>
  405eda:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405ede:	f023 0303 	bic.w	r3, r3, #3
  405ee2:	441c      	add	r4, r3
  405ee4:	462e      	mov	r6, r5
  405ee6:	e6f9      	b.n	405cdc <_realloc_r+0xc0>
  405ee8:	68a9      	ldr	r1, [r5, #8]
  405eea:	f8ca 1010 	str.w	r1, [sl, #16]
  405eee:	68e9      	ldr	r1, [r5, #12]
  405ef0:	f8ca 1014 	str.w	r1, [sl, #20]
  405ef4:	2a24      	cmp	r2, #36	; 0x24
  405ef6:	d00c      	beq.n	405f12 <_realloc_r+0x2f6>
  405ef8:	3510      	adds	r5, #16
  405efa:	f10a 0218 	add.w	r2, sl, #24
  405efe:	e7b9      	b.n	405e74 <_realloc_r+0x258>
  405f00:	692b      	ldr	r3, [r5, #16]
  405f02:	6103      	str	r3, [r0, #16]
  405f04:	696b      	ldr	r3, [r5, #20]
  405f06:	6143      	str	r3, [r0, #20]
  405f08:	f105 0218 	add.w	r2, r5, #24
  405f0c:	f100 0318 	add.w	r3, r0, #24
  405f10:	e6cb      	b.n	405caa <_realloc_r+0x8e>
  405f12:	692a      	ldr	r2, [r5, #16]
  405f14:	f8ca 2018 	str.w	r2, [sl, #24]
  405f18:	696a      	ldr	r2, [r5, #20]
  405f1a:	f8ca 201c 	str.w	r2, [sl, #28]
  405f1e:	3518      	adds	r5, #24
  405f20:	f10a 0220 	add.w	r2, sl, #32
  405f24:	e7a6      	b.n	405e74 <_realloc_r+0x258>
  405f26:	4632      	mov	r2, r6
  405f28:	e77f      	b.n	405e2a <_realloc_r+0x20e>
  405f2a:	4629      	mov	r1, r5
  405f2c:	4630      	mov	r0, r6
  405f2e:	9301      	str	r3, [sp, #4]
  405f30:	f7ff fe10 	bl	405b54 <memmove>
  405f34:	9b01      	ldr	r3, [sp, #4]
  405f36:	e77e      	b.n	405e36 <_realloc_r+0x21a>
  405f38:	68a9      	ldr	r1, [r5, #8]
  405f3a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f3e:	68e9      	ldr	r1, [r5, #12]
  405f40:	f8ca 1014 	str.w	r1, [sl, #20]
  405f44:	2a24      	cmp	r2, #36	; 0x24
  405f46:	d003      	beq.n	405f50 <_realloc_r+0x334>
  405f48:	3510      	adds	r5, #16
  405f4a:	f10a 0218 	add.w	r2, sl, #24
  405f4e:	e76c      	b.n	405e2a <_realloc_r+0x20e>
  405f50:	692a      	ldr	r2, [r5, #16]
  405f52:	f8ca 2018 	str.w	r2, [sl, #24]
  405f56:	696a      	ldr	r2, [r5, #20]
  405f58:	f8ca 201c 	str.w	r2, [sl, #28]
  405f5c:	3518      	adds	r5, #24
  405f5e:	f10a 0220 	add.w	r2, sl, #32
  405f62:	e762      	b.n	405e2a <_realloc_r+0x20e>
  405f64:	2040045c 	.word	0x2040045c

00405f68 <__ascii_wctomb>:
  405f68:	b121      	cbz	r1, 405f74 <__ascii_wctomb+0xc>
  405f6a:	2aff      	cmp	r2, #255	; 0xff
  405f6c:	d804      	bhi.n	405f78 <__ascii_wctomb+0x10>
  405f6e:	700a      	strb	r2, [r1, #0]
  405f70:	2001      	movs	r0, #1
  405f72:	4770      	bx	lr
  405f74:	4608      	mov	r0, r1
  405f76:	4770      	bx	lr
  405f78:	238a      	movs	r3, #138	; 0x8a
  405f7a:	6003      	str	r3, [r0, #0]
  405f7c:	f04f 30ff 	mov.w	r0, #4294967295
  405f80:	4770      	bx	lr
  405f82:	bf00      	nop

00405f84 <__aeabi_dcmpun>:
  405f84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f8c:	d102      	bne.n	405f94 <__aeabi_dcmpun+0x10>
  405f8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405f92:	d10a      	bne.n	405faa <__aeabi_dcmpun+0x26>
  405f94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f9c:	d102      	bne.n	405fa4 <__aeabi_dcmpun+0x20>
  405f9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405fa2:	d102      	bne.n	405faa <__aeabi_dcmpun+0x26>
  405fa4:	f04f 0000 	mov.w	r0, #0
  405fa8:	4770      	bx	lr
  405faa:	f04f 0001 	mov.w	r0, #1
  405fae:	4770      	bx	lr

00405fb0 <__aeabi_d2iz>:
  405fb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405fb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405fb8:	d215      	bcs.n	405fe6 <__aeabi_d2iz+0x36>
  405fba:	d511      	bpl.n	405fe0 <__aeabi_d2iz+0x30>
  405fbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405fc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405fc4:	d912      	bls.n	405fec <__aeabi_d2iz+0x3c>
  405fc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405fca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405fce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405fd2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405fd6:	fa23 f002 	lsr.w	r0, r3, r2
  405fda:	bf18      	it	ne
  405fdc:	4240      	negne	r0, r0
  405fde:	4770      	bx	lr
  405fe0:	f04f 0000 	mov.w	r0, #0
  405fe4:	4770      	bx	lr
  405fe6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405fea:	d105      	bne.n	405ff8 <__aeabi_d2iz+0x48>
  405fec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405ff0:	bf08      	it	eq
  405ff2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405ff6:	4770      	bx	lr
  405ff8:	f04f 0000 	mov.w	r0, #0
  405ffc:	4770      	bx	lr
  405ffe:	bf00      	nop

00406000 <sysfont_glyphs>:
	...
  406020:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406030:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406040:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  406058:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  406068:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406078:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406090:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  4060a0:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4060b0:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4060c8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4060e4:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4060f4:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406104:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406114:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40613c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406164:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406174:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406198:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  4061a8:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4061b8:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4061c8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4061e0:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4061f0:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406200:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406218:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406228:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406238:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406250:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406260:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406270:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406288:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406298:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4062a8:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4062c0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4062d0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4062e0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4062fc:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40630c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40631c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406338:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406350:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406368:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406378:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406388:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4063a0:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4063b0:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4063c0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4063d8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4063e8:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4063f8:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406410:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406420:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406430:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406448:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406458:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406468:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406480:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406490:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4064a0:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4064b8:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4064c8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4064d8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4064f0:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406500:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406510:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406528:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406538:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406548:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406560:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406570:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406580:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406598:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  4065a8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4065b8:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4065d0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4065e0:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4065f0:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406608:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406618:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406628:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406640:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406650:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406660:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406678:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406688:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406698:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  4066b0:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4066c0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4066d0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  4066f8:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406708:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406724:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  40673c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  40674c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  40675c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406774:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406784:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406794:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  4067ac:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  4067bc:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  4067cc:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  4067dc:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  4067ec:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  4067fc:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  40680c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  40681c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  40682c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  40683c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406854:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406864:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406874:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406890:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  4068ac:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  4068c8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  4068d8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  4068e8:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406900:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  40691c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406938:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406954:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406970:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40698c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  4069a8:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  4069c4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  4069d4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  4069e4:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  4069f4:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406a04:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406a14:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406a24:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406a34:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406a44:	0000 0000 6741 6175 6472 6e61 6f64 0000     ....Aguardando..
  406a54:	6c25 0066                                   %lf.

00406a58 <_global_impure_ptr>:
  406a58:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  406a68:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406a78:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406a88:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406a98:	296c 0000 0030 0000                         l)..0...

00406aa0 <blanks.7223>:
  406aa0:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406ab0 <zeroes.7224>:
  406ab0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406ac0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406ad0 <__mprec_bigtens>:
  406ad0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406ae0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406af0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406af8 <__mprec_tens>:
  406af8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406b08:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406b18:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406b28:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406b38:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406b48:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406b58:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406b68:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406b78:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406b88:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406b98:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406ba8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406bb8:	9db4 79d9 7843 44ea                         ...yCx.D

00406bc0 <p05.6055>:
  406bc0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406bd0:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406bdc <_ctype_>:
  406bdc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406bec:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406bfc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406c0c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406c1c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406c2c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406c3c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406c4c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406c5c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406ce0 <_init>:
  406ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406ce2:	bf00      	nop
  406ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406ce6:	bc08      	pop	{r3}
  406ce8:	469e      	mov	lr, r3
  406cea:	4770      	bx	lr

00406cec <__init_array_start>:
  406cec:	0040381d 	.word	0x0040381d

00406cf0 <__frame_dummy_init_array_entry>:
  406cf0:	00400165                                e.@.

00406cf4 <_fini>:
  406cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406cf6:	bf00      	nop
  406cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406cfa:	bc08      	pop	{r3}
  406cfc:	469e      	mov	lr, r3
  406cfe:	4770      	bx	lr

00406d00 <__fini_array_start>:
  406d00:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6000 0040 0e0a 7d20               .....`@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	e584 469e d658 40c0                         ...FX..@

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0e14 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	5f69 0040 5b29 0040 0000 0000 6bdc 0040     i_@.)[@......k@.
2040095c:	6bd8 0040 6a7c 0040 6a7c 0040 6a7c 0040     .k@.|j@.|j@.|j@.
2040096c:	6a7c 0040 6a7c 0040 6a7c 0040 6a7c 0040     |j@.|j@.|j@.|j@.
2040097c:	6a7c 0040 6a7c 0040 ffff ffff ffff ffff     |j@.|j@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
