Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -group f2o
        -max_paths 20
        -transition_time
        -capacitance
Design : mkTest
Version: O-2018.06-SP5-4
Date   : Fri May 24 05:06:40 2024
****************************************

Operating Conditions: tsl18fs120_scl_ss   Library: tsl18fs120_scl_ss
Wire Load Model Mode: top

  Startpoint: s_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: result[1] (output port clocked by CLK)
  Path Group: f2o
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkTest             4000                  tsl18fs120_scl_ss

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                             0.000      0.000
  clock network delay (ideal)                       0.000      0.000
  s_reg/CP (denrq1)                       0.000     0.000      0.000 r
  s_reg/Q (denrq1)              0.003     0.090     0.517      0.517 r
  result[1] (out)                         0.090     0.000      0.517 r
  data arrival time                                            0.517

  clock CLK (rise edge)                            10.000     10.000
  clock network delay (ideal)                       0.000     10.000
  clock uncertainty                                -0.200      9.800
  output external delay                            -2.500      7.300
  data required time                                           7.300
  ---------------------------------------------------------------------
  data required time                                           7.300
  data arrival time                                           -0.517
  ---------------------------------------------------------------------
  slack (MET)                                                  6.783


  Startpoint: cout_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: result[0] (output port clocked by CLK)
  Path Group: f2o
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkTest             4000                  tsl18fs120_scl_ss

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                             0.000      0.000
  clock network delay (ideal)                       0.000      0.000
  cout_reg/CP (denrq1)                    0.000     0.000      0.000 r
  cout_reg/Q (denrq1)           0.003     0.090     0.517      0.517 r
  result[0] (out)                         0.090     0.000      0.517 r
  data arrival time                                            0.517

  clock CLK (rise edge)                            10.000     10.000
  clock network delay (ideal)                       0.000     10.000
  clock uncertainty                                -0.200      9.800
  output external delay                            -2.500      7.300
  data required time                                           7.300
  ---------------------------------------------------------------------
  data required time                                           7.300
  data arrival time                                           -0.517
  ---------------------------------------------------------------------
  slack (MET)                                                  6.783


1
