Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/.Xilinx/pacotes4/tb_subtrator_isim_beh.exe -prj C:/.Xilinx/pacotes4/tb_subtrator_beh.prj work.tb_subtrator 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/.Xilinx/pacotes4/subtratorN.vhd" into library work
Parsing VHDL file "C:/.Xilinx/pacotes4/meu_pacote.vhd" into library work
Parsing VHDL file "C:/.Xilinx/pacotes4/Leds.vhd" into library work
Parsing VHDL file "C:/.Xilinx/pacotes4/conversorHexa.vhd" into library work
Parsing VHDL file "C:/.Xilinx/pacotes4/top.vhd" into library work
Parsing VHDL file "C:/.Xilinx/pacotes4/tb_subtrator.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package meu_pacote
Compiling architecture arq of entity subtratorN [\subtratorN(4)\]
Compiling architecture arq of entity conversorHexa [\conversorHexa(4)\]
Compiling architecture arq of entity Leds [\Leds(4)\]
Compiling architecture arq of entity top [\top(4)\]
Compiling architecture arq of entity tb_subtrator
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/.Xilinx/pacotes4/tb_subtrator_isim_beh.exe
Fuse Memory Usage: 35192 KB
Fuse CPU Usage: 468 ms
