# do ALU_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ALU_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:03 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ALU_7_1200mv_100c_slow.vo 
# -- Compiling module ALU
# -- Compiling module hard_block
# 
# Top level modules:
# 	ALU
# End time: 09:15:03 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim {/export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/ALU_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:08 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim" /export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/ALU_test1.vt 
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# End time: 09:15:08 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 09:15:08 on Apr 20,2018
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/gate_work
#             /export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim /export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/ALU_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:13 on Apr 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim" /export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/ALU_test1.vt 
# -- Compiling module ALU_vlg_tst
# 
# Top level modules:
# 	ALU_vlg_tst
# End time: 09:15:13 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.ALU_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.ALU_vlg_tst 
# Start time: 09:15:08 on Apr 20,2018
# Loading work.ALU_vlg_tst
# Loading work.ALU
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from ALU_7_1200mv_100c_v_slow.sdo
# Loading timing data from ALU_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_tst File: /export/home/016/a0169654/SIMPLE/ALU/simulation/modelsim/ALU_test1.vt
add wave -position end  sim:/ALU_vlg_tst/in1
add wave -position end  sim:/ALU_vlg_tst/in2
add wave -position end  sim:/ALU_vlg_tst/d
add wave -position end  sim:/ALU_vlg_tst/switch_IN
add wave -position end  sim:/ALU_vlg_tst/opcode
add wave -position end  sim:/ALU_vlg_tst/out
add wave -position end  sim:/ALU_vlg_tst/S
add wave -position end  sim:/ALU_vlg_tst/V
add wave -position end  sim:/ALU_vlg_tst/Z
add wave -position end  sim:/ALU_vlg_tst/C
add wave -position end  sim:/ALU_vlg_tst/LED_OUT
add wave -position end  sim:/ALU_vlg_tst/HLT
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 09:22:37 on Apr 20,2018, Elapsed time: 0:07:29
# Errors: 1, Warnings: 0
