# Transformer_on_FPGA
**Vitis High Level Synthesis**
1. Open vitis_hls terminal.
2. Create project by running 'vitis_hls -f script.tcl' command ensuring all files are in the same directory.
3. Open project by running 'vitis_hls -p script.tcl' command.

**Vivado Design Suite**
1. Open vivado
2. Choose project_1.xpr to open the block diagram of the complete system.
3. .tcl script can also be used.

**Vitis**
Used for software.
