# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ipshared/20f2/src/and_gate_3.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_and_gate_3_0_0/sim/mux4x3_and_gate_3_0_0.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_and_gate_3_0_1/sim/mux4x3_and_gate_3_0_1.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_and_gate_3_0_2/sim/mux4x3_and_gate_3_0_2.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_and_gate_3_0_3/sim/mux4x3_and_gate_3_0_3.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ipshared/8f3f/src/or_gate_4.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_or_gate_4_0_0/sim/mux4x3_or_gate_4_0_0.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/sim/mux4x3.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ipshared/cecf/src/not_gate.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_not_gate_0_0/sim/mux4x3_not_gate_0_0.v" \
"../../../../experiment_1.ip_user_files/bd/mux4x3/ip/mux4x3_not_gate_0_1/sim/mux4x3_not_gate_0_1.v" \
"../../../../experiment_1.srcs/sim_1/new/mux4x3_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
