set ::env(PROJECT_NAME) yac
set ::env(DESIGN_TOP) cordic_iterative_wb
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/yac/rtl/vhdl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/yac/rtl/vhdl/cordic_iterative_wb.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
