 
****************************************
Report : qor
Design : mmForMLP
Version: O-2018.06-SP5-3
Date   : Mon Jun  3 21:32:44 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.43
  Critical Path Slack:           5.80
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'MEM2REG'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          9.61
  Critical Path Slack:           0.11
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.80
  Critical Path Slack:           1.95
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2MEM'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:          6.74
  Critical Path Slack:           2.49
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              55.00
  Critical Path Length:          8.83
  Critical Path Slack:           0.88
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1132
  Buf/Inv Cell Count:             194
  Buf Cell Count:                  96
  Inv Cell Count:                  98
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1070
  Sequential Cell Count:           62
  Macro Count:                      4
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3727.620011
  Noncombinational Area:   481.571990
  Buf/Inv Area:            274.247999
  Total Buffer Area:           168.48
  Total Inverter Area:         105.77
  Macro/Black Box Area:  57333.644531
  Net Area:                  0.000000
  Net XLength        :       42604.31
  Net YLength        :       41275.05
  -----------------------------------
  Cell Area:             61542.836533
  Design Area:           61542.836533
  Net Length        :        83879.36


  Design Rules
  -----------------------------------
  Total Number of Nets:          1358
  Nets With Violations:             9
  Max Trans Violations:             9
  Max Cap Violations:               0
  -----------------------------------


  Hostname: 2024-vlsi-22

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.56
  -----------------------------------------
  Overall Compile Time:                9.12
  Overall Compile Wall Clock Time:     9.21

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 9
  Total moveable cell area: 4209.2
  Total fixed cell area: 57333.6
  Total physical cell area: 61542.8
  Core area: (3600 3600 296360 325800)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
1
