var g_data = {"25":{"st":"inst","pa":0,"n":"/tbench_top/dut/assertion_bind","l":"Verilog","sn":1,"du":{"n":"work.assertions","s":8,"b":1},"bc":[{"n":"tbench_top","s":20,"b":1},{"n":"dut","s":23,"b":1},{"n":"assertion_bind","s":25,"z":1}],"loc":{"cp":100.00,"data":{"d":[8,8],"a":[8,8]}}},"23":{"st":"inst","pa":0,"n":"/tbench_top/dut","l":"Verilog","sn":1,"du":{"n":"work.dut_top","s":6,"b":0},"bc":[{"n":"tbench_top","s":20,"b":1},{"n":"dut","s":23,"z":1}],"children":[{"n":"assertion_bind","id":25,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[8,8],"a":[8,8]}}},"20":{"st":"inst","pa":0,"n":"/tbench_top","l":"Verilog","sn":1,"du":{"n":"work.tbench_top","s":1,"b":0},"bc":[{"n":"tbench_top","s":20,"z":1}],"children":[{"n":"dut","id":23,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"d":[8,8],"a":[8,8]}}},"26":{"st":"inst","pa":0,"n":"/xswitch_test_pkg","l":"SystemVerilog","sn":3,"du":{"n":"work.xswitch_test_pkg","s":3,"b":1},"bc":[{"n":"xswitch_test_pkg","s":26,"z":1}],"loc":{"cp":99.27,"data":{"gb":[1259,1253],"cvpc":[51],"g":[2,99.27]}}},"8":{"st":"du","pa":0,"n":"work.assertions","l":"Verilog","sn":23,"one_inst":25,"loc":{"cp":100.00,"data":{"d":[8,8],"a":[8,8]}}},"3":{"st":"du","pa":0,"n":"work.xswitch_test_pkg","l":"SystemVerilog","sn":3,"one_inst":26,"loc":{"cp":99.27,"data":{"gb":[1259,1253],"cvpc":[51],"g":[2,99.27]}}}};
processSummaryData(g_data);