<stg><name>read_markers.1</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="inc_i5_i85" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="inc_i5_i85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="inc_i5_i85" val="!255"/>
<literal name="inc_i5_i85" val="!0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-64"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="!192"/>
<literal name="unread_marker_1_in" val="!218"/>
<literal name="unread_marker_1_in" val="!196"/>
<literal name="unread_marker_1_in" val="!219"/>
<literal name="unread_marker_1_in" val="!217"/>
</and_exp><and_exp><literal name="unread_marker_1_in" val="-40"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="!218"/>
<literal name="unread_marker_1_in" val="-39"/>
</and_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="8" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %inc_i16_i_lcssa101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc_i16_i_lcssa101"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %sow_SOI = alloca i32 1

]]></Node>
<StgValue><ssdm name="sow_SOI"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
entry:2 %num_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="64">
<![CDATA[
entry:3 %count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="count_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln1164 = store i32 0, i32 %sow_SOI

]]></Node>
<StgValue><ssdm name="store_ln1164"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %store_ln0 = store i8 0, i8 %inc_i16_i_lcssa101

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln1171 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %sow_SOI_1 = load i32 %sow_SOI

]]></Node>
<StgValue><ssdm name="sow_SOI_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond:1 %specloopname_ln1171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln1171"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:2 %icmp_ln1172 = icmp_eq  i32 %sow_SOI_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1172"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:3 %br_ln1172 = br i1 %icmp_ln1172, void %VITIS_LOOP_927_2.i.preheader, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_927_2.i.preheader:0 %br_ln924 = br void %VITIS_LOOP_927_2.i

]]></Node>
<StgValue><ssdm name="br_ln924"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_927_2.i:0 %specloopname_ln924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln924"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_927_2.i:1 %br_ln878 = br void %do.cond.i

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
do.cond.i:0 %inc_i5_i85 = phi i8 %add_ln878_2, void %do.cond.i, i8 0, void %VITIS_LOOP_927_2.i

]]></Node>
<StgValue><ssdm name="inc_i5_i85"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
do.cond.i:1 %add_ln878_2 = add i8 %inc_i5_i85, i8 1

]]></Node>
<StgValue><ssdm name="add_ln878_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
do.cond.i:2 %switch_ln932 = switch i8 %inc_i5_i85, void %if.end.loopexit, i8 255, void %do.cond.i, i8 0, void %if.end.i

]]></Node>
<StgValue><ssdm name="switch_ln932"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inc_i5_i85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln924 = br void %VITIS_LOOP_927_2.i

]]></Node>
<StgValue><ssdm name="br_ln924"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inc_i5_i85" val="!255"/>
<literal name="inc_i5_i85" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.end.loopexit:0 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then:0 %inc_i16_i_lcssa101_load = load i8 %inc_i16_i_lcssa101

]]></Node>
<StgValue><ssdm name="inc_i16_i_lcssa101_load"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:1 %add_ln878 = add i8 %inc_i16_i_lcssa101_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln878"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:2 %add_ln878_1 = add i8 %inc_i16_i_lcssa101_load, i8 2

]]></Node>
<StgValue><ssdm name="add_ln878_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln1174 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln1174"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end:0 %inc_i16_i_lcssa106 = phi i8 %add_ln878_1, void %if.then, i8 %add_ln878_2, void %if.end.loopexit

]]></Node>
<StgValue><ssdm name="inc_i16_i_lcssa106"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end:1 %unread_marker_1_in = phi i8 %add_ln878, void %if.then, i8 %inc_i5_i85, void %if.end.loopexit

]]></Node>
<StgValue><ssdm name="unread_marker_1_in"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
if.end:2 %switch_ln1180 = switch i8 %unread_marker_1_in, void %sw.epilog, i8 216, void %sw.bb, i8 192, void %sw.bb2, i8 218, void %sw.bb3, i8 196, void %sw.bb4, i8 219, void %sw.bb5, i8 217, void %cleanup.loopexit

]]></Node>
<StgValue><ssdm name="switch_ln1180"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb5:0 %add_ln885_3 = add i8 %inc_i16_i_lcssa106, i8 1

]]></Node>
<StgValue><ssdm name="add_ln885_3"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb5:1 %add_ln886_4 = add i8 %inc_i16_i_lcssa106, i8 2

]]></Node>
<StgValue><ssdm name="add_ln886_4"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb5:2 %c_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %inc_i16_i_lcssa106, i8 %add_ln885_3

]]></Node>
<StgValue><ssdm name="c_67"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="16">
<![CDATA[
sw.bb5:3 %sext_ln1125 = sext i16 %c_67

]]></Node>
<StgValue><ssdm name="sext_ln1125"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb5:4 %length_9 = add i17 %sext_ln1125, i17 131070

]]></Node>
<StgValue><ssdm name="length_9"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="17" op_3_bw="8" op_4_bw="32" op_5_bw="16">
<![CDATA[
sw.bb5:5 %call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1135_1, i8 %add_ln886_4, i17 %length_9, i8 %num_loc, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln886"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb4:0 %add_ln885_2 = add i8 %inc_i16_i_lcssa106, i8 1

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb4:1 %add_ln886_3 = add i8 %inc_i16_i_lcssa106, i8 2

]]></Node>
<StgValue><ssdm name="add_ln886_3"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb4:2 %c_66 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %inc_i16_i_lcssa106, i8 %add_ln885_2

]]></Node>
<StgValue><ssdm name="c_66"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="16">
<![CDATA[
sw.bb4:3 %sext_ln1076 = sext i16 %c_66

]]></Node>
<StgValue><ssdm name="sext_ln1076"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sw.bb4:4 %length_5 = add i17 %sext_ln1076, i17 131070

]]></Node>
<StgValue><ssdm name="length_5"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="17">
<![CDATA[
sw.bb4:5 %sext_ln1076_1 = sext i17 %length_5

]]></Node>
<StgValue><ssdm name="sext_ln1076_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4:6 %br_ln1086 = br void %while.cond.i35

]]></Node>
<StgValue><ssdm name="br_ln1086"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb:0 %store_ln1164 = store i32 1, i32 %sow_SOI

]]></Node>
<StgValue><ssdm name="store_ln1164"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:1 %br_ln1183 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1183"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
cleanup.loopexit:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb3:0 %num_comp = add i8 %inc_i16_i_lcssa106, i8 2

]]></Node>
<StgValue><ssdm name="num_comp"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb3:1 %add_ln878_4 = add i8 %inc_i16_i_lcssa106, i8 3

]]></Node>
<StgValue><ssdm name="add_ln878_4"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="8">
<![CDATA[
sw.bb3:2 %zext_ln878 = zext i8 %num_comp

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb3:3 %icmp_ln1027 = icmp_eq  i8 %num_comp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3:4 %br_ln1027 = br i1 %icmp_ln1027, void %for.body.lr.ph.i, void %get_sos.exit

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i:1 %inc_i10_i80 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc_i10_i80"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
for.body.lr.ph.i:2 %p_jinfo_num_components_load = load i8 %p_jinfo_num_components

]]></Node>
<StgValue><ssdm name="p_jinfo_num_components_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8">
<![CDATA[
for.body.lr.ph.i:3 %empty = trunc i8 %p_jinfo_num_components_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.lr.ph.i:4 %cmp62_i = icmp_sgt  i8 %p_jinfo_num_components_load, i8 0

]]></Node>
<StgValue><ssdm name="cmp62_i"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i:5 %i_get_sos_load = load i32 %i_get_sos

]]></Node>
<StgValue><ssdm name="i_get_sos_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.lr.ph.i:6 %store_ln878 = store i8 %add_ln878_4, i8 %inc_i10_i80

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.lr.ph.i:7 %store_ln1010 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln1010"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
<literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i:8 %br_ln1027 = br void %VITIS_LOOP_1031_2.i

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="17" op_3_bw="8" op_4_bw="32" op_5_bw="16">
<![CDATA[
sw.bb5:5 %call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1135_1, i8 %add_ln886_4, i17 %length_9, i8 %num_loc, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln886"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
sw.bb5:6 %num_loc_load = load i8 %num_loc

]]></Node>
<StgValue><ssdm name="num_loc_load"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5:7 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
while.cond.i35:0 %index = phi i8 %add_ln886_3, void %sw.bb4, i8 %select_ln1119, void %while.body.i39_ifconv

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.cond.i35:1 %length_4 = phi i32 %sext_ln1076_1, void %sw.bb4, i32 %length_11, void %while.body.i39_ifconv

]]></Node>
<StgValue><ssdm name="length_4"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond.i35:2 %icmp_ln1086 = icmp_sgt  i32 %length_4, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln1086"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i35:3 %br_ln1086 = br i1 %icmp_ln1086, void %sw.epilog.loopexit, void %while.body.i39_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1086"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8">
<![CDATA[
while.body.i39_ifconv:1 %zext_ln1077 = zext i8 %index

]]></Node>
<StgValue><ssdm name="zext_ln1077"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i39_ifconv:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %index, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="8">
<![CDATA[
while.body.i39_ifconv:3 %trunc_ln1098 = trunc i8 %index

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
while.body.i39_ifconv:4 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln1098, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="8">
<![CDATA[
while.body.i39_ifconv:5 %trunc_ln1098_1 = trunc i8 %index

]]></Node>
<StgValue><ssdm name="trunc_ln1098_1"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
while.body.i39_ifconv:6 %shl_ln1098_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln1098_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1098_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i39_ifconv:7 %xor_ln1098 = xor i10 %shl_ln1098_1, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln1098"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i39_ifconv:8 %p_xhtbl_bits = add i10 %xor_ln1098, i10 %shl_ln1

]]></Node>
<StgValue><ssdm name="p_xhtbl_bits"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="8" op_3_bw="2">
<![CDATA[
while.body.i39_ifconv:9 %p_xhtbl_huffval = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i8.i2, i3 %trunc_ln1098, i8 %index, i2 0

]]></Node>
<StgValue><ssdm name="p_xhtbl_huffval"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i39_ifconv:10 %index_1 = add i9 %zext_ln1077, i9 496

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="9">
<![CDATA[
while.body.i39_ifconv:11 %trunc_ln1094 = trunc i9 %index_1

]]></Node>
<StgValue><ssdm name="trunc_ln1094"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
while.body.i39_ifconv:12 %shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln1094, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="9">
<![CDATA[
while.body.i39_ifconv:13 %trunc_ln1094_1 = trunc i9 %index_1

]]></Node>
<StgValue><ssdm name="trunc_ln1094_1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
while.body.i39_ifconv:14 %shl_ln1094_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln1094_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1094_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i39_ifconv:15 %p_xhtbl_bits_1 = add i10 %shl_ln2, i10 %shl_ln1094_1

]]></Node>
<StgValue><ssdm name="p_xhtbl_bits_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
while.body.i39_ifconv:16 %shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 %trunc_ln1094, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
while.body.i39_ifconv:17 %shl_ln1095_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %index_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1095_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
while.body.i39_ifconv:18 %sext_ln1095 = sext i11 %shl_ln1095_1

]]></Node>
<StgValue><ssdm name="sext_ln1095"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body.i39_ifconv:19 %add_ln1095 = add i12 %sext_ln1095, i12 2560

]]></Node>
<StgValue><ssdm name="add_ln1095"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="12">
<![CDATA[
while.body.i39_ifconv:20 %zext_ln1095 = zext i12 %add_ln1095

]]></Node>
<StgValue><ssdm name="zext_ln1095"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i39_ifconv:21 %p_xhtbl_huffval_1 = add i13 %zext_ln1095, i13 %shl_ln3

]]></Node>
<StgValue><ssdm name="p_xhtbl_huffval_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
while.body.i39_ifconv:22 %p_xhtbl_huffval_2 = select i1 %tmp, i13 %p_xhtbl_huffval_1, i13 %p_xhtbl_huffval

]]></Node>
<StgValue><ssdm name="p_xhtbl_huffval_2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
while.body.i39_ifconv:23 %p_xhtbl_bits_2 = select i1 %tmp, i10 %p_xhtbl_bits_1, i10 %p_xhtbl_bits

]]></Node>
<StgValue><ssdm name="p_xhtbl_bits_2"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
while.body.i39_ifconv:28 %i_get_dht_load = load i32 %i_get_dht

]]></Node>
<StgValue><ssdm name="i_get_dht_load"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i39_ifconv:29 %add_ln1111 = add i32 %i_get_dht_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1111"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.body.i39_ifconv:30 %store_ln1111 = store i32 %add_ln1111, i32 %i_get_dht

]]></Node>
<StgValue><ssdm name="store_ln1111"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1086" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="12" op_4_bw="8">
<![CDATA[
while.body.i39_ifconv:24 %call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1104_2, i8 %index, i10 %p_xhtbl_bits_2, i12 %count_loc, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="call_ln886"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="12" op_4_bw="8">
<![CDATA[
while.body.i39_ifconv:24 %call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1104_2, i8 %index, i10 %p_xhtbl_bits_2, i12 %count_loc, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="call_ln886"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
while.body.i39_ifconv:25 %count_loc_load = load i12 %count_loc

]]></Node>
<StgValue><ssdm name="count_loc_load"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12">
<![CDATA[
while.body.i39_ifconv:26 %zext_ln878_1 = zext i12 %count_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i39_ifconv:27 %add_ln1104 = add i8 %index, i8 17

]]></Node>
<StgValue><ssdm name="add_ln1104"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i39_ifconv:31 %length_10 = add i32 %length_4, i32 4294967279

]]></Node>
<StgValue><ssdm name="length_10"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body.i39_ifconv:32 %icmp_ln1115 = icmp_ne  i12 %count_loc_load, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln1115"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="12" op_3_bw="13" op_4_bw="8">
<![CDATA[
while.body.i39_ifconv:33 %call_ln1104 = call void @read_markers.1_Pipeline_VITIS_LOOP_1115_3, i8 %add_ln1104, i12 %count_loc_load, i13 %p_xhtbl_huffval_2, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="call_ln1104"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="12">
<![CDATA[
while.body.i39_ifconv:34 %trunc_ln1115 = trunc i12 %count_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln1115"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i39_ifconv:35 %add_ln1115 = add i8 %trunc_ln1115, i8 %add_ln1104

]]></Node>
<StgValue><ssdm name="add_ln1115"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i39_ifconv:36 %select_ln1119 = select i1 %icmp_ln1115, i8 %add_ln1115, i8 %add_ln1104

]]></Node>
<StgValue><ssdm name="select_ln1119"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i39_ifconv:37 %length_11 = sub i32 %length_10, i32 %zext_ln878_1

]]></Node>
<StgValue><ssdm name="length_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i39_ifconv:0 %specloopname_ln1086 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln1086"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="12" op_3_bw="13" op_4_bw="8">
<![CDATA[
while.body.i39_ifconv:33 %call_ln1104 = call void @read_markers.1_Pipeline_VITIS_LOOP_1115_3, i8 %add_ln1104, i12 %count_loc_load, i13 %p_xhtbl_huffval_2, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="call_ln1104"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
while.body.i39_ifconv:38 %br_ln1086 = br void %while.cond.i35

]]></Node>
<StgValue><ssdm name="br_ln1086"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="124" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:0 %add_ln878_3 = add i8 %inc_i16_i_lcssa106, i8 3

]]></Node>
<StgValue><ssdm name="add_ln878_3"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:1 %add_ln885 = add i8 %inc_i16_i_lcssa106, i8 4

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:2 %add_ln886 = add i8 %inc_i16_i_lcssa106, i8 5

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb2:3 %c = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln878_3, i8 %add_ln885

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb2:4 %store_ln956 = store i16 %c, i16 %p_jinfo_image_height

]]></Node>
<StgValue><ssdm name="store_ln956"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:5 %add_ln885_1 = add i8 %inc_i16_i_lcssa106, i8 6

]]></Node>
<StgValue><ssdm name="add_ln885_1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:6 %add_ln886_1 = add i8 %inc_i16_i_lcssa106, i8 7

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb2:7 %c_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886, i8 %add_ln885_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb2:8 %store_ln957 = store i16 %c_1, i16 %p_jinfo_image_width

]]></Node>
<StgValue><ssdm name="store_ln957"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:9 %store_ln958 = store i8 %add_ln886_1, i8 %p_jinfo_num_components

]]></Node>
<StgValue><ssdm name="store_ln958"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:10 %icmp_ln972 = icmp_sgt  i8 %add_ln886_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln972"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:11 %shl_ln972 = shl i8 %add_ln886_1, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln972"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:12 %sub_ln972 = sub i8 %shl_ln972, i8 %add_ln886_1

]]></Node>
<StgValue><ssdm name="sub_ln972"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:13 %add_ln972 = add i8 %sub_ln972, i8 8

]]></Node>
<StgValue><ssdm name="add_ln972"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb2:14 %select_ln972 = select i1 %icmp_ln972, i8 %add_ln972, i8 8

]]></Node>
<StgValue><ssdm name="select_ln972"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb2:15 %add_ln972_1 = add i8 %select_ln972, i8 %inc_i16_i_lcssa106

]]></Node>
<StgValue><ssdm name="add_ln972_1"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2:16 %br_ln1171 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
sw.epilog:0 %inc_i16_i_lcssa102 = phi i8 %inc_i16_i_lcssa106, void %sw.bb, i8 %add_ln972_1, void %sw.bb2, i8 %num_loc_load, void %sw.bb5, i8 %inc_i16_i_lcssa106, void %if.end, i8 %index, void %sw.epilog.loopexit

]]></Node>
<StgValue><ssdm name="inc_i16_i_lcssa102"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.epilog:1 %store_ln878 = store i8 %inc_i16_i_lcssa102, i8 %inc_i16_i_lcssa101

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog:2 %br_ln1171 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1031_2.i:0 %i_2 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1031_2.i:1 %icmp_ln1027_1 = icmp_eq  i8 %i_2, i8 %num_comp

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1031_2.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1031_2.i:3 %i_3 = add i8 %i_2, i8 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1031_2.i:4 %br_ln1027 = br i1 %icmp_ln1027_1, void %VITIS_LOOP_1031_2.i.split, void %VITIS_LOOP_1060_3.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1031_2.i.split:0 %inc_i10_i80_load = load i8 %inc_i10_i80

]]></Node>
<StgValue><ssdm name="inc_i10_i80_load"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1031_2.i.split:1 %specloopname_ln1027 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln1027"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1031_2.i.split:2 %add_ln878_5 = add i8 %inc_i10_i80_load, i8 2

]]></Node>
<StgValue><ssdm name="add_ln878_5"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1031_2.i.split:3 %cmp13_i = icmp_eq  i8 %inc_i10_i80_load, i8 0

]]></Node>
<StgValue><ssdm name="cmp13_i"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1031_2.i.split:4 %br_ln1031 = br i1 %cmp62_i, void %for.end.loopexit.i, void %for.body7.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln1031"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.body7.i.preheader:0 %targetBlock = call i1 @read_markers.1_Pipeline_VITIS_LOOP_1031_2, i7 %empty, i1 %cmp13_i

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1060_3.i.loopexit:0 %shl_ln1027 = shl i8 %inc_i16_i_lcssa106, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln1027"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1060_3.i.loopexit:1 %sub_ln1027 = sub i8 %shl_ln1027, i8 %inc_i16_i_lcssa106

]]></Node>
<StgValue><ssdm name="sub_ln1027"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1060_3.i.loopexit:2 %add_ln1027 = add i32 %i_get_sos_load, i32 %zext_ln878

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1060_3.i.loopexit:3 %store_ln1055 = store i32 %add_ln1027, i32 %i_get_sos

]]></Node>
<StgValue><ssdm name="store_ln1055"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1060_3.i.loopexit:4 %add_ln1060 = add i8 %sub_ln1027, i8 10

]]></Node>
<StgValue><ssdm name="add_ln1060"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1060_3.i.loopexit:5 %br_ln1060 = br void %get_sos.exit

]]></Node>
<StgValue><ssdm name="br_ln1060"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="161" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.body7.i.preheader:0 %targetBlock = call i1 @read_markers.1_Pipeline_VITIS_LOOP_1031_2, i7 %empty, i1 %cmp13_i

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7.i.preheader:1 %br_ln878 = br i1 %targetBlock, void %for.inc18.i, void %for.end.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="cmp62_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
for.end.loopexit.i:0 %br_ln1055 = br void %for.inc18.i

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.i:0 %store_ln878 = store i8 %add_ln878_5, i8 %inc_i10_i80

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.i:1 %store_ln1010 = store i8 %i_3, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln1010"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.i:2 %br_ln1027 = br void %VITIS_LOOP_1031_2.i

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
get_sos.exit:0 %phi_ln1060 = phi i8 %add_ln1060, void %VITIS_LOOP_1060_3.i.loopexit, i8 4, void %sw.bb3

]]></Node>
<StgValue><ssdm name="phi_ln1060"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_sos.exit:1 %store_ln1068 = store i8 %phi_ln1060, i8 %p_jinfo_jpeg_data

]]></Node>
<StgValue><ssdm name="store_ln1068"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
get_sos.exit:2 %br_ln1189 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln1189"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="unread_marker_1_in" val="-39"/>
</and_exp><and_exp><literal name="unread_marker_1_in" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
cleanup:0 %ret_ln1200 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
