// Seed: 3096013106
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1 && 1'h0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    output logic id_9,
    input wor id_10
    , id_13,
    output tri1 id_11
);
  wire id_14;
  wire id_15;
  always @(1 - id_8 or(id_4)) $display;
  always @(posedge 1'b0 or id_4) begin
    id_9 <= 1'b0;
  end
  module_0(
      id_14, id_15, id_15, id_14
  );
endmodule
