{"vcs1":{"timestamp_begin":1769499902.471598794, "rt":6.62, "ut":6.34, "st":0.19}}
{"vcselab":{"timestamp_begin":1769499909.148703445, "rt":0.31, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769499909.495354896, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769499902.153996923}
{"VCS_COMP_START_TIME": 1769499902.153996923}
{"VCS_COMP_END_TIME": 1769499909.782578348}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 349948}}
{"vcselab": {"peak_mem": 173708}}
