
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pattern_reg[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.12    0.24    0.20    0.40 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.24    0.00    0.40 ^ pattern_reg[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ pattern_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: load_pattern (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ load_pattern (in)
                                         load_pattern (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     7    0.11    0.23    0.21    0.41 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net7 (net)
                  0.23    0.00    0.41 ^ _081_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.06    0.05    0.46 v _081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _002_ (net)
                  0.06    0.00    0.46 v input_count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.12    0.24    0.20    0.40 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.11    0.23    0.22    0.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.23    0.00    0.62 ^ input_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.47   slack (MET)


Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.22    0.51    0.51 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         input_count[0] (net)
                  0.22    0.00    0.51 ^ _099_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.15    0.25    0.76 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.15    0.00    0.76 ^ _071_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.10    0.08    0.84 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _031_ (net)
                  0.10    0.00    0.84 v _072_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    1.06 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _032_ (net)
                  0.08    0.00    1.06 v _073_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.28    1.33 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _033_ (net)
                  0.10    0.00    1.33 v _074_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.15    0.13    1.46 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _000_ (net)
                  0.15    0.00    1.46 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.12    0.24    0.20    0.40 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.24    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.11    0.23    0.22    0.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.23    0.00    0.62 ^ input_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.47   slack (MET)


Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.22    0.51    0.51 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         input_count[0] (net)
                  0.22    0.00    0.51 ^ _099_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.15    0.25    0.76 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.15    0.00    0.76 ^ _071_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.10    0.08    0.84 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _031_ (net)
                  0.10    0.00    0.84 v _072_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    1.06 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _032_ (net)
                  0.08    0.00    1.06 v _073_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.28    1.33 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _033_ (net)
                  0.10    0.00    1.33 v _074_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.15    0.13    1.46 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _000_ (net)
                  0.15    0.00    1.46 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.4599695205688477

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8786

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.216626837849617

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9710

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.51    0.51 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    0.76 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    0.84 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.22    1.06 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.28    1.33 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.13    1.46 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    1.46 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.46   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -1.46   data arrival time
---------------------------------------------------------
           8.39   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: pattern_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ pattern_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.42    0.42 ^ pattern_reg[3]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.16    0.58 ^ _091_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.58 ^ pattern_reg[3]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           0.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ pattern_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
  -0.02   -0.02   library hold time
          -0.02   data required time
---------------------------------------------------------
          -0.02   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.4597

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.3910

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
574.844146

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.23e-03   1.11e-04   7.06e-09   1.34e-03  66.2%
Combinational          4.63e-04   2.23e-04   1.26e-08   6.86e-04  33.8%
Clock                  0.00e+00   0.00e+00   4.83e-08   4.83e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.69e-03   3.34e-04   6.80e-08   2.03e-03 100.0%
                          83.5%      16.5%       0.0%
