do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Compiling module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Compiling module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:27:39 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:39 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Compiling module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Compiling module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:40 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Compiling module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:27:40 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:27:40 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'data'. The port definition is at: src/hdl/mocks/sram.mock.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /SRAMControllerTest/u_SRAM File: src/test/sram-controller.test.v Line: 20
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# ** Note: $stop    : src/test/sram-controller.test.v(76)
#    Time: 2200 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 76
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:29:23 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:23 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Skipping module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:24 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Compiling module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:29:24 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:29:26 on Jan 08,2025, Elapsed time: 0:01:46
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:29:26 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'data'. The port definition is at: src/hdl/mocks/sram.mock.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /SRAMControllerTest/u_SRAM File: src/test/sram-controller.test.v Line: 19
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:30:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:30:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:30:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:30:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:30:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:30:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:31 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Compiling module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:30:31 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:30:33 on Jan 08,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:30:33 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:31:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:31:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:31:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:31:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:31:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:31:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Skipping module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:31:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:31 on Jan 08,2025, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:31:31 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
add wave -position 0  sim:/SRAMControllerTest/u_SRAM/mem[800]
add wave -position 0  sim:/SRAMControllerTest/u_SRAM/mem[801]
restart -f
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:33:54 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:54 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:55 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Skipping module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:33:55 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:33:56 on Jan 08,2025, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:33:56 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:36:28 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:36:28 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:36:28 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:36:28 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:36:28 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:36:28 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:28 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:36:29 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:29 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:36:30 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:30 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Skipping module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:36:30 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:36:30 on Jan 08,2025, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:36:30 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# ** Note: $stop    : src/test/sram-controller.test.v(70)
#    Time: 2210 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 70
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:07 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:37:07 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:07 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:37:07 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:07 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:37:07 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:07 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:37:07 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:07 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:37:07 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:07 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:37:08 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Skipping module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:37:09 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:09 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:37:09 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:09 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Compiling module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:37:09 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:37:10 on Jan 08,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:37:10 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# SRAMControllerTest: Test passed
# ** Note: $stop    : src/test/sram-controller.test.v(76)
#    Time: 2210 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 76
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Compiling module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:58 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:38:58 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:59 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Skipping module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:59 on Jan 08,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:38:59 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# SRAMControllerTest: Test passed
# ** Note: $stop    : src/test/sram-controller.test.v(76)
#    Time: 2210 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 76
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:17 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:42:17 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:17 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:42:17 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:17 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:42:17 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:17 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:42:17 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:17 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Compiling module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:42:18 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:18 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:42:19 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:19 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Skipping module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:42:19 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:19 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:42:19 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:19 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Skipping module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:42:19 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:19 on Jan 08,2025, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:42:19 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# SRAMControllerTest: Test passed
# ** Note: $stop    : src/test/sram-controller.test.v(76)
#    Time: 2230 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 76
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:05 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:43:05 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Skipping module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Skipping module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:43:06 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:43:06 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Compiling module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:43:07 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:43:08 on Jan 08,2025, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:43:08 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# SRAMControllerTest: Test passed
# ** Note: $stop    : src/test/sram-controller.test.v(73)
#    Time: 2230 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 73
do test_sram.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# SRAMControllerTest
# src/test/sram-controller.test.v
# inc
# src/hdl
# 10 us
# src/hdl/stages/execution.stage.v
# src/hdl/stages/instruction-fetch.stage.v
# src/hdl/stages/memory.stage.v
# src/hdl/stages/instruction-decode.stage.v
# src/hdl/stages/write-back.stage.v
# src/hdl/stage-registers/memory.stage-register.v
# src/hdl/stage-registers/instruction-decode.stage-register.v
# src/hdl/stage-registers/execution.stage-register.v
# src/hdl/stage-registers/instruction-fetch.stage-register.v
# src/hdl/arm.module.v
# src/hdl/components/val2Generator.component.v
# src/hdl/components/mux2.component.v
# src/hdl/components/condition-check.component.v
# src/hdl/components/instruction-memory.component.v
# src/hdl/components/hazardControlUnit.component.v
# src/hdl/components/sram-controller.component.v
# src/hdl/components/pc-register.component.v
# src/hdl/components/alu.component.v
# src/hdl/components/registerWithFreezeAndFlush.component.v
# src/hdl/components/status-register.component.v
# src/hdl/components/register-file.component.v
# src/hdl/components/memory.component.v
# src/hdl/components/neg-register.component.v
# src/hdl/components/pc-adder.component.v
# src/hdl/components/register.component.v
# src/hdl/components/forwarding-unit.component.v
# src/hdl/components/control-unit.component.v
# src/hdl/mocks/sram.mock.v
# src/hdl/ARM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:36 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/execution.stage.v 
# -- Skipping module ExecutionStage
# 
# Top level modules:
# 	ExecutionStage
# End time: 12:44:36 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:36 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-fetch.stage.v 
# -- Skipping module InstructionFetchStage
# 
# Top level modules:
# 	InstructionFetchStage
# End time: 12:44:36 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:36 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/memory.stage.v 
# -- Skipping module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 12:44:36 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:36 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/instruction-decode.stage.v 
# -- Skipping module InstructionDecodeStage
# 
# Top level modules:
# 	InstructionDecodeStage
# End time: 12:44:36 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:36 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stages/write-back.stage.v 
# -- Skipping module WriteBackStage
# 
# Top level modules:
# 	WriteBackStage
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/memory.stage-register.v 
# -- Skipping module MemoryStageReg
# 
# Top level modules:
# 	MemoryStageReg
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-decode.stage-register.v 
# -- Skipping module InstructionDecodeStageReg
# 
# Top level modules:
# 	InstructionDecodeStageReg
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/execution.stage-register.v 
# -- Skipping module ExecutionStageReg
# 
# Top level modules:
# 	ExecutionStageReg
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/stage-registers/instruction-fetch.stage-register.v 
# -- Skipping module InstructionFetchStageReg
# 
# Top level modules:
# 	InstructionFetchStageReg
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/arm.module.v 
# -- Skipping module ARMModule
# 
# Top level modules:
# 	ARMModule
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/val2Generator.component.v 
# -- Skipping module Val2Generator
# 
# Top level modules:
# 	Val2Generator
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/mux2.component.v 
# -- Skipping module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/condition-check.component.v 
# -- Skipping module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/instruction-memory.component.v 
# -- Skipping module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/hazardControlUnit.component.v 
# -- Skipping module HazardControlUnit
# 
# Top level modules:
# 	HazardControlUnit
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/sram-controller.component.v 
# -- Compiling module SRAMController
# 
# Top level modules:
# 	SRAMController
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-register.component.v 
# -- Skipping module PCRegister
# 
# Top level modules:
# 	PCRegister
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/alu.component.v 
# -- Skipping module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/registerWithFreezeAndFlush.component.v 
# -- Skipping module RegisterWithFreezeAndFlush
# 
# Top level modules:
# 	RegisterWithFreezeAndFlush
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/status-register.component.v 
# -- Skipping module StatusRegister
# 
# Top level modules:
# 	StatusRegister
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register-file.component.v 
# -- Skipping module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/memory.component.v 
# -- Skipping module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/neg-register.component.v 
# -- Skipping module NegRegister
# 
# Top level modules:
# 	NegRegister
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/pc-adder.component.v 
# -- Skipping module PCAdder
# 
# Top level modules:
# 	PCAdder
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/register.component.v 
# -- Skipping module Register
# 
# Top level modules:
# 	Register
# End time: 12:44:37 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:37 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/forwarding-unit.component.v 
# -- Skipping module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 12:44:38 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:38 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/components/control-unit.component.v 
# -- Skipping module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 12:44:38 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:38 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/mocks/sram.mock.v 
# -- Skipping module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:44:38 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:38 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+define+SIM" src/hdl/ARM.v 
# -- Skipping module ARM
# 
# Top level modules:
# 	ARM
# End time: 12:44:38 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:44:38 on Jan 08,2025
# vlog -reportprogress 300 "+acc" -incr -source "+incdir+inc" "+define+SIM" src/test/sram-controller.test.v 
# -- Skipping module SRAMControllerTest
# 
# Top level modules:
# 	SRAMControllerTest
# End time: 12:44:38 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:38 on Jan 08,2025, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -debugDB SRAMControllerTest 
# Start time: 12:44:38 on Jan 08,2025
# Loading work.SRAMControllerTest
# Loading work.SRAM
# Loading work.SRAMController
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# SRAMControllerTest: Test passed
# ** Note: $stop    : src/test/sram-controller.test.v(73)
#    Time: 2230 ns  Iteration: 0  Instance: /SRAMControllerTest
# Break in Module SRAMControllerTest at src/test/sram-controller.test.v line 73
