$date
	Tue Sep 09 10:45:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encode_tb $end
$var wire 1 ! a1 $end
$var wire 1 " a0 $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$scope module uut $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$var reg 1 " a0 $end
$var reg 1 ! a1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#10
0!
0"
1#
#20
1"
0#
1$
#30
1!
0"
0$
1%
#40
1"
0%
1&
#50
x!
x"
1$
1%
0&
#60
0$
1&
#70
1$
#80
1#
#90
