vhdl xil_defaultlib  \
"../../../bd/AXI_UART_TX/ip/AXI_UART_TX_rst_ps7_0_50M_0/sim/AXI_UART_TX_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
