Record=TopLevelDocument|FileName=AD9361 Baseband and Control.SchDoc|SheetNumber= 
Record=NoMainPathDocument|SourceDocument=AD9361 Baseband and Control.SchDoc|FileName=AD9361 Power.SchDoc|SheetNumber= 
Record=NoMainPathDocument|SourceDocument=AD9361 Baseband and Control.SchDoc|FileName=AD9361 RF Frontend.SchDoc|SheetNumber= 
Record=NoMainPathDocument|SourceDocument=AD9361 Baseband and Control.SchDoc|FileName=DDR3 Memory.SchDoc|SheetNumber= 
Record=NoMainPathDocument|SourceDocument=AD9361 Baseband and Control.SchDoc|FileName=FPGA Power.SchDoc|SheetNumber= 
Record=NoMainPathDocument|SourceDocument=AD9361 Baseband and Control.SchDoc|FileName=Memory Controller.SchDoc|SheetNumber= 
