

================================================================
== Vitis HLS Report for 'stream_merger_event_s'
================================================================
* Date:           Sat Mar 18 14:38:56 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       18|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|      262|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      262|       68|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_299_nbreadreq_fu_38_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_24_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           9|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done                             |   9|          2|    1|          2|
    |probeTimer2eventEng_setEvent_blk_n  |   9|          2|    1|          2|
    |rtTimer2eventEng_setEvent_blk_n     |   9|          2|    1|          2|
    |timer2eventEng_setEvent_blk_n       |   9|          2|    1|          2|
    |timer2eventEng_setEvent_din         |  14|          3|   85|        255|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  50|         11|   89|        263|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |probeTimer2eventEng_setEvent_read_reg_72             |  85|   0|   85|          0|
    |rtTimer2eventEng_setEvent_read_reg_63                |  85|   0|   85|          0|
    |rtTimer2eventEng_setEvent_read_reg_63_pp0_iter1_reg  |  85|   0|   85|          0|
    |tmp_i_299_reg_68                                     |   1|   0|    1|          0|
    |tmp_i_reg_59                                         |   1|   0|    1|          0|
    |tmp_i_reg_59_pp0_iter1_reg                           |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 262|   0|  262|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|          stream_merger<event>|  return value|
|rtTimer2eventEng_setEvent_dout        |   in|   85|     ap_fifo|     rtTimer2eventEng_setEvent|       pointer|
|rtTimer2eventEng_setEvent_empty_n     |   in|    1|     ap_fifo|     rtTimer2eventEng_setEvent|       pointer|
|rtTimer2eventEng_setEvent_read        |  out|    1|     ap_fifo|     rtTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_dout     |   in|   85|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_empty_n  |   in|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_read     |  out|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|timer2eventEng_setEvent_din           |  out|   85|     ap_fifo|       timer2eventEng_setEvent|       pointer|
|timer2eventEng_setEvent_full_n        |   in|    1|     ap_fifo|       timer2eventEng_setEvent|       pointer|
|timer2eventEng_setEvent_write         |  out|    1|     ap_fifo|       timer2eventEng_setEvent|       pointer|
+--------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %rtTimer2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln640 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:640]   --->   Operation 18 'br' 'br_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %stream_merger<event>.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%rtTimer2eventEng_setEvent_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %rtTimer2eventEng_setEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'rtTimer2eventEng_setEvent_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_299 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %probeTimer2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 21 'nbreadreq' 'tmp_i_299' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln644 = br i1 %tmp_i_299, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:644]   --->   Operation 22 'br' 'br_ln644' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.16ns)   --->   "%probeTimer2eventEng_setEvent_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %probeTimer2eventEng_setEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'probeTimer2eventEng_setEvent_read' <Predicate = (!tmp_i & tmp_i_299)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 24 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %timer2eventEng_setEvent, i85 %probeTimer2eventEng_setEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_299)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln647 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:647]   --->   Operation 25 'br' 'br_ln647' <Predicate = (!tmp_i & tmp_i_299)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %timer2eventEng_setEvent, i85 %rtTimer2eventEng_setEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 26 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln643 = br void %stream_merger<event>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:643]   --->   Operation 27 'br' 'br_ln643' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rtTimer2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ timer2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ probeTimer2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specinterface_ln0                 (specinterface) [ 0000]
specpipeline_ln135                (specpipeline ) [ 0000]
tmp_i                             (nbreadreq    ) [ 0111]
br_ln640                          (br           ) [ 0000]
br_ln0                            (br           ) [ 0000]
rtTimer2eventEng_setEvent_read    (read         ) [ 0111]
tmp_i_299                         (nbreadreq    ) [ 0111]
br_ln644                          (br           ) [ 0000]
probeTimer2eventEng_setEvent_read (read         ) [ 0101]
write_ln173                       (write        ) [ 0000]
br_ln647                          (br           ) [ 0000]
write_ln173                       (write        ) [ 0000]
br_ln643                          (br           ) [ 0000]
ret_ln0                           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rtTimer2eventEng_setEvent">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rtTimer2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="timer2eventEng_setEvent">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timer2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="probeTimer2eventEng_setEvent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probeTimer2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="tmp_i_nbreadreq_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="85" slack="0"/>
<pin id="27" dir="0" index="2" bw="1" slack="0"/>
<pin id="28" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="rtTimer2eventEng_setEvent_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="85" slack="0"/>
<pin id="34" dir="0" index="1" bw="85" slack="0"/>
<pin id="35" dir="1" index="2" bw="85" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rtTimer2eventEng_setEvent_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_i_299_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="85" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_299/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="probeTimer2eventEng_setEvent_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="85" slack="0"/>
<pin id="48" dir="0" index="1" bw="85" slack="0"/>
<pin id="49" dir="1" index="2" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="probeTimer2eventEng_setEvent_read/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="85" slack="0"/>
<pin id="55" dir="0" index="2" bw="85" slack="1"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 "/>
</bind>
</comp>

<comp id="59" class="1005" name="tmp_i_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="63" class="1005" name="rtTimer2eventEng_setEvent_read_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="85" slack="2"/>
<pin id="65" dir="1" index="1" bw="85" slack="2"/>
</pin_list>
<bind>
<opset="rtTimer2eventEng_setEvent_read "/>
</bind>
</comp>

<comp id="68" class="1005" name="tmp_i_299_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_299 "/>
</bind>
</comp>

<comp id="72" class="1005" name="probeTimer2eventEng_setEvent_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="85" slack="1"/>
<pin id="74" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="probeTimer2eventEng_setEvent_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="18" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="16" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="36"><net_src comp="20" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="32" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="71"><net_src comp="38" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="46" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rtTimer2eventEng_setEvent | {}
	Port: timer2eventEng_setEvent | {3 }
	Port: probeTimer2eventEng_setEvent | {}
 - Input state : 
	Port: stream_merger<event> : rtTimer2eventEng_setEvent | {1 }
	Port: stream_merger<event> : timer2eventEng_setEvent | {}
	Port: stream_merger<event> : probeTimer2eventEng_setEvent | {2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|
| Operation|                Functional Unit               |
|----------|----------------------------------------------|
| nbreadreq|             tmp_i_nbreadreq_fu_24            |
|          |           tmp_i_299_nbreadreq_fu_38          |
|----------|----------------------------------------------|
|   read   |   rtTimer2eventEng_setEvent_read_read_fu_32  |
|          | probeTimer2eventEng_setEvent_read_read_fu_46 |
|----------|----------------------------------------------|
|   write  |                grp_write_fu_52               |
|----------|----------------------------------------------|
|   Total  |                                              |
|----------|----------------------------------------------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|probeTimer2eventEng_setEvent_read_reg_72|   85   |
|  rtTimer2eventEng_setEvent_read_reg_63 |   85   |
|            tmp_i_299_reg_68            |    1   |
|              tmp_i_reg_59              |    1   |
+----------------------------------------+--------+
|                  Total                 |   172  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |  85  |   170  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   170  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   172  |    9   |
+-----------+--------+--------+--------+
