#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555d5c5ec3e0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x555d5c627990_0 .var/i "errores", 31 0;
v0x555d5c627a90_0 .var "t_A", 3 0;
v0x555d5c627b50_0 .var "t_B", 3 0;
v0x555d5c627bf0_0 .var "t_L", 0 0;
v0x555d5c627c90_0 .var "t_Op", 1 0;
v0x555d5c627da0_0 .net "t_R", 3 0, L_0x555d5c62c090;  1 drivers
v0x555d5c627e60_0 .net "t_c", 0 0, L_0x555d5c62dc30;  1 drivers
v0x555d5c627f00_0 .net "t_s", 0 0, L_0x555d5c62d330;  1 drivers
v0x555d5c627fd0_0 .net "t_z", 0 0, L_0x555d5c62e5a0;  1 drivers
S_0x555d5c5e7580 .scope task, "check" "check" 2 46, 2 46 0, S_0x555d5c5ec3e0;
 .timescale -9 -11;
v0x555d5c5dd9d0_0 .var "flag_carry", 0 0;
v0x555d5c617a50_0 .var "flag_sign", 0 0;
v0x555d5c617b10_0 .var "flag_zero", 0 0;
v0x555d5c617bb0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x555d5c627bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555d5c627c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 58 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x555d5c627c90_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x555d5c627a90_0;
    %load/vec4 v0x555d5c627b50_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555d5c617bb0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x555d5c627a90_0;
    %load/vec4 v0x555d5c627b50_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555d5c617bb0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x555d5c627a90_0;
    %load/vec4 v0x555d5c627b50_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555d5c617bb0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x555d5c627a90_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555d5c617bb0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555d5c5dd9d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555d5c617a50_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555d5c627c90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 70 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x555d5c627c90_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x555d5c627a90_0;
    %pad/u 5;
    %load/vec4 v0x555d5c627b50_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x555d5c617bb0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x555d5c627a90_0;
    %pad/u 5;
    %load/vec4 v0x555d5c627b50_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x555d5c617bb0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x555d5c627a90_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x555d5c617bb0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x555d5c627b50_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x555d5c617bb0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x555d5c617bb0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x555d5c5dd9d0_0, 0, 1;
    %load/vec4 v0x555d5c617bb0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x555d5c617a50_0, 0, 1;
    %load/vec4 v0x555d5c617a50_0;
    %load/vec4 v0x555d5c627f00_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x555d5c5dd9d0_0;
    %load/vec4 v0x555d5c627e60_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x555d5c627990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555d5c627990_0, 0, 32;
    %vpi_call 2 77 "$display", "ERROR con operaci\363n L=%b, OP=%b A=%b B=%b", v0x555d5c627bf0_0, v0x555d5c627c90_0, v0x555d5c627a90_0, v0x555d5c627b50_0 {0 0 0};
    %load/vec4 v0x555d5c617a50_0;
    %load/vec4 v0x555d5c627f00_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 79 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x555d5c617a50_0, v0x555d5c627f00_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x555d5c5dd9d0_0;
    %load/vec4 v0x555d5c627e60_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 81 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x555d5c5dd9d0_0, v0x555d5c627e60_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x555d5c617bb0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x555d5c617b10_0, 0, 1;
    %load/vec4 v0x555d5c617bb0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555d5c627da0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x555d5c617b10_0;
    %load/vec4 v0x555d5c627fd0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x555d5c627990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555d5c627990_0, 0, 32;
    %vpi_call 2 88 "$display", "ERROR con operaci\363n L=%b, OP=%b A=%b B=%b", v0x555d5c627bf0_0, v0x555d5c627c90_0, v0x555d5c627a90_0, v0x555d5c627b50_0 {0 0 0};
    %load/vec4 v0x555d5c617bb0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555d5c627da0_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 90 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x555d5c617bb0_0, 0, 4>, v0x555d5c627da0_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x555d5c617b10_0;
    %load/vec4 v0x555d5c627fd0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 92 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x555d5c617b10_0, v0x555d5c627fd0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x555d5c617c90 .scope module, "mat" "alu" 2 12, 3 3 0, S_0x555d5c5ec3e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "L"
L_0x555d5c62c480 .functor OR 1, L_0x555d5c62c590, v0x555d5c627bf0_0, C4<0>, C4<0>;
L_0x555d5c62c770 .functor NOT 1, L_0x555d5c62c6d0, C4<0>, C4<0>, C4<0>;
L_0x555d5c62cb20 .functor OR 1, L_0x555d5c62c770, L_0x555d5c62c7e0, C4<0>, C4<0>;
L_0x555d5c62cbe0 .functor OR 1, L_0x555d5c62cb20, v0x555d5c627bf0_0, C4<0>, C4<0>;
L_0x555d5c62cca0 .functor NOT 1, v0x555d5c627bf0_0, C4<0>, C4<0>, C4<0>;
L_0x555d5c62cfc0 .functor NOT 1, L_0x555d5c62cf20, C4<0>, C4<0>, C4<0>;
L_0x555d5c62d0c0 .functor AND 1, L_0x555d5c62cca0, L_0x555d5c62cfc0, C4<1>, C4<1>;
L_0x555d5c62d1d0 .functor NOT 1, v0x555d5c627bf0_0, C4<0>, C4<0>, C4<0>;
L_0x555d5c62d3d0 .functor NOT 1, L_0x555d5c62d290, C4<0>, C4<0>, C4<0>;
L_0x555d5c62d490 .functor AND 1, L_0x555d5c62d1d0, L_0x555d5c62d3d0, C4<1>, C4<1>;
L_0x555d5c62d600 .functor OR 1, L_0x555d5c62d0c0, L_0x555d5c62d490, C4<0>, C4<0>;
L_0x555d5c62d760 .functor NOT 1, L_0x555d5c62d6c0, C4<0>, C4<0>, C4<0>;
L_0x555d5c62d9e0 .functor NOT 1, L_0x555d5c62d890, C4<0>, C4<0>, C4<0>;
L_0x555d5c62daa0 .functor OR 1, L_0x555d5c62d760, L_0x555d5c62d9e0, C4<0>, C4<0>;
L_0x555d5c62d820 .functor OR 1, L_0x555d5c62dde0, L_0x555d5c62df10, C4<0>, C4<0>;
L_0x555d5c62e170 .functor OR 1, L_0x555d5c62d820, L_0x555d5c62e0d0, C4<0>, C4<0>;
L_0x555d5c62e490 .functor OR 1, L_0x555d5c62e170, L_0x555d5c62e310, C4<0>, C4<0>;
L_0x555d5c62e5a0 .functor NOT 1, L_0x555d5c62e490, C4<0>, C4<0>, C4<0>;
v0x555d5c6253c0_0 .net "A", 3 0, v0x555d5c627a90_0;  1 drivers
v0x555d5c6254f0_0 .net "ALUOp", 1 0, v0x555d5c627c90_0;  1 drivers
v0x555d5c6255b0_0 .net "B", 3 0, v0x555d5c627b50_0;  1 drivers
v0x555d5c625650_0 .net "L", 0 0, v0x555d5c627bf0_0;  1 drivers
v0x555d5c6256f0_0 .net "OP1", 3 0, L_0x555d5c6280a0;  1 drivers
v0x555d5c6257e0_0 .net "OP2", 3 0, L_0x555d5c628430;  1 drivers
v0x555d5c6258b0_0 .net "R", 3 0, L_0x555d5c62c090;  alias, 1 drivers
v0x555d5c625970_0 .net *"_s100", 0 0, L_0x555d5c62e490;  1 drivers
v0x555d5c625a50_0 .net *"_s43", 0 0, L_0x555d5c62c590;  1 drivers
v0x555d5c625b30_0 .net *"_s47", 0 0, L_0x555d5c62c6d0;  1 drivers
v0x555d5c625c10_0 .net *"_s48", 0 0, L_0x555d5c62c770;  1 drivers
v0x555d5c625cf0_0 .net *"_s51", 0 0, L_0x555d5c62c7e0;  1 drivers
v0x555d5c625dd0_0 .net *"_s52", 0 0, L_0x555d5c62cb20;  1 drivers
v0x555d5c625eb0_0 .net *"_s56", 0 0, L_0x555d5c62cca0;  1 drivers
v0x555d5c625f90_0 .net *"_s59", 0 0, L_0x555d5c62cf20;  1 drivers
v0x555d5c626070_0 .net *"_s60", 0 0, L_0x555d5c62cfc0;  1 drivers
v0x555d5c626150_0 .net *"_s62", 0 0, L_0x555d5c62d0c0;  1 drivers
v0x555d5c626340_0 .net *"_s64", 0 0, L_0x555d5c62d1d0;  1 drivers
v0x555d5c626420_0 .net *"_s67", 0 0, L_0x555d5c62d290;  1 drivers
v0x555d5c626500_0 .net *"_s68", 0 0, L_0x555d5c62d3d0;  1 drivers
v0x555d5c6265e0_0 .net *"_s70", 0 0, L_0x555d5c62d490;  1 drivers
v0x555d5c6266c0_0 .net *"_s75", 0 0, L_0x555d5c62d6c0;  1 drivers
v0x555d5c6267a0_0 .net *"_s76", 0 0, L_0x555d5c62d760;  1 drivers
v0x555d5c626880_0 .net *"_s79", 0 0, L_0x555d5c62d890;  1 drivers
v0x555d5c626960_0 .net *"_s80", 0 0, L_0x555d5c62d9e0;  1 drivers
v0x555d5c626a40_0 .net *"_s89", 0 0, L_0x555d5c62dde0;  1 drivers
v0x555d5c626b20_0 .net *"_s91", 0 0, L_0x555d5c62df10;  1 drivers
v0x555d5c626c00_0 .net *"_s92", 0 0, L_0x555d5c62d820;  1 drivers
v0x555d5c626ce0_0 .net *"_s95", 0 0, L_0x555d5c62e0d0;  1 drivers
v0x555d5c626dc0_0 .net *"_s96", 0 0, L_0x555d5c62e170;  1 drivers
v0x555d5c626ea0_0 .net *"_s99", 0 0, L_0x555d5c62e310;  1 drivers
v0x555d5c626f80_0 .net "carry", 0 0, L_0x555d5c62dc30;  alias, 1 drivers
v0x555d5c627040_0 .net "cin", 0 0, L_0x555d5c62daa0;  1 drivers
v0x555d5c6272f0_0 .net "cout", 3 0, L_0x555d5c62c130;  1 drivers
v0x555d5c6273d0_0 .net "cpl", 0 0, L_0x555d5c62d600;  1 drivers
v0x555d5c627470_0 .net "op1_A", 0 0, L_0x555d5c62c480;  1 drivers
v0x555d5c627540_0 .net "op2_B", 0 0, L_0x555d5c62cbe0;  1 drivers
v0x555d5c627610_0 .net "sign", 0 0, L_0x555d5c62d330;  alias, 1 drivers
v0x555d5c6276b0_0 .net "wire_compl1", 3 0, L_0x555d5c628220;  1 drivers
v0x555d5c6277a0_0 .net "zero", 0 0, L_0x555d5c62e5a0;  alias, 1 drivers
L_0x555d5c629300 .part L_0x555d5c6280a0, 0, 1;
L_0x555d5c6293a0 .part L_0x555d5c628430, 0, 1;
L_0x555d5c62a0d0 .part L_0x555d5c6280a0, 1, 1;
L_0x555d5c62a280 .part L_0x555d5c628430, 1, 1;
L_0x555d5c62a3b0 .part L_0x555d5c62c130, 0, 1;
L_0x555d5c62b0a0 .part L_0x555d5c6280a0, 2, 1;
L_0x555d5c62b290 .part L_0x555d5c628430, 2, 1;
L_0x555d5c62b330 .part L_0x555d5c62c130, 1, 1;
L_0x555d5c62c090 .concat8 [ 1 1 1 1], L_0x555d5c6290f0, L_0x555d5c629ec0, L_0x555d5c62ae90, L_0x555d5c62be80;
L_0x555d5c62c130 .concat8 [ 1 1 1 1], L_0x555d5c6285b0, L_0x555d5c629440, L_0x555d5c62a450, L_0x555d5c62b420;
L_0x555d5c62c230 .part L_0x555d5c6280a0, 3, 1;
L_0x555d5c62c3e0 .part L_0x555d5c628430, 3, 1;
L_0x555d5c62c4f0 .part L_0x555d5c62c130, 2, 1;
L_0x555d5c62c590 .part v0x555d5c627c90_0, 1, 1;
L_0x555d5c62c6d0 .part v0x555d5c627c90_0, 0, 1;
L_0x555d5c62c7e0 .part v0x555d5c627c90_0, 1, 1;
L_0x555d5c62cf20 .part v0x555d5c627c90_0, 1, 1;
L_0x555d5c62d290 .part v0x555d5c627c90_0, 0, 1;
L_0x555d5c62d6c0 .part v0x555d5c627c90_0, 1, 1;
L_0x555d5c62d890 .part v0x555d5c627c90_0, 0, 1;
L_0x555d5c62d330 .part L_0x555d5c62c090, 3, 1;
L_0x555d5c62dc30 .part L_0x555d5c62c130, 3, 1;
L_0x555d5c62dde0 .part L_0x555d5c62c090, 0, 1;
L_0x555d5c62df10 .part L_0x555d5c62c090, 1, 1;
L_0x555d5c62e0d0 .part L_0x555d5c62c090, 2, 1;
L_0x555d5c62e310 .part L_0x555d5c62c090, 3, 1;
S_0x555d5c617fa0 .scope module, "cal0" "cal" 3 14, 4 5 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x555d5c61a720_0 .net "a", 0 0, L_0x555d5c629300;  1 drivers
v0x555d5c61a830_0 .net "b", 0 0, L_0x555d5c6293a0;  1 drivers
v0x555d5c61a940_0 .net "c_in", 0 0, L_0x555d5c62daa0;  alias, 1 drivers
v0x555d5c61a9e0_0 .net "c_out", 0 0, L_0x555d5c6285b0;  1 drivers
v0x555d5c61aa80_0 .net "l", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
v0x555d5c61ab70_0 .net "out", 0 0, L_0x555d5c6290f0;  1 drivers
v0x555d5c61ac40_0 .net "out_cl", 0 0, v0x555d5c618a60_0;  1 drivers
v0x555d5c61ace0_0 .net "out_fa", 0 0, L_0x555d5c6286a0;  1 drivers
v0x555d5c61add0_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
S_0x555d5c618220 .scope module, "cl1" "cl" 4 10, 5 5 0, S_0x555d5c617fa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x555d5c628a60 .functor AND 1, L_0x555d5c629300, L_0x555d5c6293a0, C4<1>, C4<1>;
L_0x555d5c628f50 .functor OR 1, L_0x555d5c629300, L_0x555d5c6293a0, C4<0>, C4<0>;
L_0x555d5c628fc0 .functor XOR 1, L_0x555d5c629300, L_0x555d5c6293a0, C4<0>, C4<0>;
L_0x555d5c629030 .functor NOT 1, L_0x555d5c629300, C4<0>, C4<0>, C4<0>;
v0x555d5c618d10_0 .net "a", 0 0, L_0x555d5c629300;  alias, 1 drivers
v0x555d5c618df0_0 .net "b", 0 0, L_0x555d5c6293a0;  alias, 1 drivers
v0x555d5c618eb0_0 .net "out", 0 0, v0x555d5c618a60_0;  alias, 1 drivers
v0x555d5c618f50_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
v0x555d5c618ff0_0 .net "sa", 0 0, L_0x555d5c628a60;  1 drivers
v0x555d5c6190e0_0 .net "sn", 0 0, L_0x555d5c629030;  1 drivers
v0x555d5c6191b0_0 .net "so", 0 0, L_0x555d5c628f50;  1 drivers
v0x555d5c619280_0 .net "sx", 0 0, L_0x555d5c628fc0;  1 drivers
S_0x555d5c618480 .scope module, "mux1" "mux4_1" 5 17, 6 5 0, S_0x555d5c618220;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x555d5c618760_0 .net "a", 0 0, L_0x555d5c628a60;  alias, 1 drivers
v0x555d5c618840_0 .net "b", 0 0, L_0x555d5c628f50;  alias, 1 drivers
v0x555d5c618900_0 .net "c", 0 0, L_0x555d5c628fc0;  alias, 1 drivers
v0x555d5c6189a0_0 .net "d", 0 0, L_0x555d5c629030;  alias, 1 drivers
v0x555d5c618a60_0 .var "out", 0 0;
v0x555d5c618b70_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
E_0x555d5c5ace50/0 .event edge, v0x555d5c618b70_0, v0x555d5c6189a0_0, v0x555d5c618900_0, v0x555d5c618840_0;
E_0x555d5c5ace50/1 .event edge, v0x555d5c618760_0;
E_0x555d5c5ace50 .event/or E_0x555d5c5ace50/0, E_0x555d5c5ace50/1;
S_0x555d5c619380 .scope module, "fa1" "fa" 4 9, 7 4 0, S_0x555d5c617fa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f56bb28b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c6195d0_0 .net *"_s10", 0 0, L_0x7f56bb28b0a8;  1 drivers
v0x555d5c619690_0 .net *"_s11", 1 0, L_0x555d5c6289c0;  1 drivers
v0x555d5c619770_0 .net *"_s13", 1 0, L_0x555d5c628b70;  1 drivers
L_0x7f56bb28b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c619860_0 .net *"_s16", 0 0, L_0x7f56bb28b0f0;  1 drivers
v0x555d5c619940_0 .net *"_s17", 1 0, L_0x555d5c628ca0;  1 drivers
v0x555d5c619a70_0 .net *"_s3", 1 0, L_0x555d5c628790;  1 drivers
L_0x7f56bb28b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c619b50_0 .net *"_s6", 0 0, L_0x7f56bb28b060;  1 drivers
v0x555d5c619c30_0 .net *"_s7", 1 0, L_0x555d5c6288a0;  1 drivers
v0x555d5c619d10_0 .net "a", 0 0, L_0x555d5c629300;  alias, 1 drivers
v0x555d5c619db0_0 .net "b", 0 0, L_0x555d5c6293a0;  alias, 1 drivers
v0x555d5c619e80_0 .net "cin", 0 0, L_0x555d5c62daa0;  alias, 1 drivers
v0x555d5c619f20_0 .net "cout", 0 0, L_0x555d5c6285b0;  alias, 1 drivers
v0x555d5c619fc0_0 .net "sum", 0 0, L_0x555d5c6286a0;  alias, 1 drivers
L_0x555d5c6285b0 .part L_0x555d5c628ca0, 1, 1;
L_0x555d5c6286a0 .part L_0x555d5c628ca0, 0, 1;
L_0x555d5c628790 .concat [ 1 1 0 0], L_0x555d5c629300, L_0x7f56bb28b060;
L_0x555d5c6288a0 .concat [ 1 1 0 0], L_0x555d5c6293a0, L_0x7f56bb28b0a8;
L_0x555d5c6289c0 .arith/sum 2, L_0x555d5c628790, L_0x555d5c6288a0;
L_0x555d5c628b70 .concat [ 1 1 0 0], L_0x555d5c62daa0, L_0x7f56bb28b0f0;
L_0x555d5c628ca0 .arith/sum 2, L_0x555d5c6289c0, L_0x555d5c628b70;
S_0x555d5c61a150 .scope module, "mux2" "mux2_1" 4 12, 8 1 0, S_0x555d5c617fa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x555d5c61a370_0 .net "a", 0 0, L_0x555d5c6286a0;  alias, 1 drivers
v0x555d5c61a440_0 .net "b", 0 0, v0x555d5c618a60_0;  alias, 1 drivers
v0x555d5c61a530_0 .net "out", 0 0, L_0x555d5c6290f0;  alias, 1 drivers
v0x555d5c61a5d0_0 .net "s", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
L_0x555d5c6290f0 .functor MUXZ 1, L_0x555d5c6286a0, v0x555d5c618a60_0, v0x555d5c627bf0_0, C4<>;
S_0x555d5c61aeb0 .scope module, "cal1" "cal" 3 15, 4 5 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x555d5c61d770_0 .net "a", 0 0, L_0x555d5c62a0d0;  1 drivers
v0x555d5c61d880_0 .net "b", 0 0, L_0x555d5c62a280;  1 drivers
v0x555d5c61d990_0 .net "c_in", 0 0, L_0x555d5c62a3b0;  1 drivers
v0x555d5c61da30_0 .net "c_out", 0 0, L_0x555d5c629440;  1 drivers
v0x555d5c61dad0_0 .net "l", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
v0x555d5c61dbc0_0 .net "out", 0 0, L_0x555d5c629ec0;  1 drivers
v0x555d5c61dc60_0 .net "out_cl", 0 0, v0x555d5c61b970_0;  1 drivers
v0x555d5c61dd00_0 .net "out_fa", 0 0, L_0x555d5c6294e0;  1 drivers
v0x555d5c61ddf0_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
S_0x555d5c61b150 .scope module, "cl1" "cl" 4 10, 5 5 0, S_0x555d5c61aeb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x555d5c629870 .functor AND 1, L_0x555d5c62a0d0, L_0x555d5c62a280, C4<1>, C4<1>;
L_0x555d5c629d20 .functor OR 1, L_0x555d5c62a0d0, L_0x555d5c62a280, C4<0>, C4<0>;
L_0x555d5c629d90 .functor XOR 1, L_0x555d5c62a0d0, L_0x555d5c62a280, C4<0>, C4<0>;
L_0x555d5c629e00 .functor NOT 1, L_0x555d5c62a0d0, C4<0>, C4<0>, C4<0>;
v0x555d5c61bc40_0 .net "a", 0 0, L_0x555d5c62a0d0;  alias, 1 drivers
v0x555d5c61bd20_0 .net "b", 0 0, L_0x555d5c62a280;  alias, 1 drivers
v0x555d5c61bde0_0 .net "out", 0 0, v0x555d5c61b970_0;  alias, 1 drivers
v0x555d5c61beb0_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
v0x555d5c61bfe0_0 .net "sa", 0 0, L_0x555d5c629870;  1 drivers
v0x555d5c61c080_0 .net "sn", 0 0, L_0x555d5c629e00;  1 drivers
v0x555d5c61c150_0 .net "so", 0 0, L_0x555d5c629d20;  1 drivers
v0x555d5c61c220_0 .net "sx", 0 0, L_0x555d5c629d90;  1 drivers
S_0x555d5c61b390 .scope module, "mux1" "mux4_1" 5 17, 6 5 0, S_0x555d5c61b150;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x555d5c61b670_0 .net "a", 0 0, L_0x555d5c629870;  alias, 1 drivers
v0x555d5c61b750_0 .net "b", 0 0, L_0x555d5c629d20;  alias, 1 drivers
v0x555d5c61b810_0 .net "c", 0 0, L_0x555d5c629d90;  alias, 1 drivers
v0x555d5c61b8b0_0 .net "d", 0 0, L_0x555d5c629e00;  alias, 1 drivers
v0x555d5c61b970_0 .var "out", 0 0;
v0x555d5c61ba80_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
E_0x555d5c5fb790/0 .event edge, v0x555d5c618b70_0, v0x555d5c61b8b0_0, v0x555d5c61b810_0, v0x555d5c61b750_0;
E_0x555d5c5fb790/1 .event edge, v0x555d5c61b670_0;
E_0x555d5c5fb790 .event/or E_0x555d5c5fb790/0, E_0x555d5c5fb790/1;
S_0x555d5c61c320 .scope module, "fa1" "fa" 4 9, 7 4 0, S_0x555d5c61aeb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f56bb28b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c61c570_0 .net *"_s10", 0 0, L_0x7f56bb28b180;  1 drivers
v0x555d5c61c650_0 .net *"_s11", 1 0, L_0x555d5c6297d0;  1 drivers
v0x555d5c61c730_0 .net *"_s13", 1 0, L_0x555d5c629980;  1 drivers
L_0x7f56bb28b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c61c820_0 .net *"_s16", 0 0, L_0x7f56bb28b1c8;  1 drivers
v0x555d5c61c900_0 .net *"_s17", 1 0, L_0x555d5c629b00;  1 drivers
v0x555d5c61ca30_0 .net *"_s3", 1 0, L_0x555d5c629580;  1 drivers
L_0x7f56bb28b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c61cb10_0 .net *"_s6", 0 0, L_0x7f56bb28b138;  1 drivers
v0x555d5c61cbf0_0 .net *"_s7", 1 0, L_0x555d5c6296e0;  1 drivers
v0x555d5c61ccd0_0 .net "a", 0 0, L_0x555d5c62a0d0;  alias, 1 drivers
v0x555d5c61ce00_0 .net "b", 0 0, L_0x555d5c62a280;  alias, 1 drivers
v0x555d5c61ced0_0 .net "cin", 0 0, L_0x555d5c62a3b0;  alias, 1 drivers
v0x555d5c61cf70_0 .net "cout", 0 0, L_0x555d5c629440;  alias, 1 drivers
v0x555d5c61d010_0 .net "sum", 0 0, L_0x555d5c6294e0;  alias, 1 drivers
L_0x555d5c629440 .part L_0x555d5c629b00, 1, 1;
L_0x555d5c6294e0 .part L_0x555d5c629b00, 0, 1;
L_0x555d5c629580 .concat [ 1 1 0 0], L_0x555d5c62a0d0, L_0x7f56bb28b138;
L_0x555d5c6296e0 .concat [ 1 1 0 0], L_0x555d5c62a280, L_0x7f56bb28b180;
L_0x555d5c6297d0 .arith/sum 2, L_0x555d5c629580, L_0x555d5c6296e0;
L_0x555d5c629980 .concat [ 1 1 0 0], L_0x555d5c62a3b0, L_0x7f56bb28b1c8;
L_0x555d5c629b00 .arith/sum 2, L_0x555d5c6297d0, L_0x555d5c629980;
S_0x555d5c61d1a0 .scope module, "mux2" "mux2_1" 4 12, 8 1 0, S_0x555d5c61aeb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x555d5c61d3c0_0 .net "a", 0 0, L_0x555d5c6294e0;  alias, 1 drivers
v0x555d5c61d490_0 .net "b", 0 0, v0x555d5c61b970_0;  alias, 1 drivers
v0x555d5c61d580_0 .net "out", 0 0, L_0x555d5c629ec0;  alias, 1 drivers
v0x555d5c61d620_0 .net "s", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
L_0x555d5c629ec0 .functor MUXZ 1, L_0x555d5c6294e0, v0x555d5c61b970_0, v0x555d5c627bf0_0, C4<>;
S_0x555d5c61df80 .scope module, "cal2" "cal" 3 16, 4 5 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x555d5c6208e0_0 .net "a", 0 0, L_0x555d5c62b0a0;  1 drivers
v0x555d5c6209a0_0 .net "b", 0 0, L_0x555d5c62b290;  1 drivers
v0x555d5c620ab0_0 .net "c_in", 0 0, L_0x555d5c62b330;  1 drivers
v0x555d5c620b50_0 .net "c_out", 0 0, L_0x555d5c62a450;  1 drivers
v0x555d5c620bf0_0 .net "l", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
v0x555d5c620ce0_0 .net "out", 0 0, L_0x555d5c62ae90;  1 drivers
v0x555d5c620d80_0 .net "out_cl", 0 0, v0x555d5c61eab0_0;  1 drivers
v0x555d5c620e20_0 .net "out_fa", 0 0, L_0x555d5c62a4f0;  1 drivers
v0x555d5c620f10_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
S_0x555d5c61e1b0 .scope module, "cl1" "cl" 4 10, 5 5 0, S_0x555d5c61df80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x555d5c62a800 .functor AND 1, L_0x555d5c62b0a0, L_0x555d5c62b290, C4<1>, C4<1>;
L_0x555d5c62acf0 .functor OR 1, L_0x555d5c62b0a0, L_0x555d5c62b290, C4<0>, C4<0>;
L_0x555d5c62ad60 .functor XOR 1, L_0x555d5c62b0a0, L_0x555d5c62b290, C4<0>, C4<0>;
L_0x555d5c62add0 .functor NOT 1, L_0x555d5c62b0a0, C4<0>, C4<0>, C4<0>;
v0x555d5c61ed80_0 .net "a", 0 0, L_0x555d5c62b0a0;  alias, 1 drivers
v0x555d5c61ee60_0 .net "b", 0 0, L_0x555d5c62b290;  alias, 1 drivers
v0x555d5c61ef20_0 .net "out", 0 0, v0x555d5c61eab0_0;  alias, 1 drivers
v0x555d5c61eff0_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
v0x555d5c61f090_0 .net "sa", 0 0, L_0x555d5c62a800;  1 drivers
v0x555d5c61f180_0 .net "sn", 0 0, L_0x555d5c62add0;  1 drivers
v0x555d5c61f250_0 .net "so", 0 0, L_0x555d5c62acf0;  1 drivers
v0x555d5c61f320_0 .net "sx", 0 0, L_0x555d5c62ad60;  1 drivers
S_0x555d5c61e420 .scope module, "mux1" "mux4_1" 5 17, 6 5 0, S_0x555d5c61e1b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x555d5c61e780_0 .net "a", 0 0, L_0x555d5c62a800;  alias, 1 drivers
v0x555d5c61e860_0 .net "b", 0 0, L_0x555d5c62acf0;  alias, 1 drivers
v0x555d5c61e920_0 .net "c", 0 0, L_0x555d5c62ad60;  alias, 1 drivers
v0x555d5c61e9f0_0 .net "d", 0 0, L_0x555d5c62add0;  alias, 1 drivers
v0x555d5c61eab0_0 .var "out", 0 0;
v0x555d5c61ebc0_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
E_0x555d5c61e6f0/0 .event edge, v0x555d5c618b70_0, v0x555d5c61e9f0_0, v0x555d5c61e920_0, v0x555d5c61e860_0;
E_0x555d5c61e6f0/1 .event edge, v0x555d5c61e780_0;
E_0x555d5c61e6f0 .event/or E_0x555d5c61e6f0/0, E_0x555d5c61e6f0/1;
S_0x555d5c61f420 .scope module, "fa1" "fa" 4 9, 7 4 0, S_0x555d5c61df80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f56bb28b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c61f670_0 .net *"_s10", 0 0, L_0x7f56bb28b258;  1 drivers
v0x555d5c61f750_0 .net *"_s11", 1 0, L_0x555d5c62a760;  1 drivers
v0x555d5c61f830_0 .net *"_s13", 1 0, L_0x555d5c62a8c0;  1 drivers
L_0x7f56bb28b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c61f920_0 .net *"_s16", 0 0, L_0x7f56bb28b2a0;  1 drivers
v0x555d5c61fa00_0 .net *"_s17", 1 0, L_0x555d5c62aa40;  1 drivers
v0x555d5c61fb30_0 .net *"_s3", 1 0, L_0x555d5c62a590;  1 drivers
L_0x7f56bb28b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c61fc10_0 .net *"_s6", 0 0, L_0x7f56bb28b210;  1 drivers
v0x555d5c61fcf0_0 .net *"_s7", 1 0, L_0x555d5c62a630;  1 drivers
v0x555d5c61fdd0_0 .net "a", 0 0, L_0x555d5c62b0a0;  alias, 1 drivers
v0x555d5c61ff00_0 .net "b", 0 0, L_0x555d5c62b290;  alias, 1 drivers
v0x555d5c61ffd0_0 .net "cin", 0 0, L_0x555d5c62b330;  alias, 1 drivers
v0x555d5c620070_0 .net "cout", 0 0, L_0x555d5c62a450;  alias, 1 drivers
v0x555d5c620110_0 .net "sum", 0 0, L_0x555d5c62a4f0;  alias, 1 drivers
L_0x555d5c62a450 .part L_0x555d5c62aa40, 1, 1;
L_0x555d5c62a4f0 .part L_0x555d5c62aa40, 0, 1;
L_0x555d5c62a590 .concat [ 1 1 0 0], L_0x555d5c62b0a0, L_0x7f56bb28b210;
L_0x555d5c62a630 .concat [ 1 1 0 0], L_0x555d5c62b290, L_0x7f56bb28b258;
L_0x555d5c62a760 .arith/sum 2, L_0x555d5c62a590, L_0x555d5c62a630;
L_0x555d5c62a8c0 .concat [ 1 1 0 0], L_0x555d5c62b330, L_0x7f56bb28b2a0;
L_0x555d5c62aa40 .arith/sum 2, L_0x555d5c62a760, L_0x555d5c62a8c0;
S_0x555d5c6202a0 .scope module, "mux2" "mux2_1" 4 12, 8 1 0, S_0x555d5c61df80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x555d5c6204c0_0 .net "a", 0 0, L_0x555d5c62a4f0;  alias, 1 drivers
v0x555d5c620590_0 .net "b", 0 0, v0x555d5c61eab0_0;  alias, 1 drivers
v0x555d5c620680_0 .net "out", 0 0, L_0x555d5c62ae90;  alias, 1 drivers
v0x555d5c620720_0 .net "s", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
L_0x555d5c62ae90 .functor MUXZ 1, L_0x555d5c62a4f0, v0x555d5c61eab0_0, v0x555d5c627bf0_0, C4<>;
S_0x555d5c6210a0 .scope module, "cal3" "cal" 3 17, 4 5 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x555d5c6238d0_0 .net "a", 0 0, L_0x555d5c62c230;  1 drivers
v0x555d5c6239e0_0 .net "b", 0 0, L_0x555d5c62c3e0;  1 drivers
v0x555d5c623af0_0 .net "c_in", 0 0, L_0x555d5c62c4f0;  1 drivers
v0x555d5c623b90_0 .net "c_out", 0 0, L_0x555d5c62b420;  1 drivers
v0x555d5c623c30_0 .net "l", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
v0x555d5c623d20_0 .net "out", 0 0, L_0x555d5c62be80;  1 drivers
v0x555d5c623dc0_0 .net "out_cl", 0 0, v0x555d5c621bc0_0;  1 drivers
v0x555d5c623e60_0 .net "out_fa", 0 0, L_0x555d5c62b4c0;  1 drivers
v0x555d5c623f50_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
S_0x555d5c6212d0 .scope module, "cl1" "cl" 4 10, 5 5 0, S_0x555d5c6210a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x555d5c62b830 .functor AND 1, L_0x555d5c62c230, L_0x555d5c62c3e0, C4<1>, C4<1>;
L_0x555d5c62bce0 .functor OR 1, L_0x555d5c62c230, L_0x555d5c62c3e0, C4<0>, C4<0>;
L_0x555d5c62bd50 .functor XOR 1, L_0x555d5c62c230, L_0x555d5c62c3e0, C4<0>, C4<0>;
L_0x555d5c62bdc0 .functor NOT 1, L_0x555d5c62c230, C4<0>, C4<0>, C4<0>;
v0x555d5c621e90_0 .net "a", 0 0, L_0x555d5c62c230;  alias, 1 drivers
v0x555d5c621f70_0 .net "b", 0 0, L_0x555d5c62c3e0;  alias, 1 drivers
v0x555d5c622030_0 .net "out", 0 0, v0x555d5c621bc0_0;  alias, 1 drivers
v0x555d5c622100_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
v0x555d5c6221a0_0 .net "sa", 0 0, L_0x555d5c62b830;  1 drivers
v0x555d5c622290_0 .net "sn", 0 0, L_0x555d5c62bdc0;  1 drivers
v0x555d5c622360_0 .net "so", 0 0, L_0x555d5c62bce0;  1 drivers
v0x555d5c622430_0 .net "sx", 0 0, L_0x555d5c62bd50;  1 drivers
S_0x555d5c621530 .scope module, "mux1" "mux4_1" 5 17, 6 5 0, S_0x555d5c6212d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x555d5c621890_0 .net "a", 0 0, L_0x555d5c62b830;  alias, 1 drivers
v0x555d5c621970_0 .net "b", 0 0, L_0x555d5c62bce0;  alias, 1 drivers
v0x555d5c621a30_0 .net "c", 0 0, L_0x555d5c62bd50;  alias, 1 drivers
v0x555d5c621b00_0 .net "d", 0 0, L_0x555d5c62bdc0;  alias, 1 drivers
v0x555d5c621bc0_0 .var "out", 0 0;
v0x555d5c621cd0_0 .net "s", 1 0, v0x555d5c627c90_0;  alias, 1 drivers
E_0x555d5c621800/0 .event edge, v0x555d5c618b70_0, v0x555d5c621b00_0, v0x555d5c621a30_0, v0x555d5c621970_0;
E_0x555d5c621800/1 .event edge, v0x555d5c621890_0;
E_0x555d5c621800 .event/or E_0x555d5c621800/0, E_0x555d5c621800/1;
S_0x555d5c622530 .scope module, "fa1" "fa" 4 9, 7 4 0, S_0x555d5c6210a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f56bb28b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c622780_0 .net *"_s10", 0 0, L_0x7f56bb28b330;  1 drivers
v0x555d5c622860_0 .net *"_s11", 1 0, L_0x555d5c62b790;  1 drivers
v0x555d5c622940_0 .net *"_s13", 1 0, L_0x555d5c62b940;  1 drivers
L_0x7f56bb28b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c622a30_0 .net *"_s16", 0 0, L_0x7f56bb28b378;  1 drivers
v0x555d5c622b10_0 .net *"_s17", 1 0, L_0x555d5c62bac0;  1 drivers
v0x555d5c622c40_0 .net *"_s3", 1 0, L_0x555d5c62b5b0;  1 drivers
L_0x7f56bb28b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d5c622d20_0 .net *"_s6", 0 0, L_0x7f56bb28b2e8;  1 drivers
v0x555d5c622e00_0 .net *"_s7", 1 0, L_0x555d5c62b6a0;  1 drivers
v0x555d5c622ee0_0 .net "a", 0 0, L_0x555d5c62c230;  alias, 1 drivers
v0x555d5c622f80_0 .net "b", 0 0, L_0x555d5c62c3e0;  alias, 1 drivers
v0x555d5c623050_0 .net "cin", 0 0, L_0x555d5c62c4f0;  alias, 1 drivers
v0x555d5c6230f0_0 .net "cout", 0 0, L_0x555d5c62b420;  alias, 1 drivers
v0x555d5c623190_0 .net "sum", 0 0, L_0x555d5c62b4c0;  alias, 1 drivers
L_0x555d5c62b420 .part L_0x555d5c62bac0, 1, 1;
L_0x555d5c62b4c0 .part L_0x555d5c62bac0, 0, 1;
L_0x555d5c62b5b0 .concat [ 1 1 0 0], L_0x555d5c62c230, L_0x7f56bb28b2e8;
L_0x555d5c62b6a0 .concat [ 1 1 0 0], L_0x555d5c62c3e0, L_0x7f56bb28b330;
L_0x555d5c62b790 .arith/sum 2, L_0x555d5c62b5b0, L_0x555d5c62b6a0;
L_0x555d5c62b940 .concat [ 1 1 0 0], L_0x555d5c62c4f0, L_0x7f56bb28b378;
L_0x555d5c62bac0 .arith/sum 2, L_0x555d5c62b790, L_0x555d5c62b940;
S_0x555d5c623320 .scope module, "mux2" "mux2_1" 4 12, 8 1 0, S_0x555d5c6210a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x555d5c623540_0 .net "a", 0 0, L_0x555d5c62b4c0;  alias, 1 drivers
v0x555d5c623610_0 .net "b", 0 0, v0x555d5c621bc0_0;  alias, 1 drivers
v0x555d5c623700_0 .net "out", 0 0, L_0x555d5c62be80;  alias, 1 drivers
v0x555d5c6237a0_0 .net "s", 0 0, v0x555d5c627bf0_0;  alias, 1 drivers
L_0x555d5c62be80 .functor MUXZ 1, L_0x555d5c62b4c0, v0x555d5c621bc0_0, v0x555d5c627bf0_0, C4<>;
S_0x555d5c6240e0 .scope module, "compl1_alu" "compl1" 3 12, 9 6 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Sal"
    .port_info 1 /INPUT 4 "Ent"
    .port_info 2 /INPUT 1 "cpl"
L_0x555d5c628310 .functor NOT 4, L_0x555d5c628220, C4<0000>, C4<0000>, C4<0000>;
v0x555d5c624320_0 .net "Ent", 3 0, L_0x555d5c628220;  alias, 1 drivers
v0x555d5c624420_0 .net "Sal", 3 0, L_0x555d5c628430;  alias, 1 drivers
v0x555d5c624500_0 .net *"_s0", 3 0, L_0x555d5c628310;  1 drivers
v0x555d5c6245c0_0 .net "cpl", 0 0, L_0x555d5c62d600;  alias, 1 drivers
L_0x555d5c628430 .functor MUXZ 4, L_0x555d5c628220, L_0x555d5c628310, L_0x555d5c62d600, C4<>;
S_0x555d5c624700 .scope module, "mux_Alu1" "mux2_4" 3 10, 10 1 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_0x7f56bb28b018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555d5c624940_0 .net "a", 3 0, L_0x7f56bb28b018;  1 drivers
v0x555d5c624a20_0 .net "b", 3 0, v0x555d5c627a90_0;  alias, 1 drivers
v0x555d5c624b00_0 .net "out", 3 0, L_0x555d5c6280a0;  alias, 1 drivers
v0x555d5c624bf0_0 .net "s", 0 0, L_0x555d5c62c480;  alias, 1 drivers
L_0x555d5c6280a0 .functor MUXZ 4, L_0x7f56bb28b018, v0x555d5c627a90_0, L_0x555d5c62c480, C4<>;
S_0x555d5c624d60 .scope module, "mux_Alu2" "mux2_4" 3 11, 10 1 0, S_0x555d5c617c90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
v0x555d5c624fa0_0 .net "a", 3 0, v0x555d5c627a90_0;  alias, 1 drivers
v0x555d5c6250b0_0 .net "b", 3 0, v0x555d5c627b50_0;  alias, 1 drivers
v0x555d5c625170_0 .net "out", 3 0, L_0x555d5c628220;  alias, 1 drivers
v0x555d5c625270_0 .net "s", 0 0, L_0x555d5c62cbe0;  alias, 1 drivers
L_0x555d5c628220 .functor MUXZ 4, v0x555d5c627a90_0, v0x555d5c627b50_0, L_0x555d5c62cbe0, C4<>;
    .scope S_0x555d5c618480;
T_1 ;
    %wait E_0x555d5c5ace50;
    %load/vec4 v0x555d5c618b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555d5c618a60_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x555d5c618760_0;
    %store/vec4 v0x555d5c618a60_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x555d5c618840_0;
    %store/vec4 v0x555d5c618a60_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x555d5c618900_0;
    %store/vec4 v0x555d5c618a60_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x555d5c6189a0_0;
    %store/vec4 v0x555d5c618a60_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555d5c61b390;
T_2 ;
    %wait E_0x555d5c5fb790;
    %load/vec4 v0x555d5c61ba80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555d5c61b970_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x555d5c61b670_0;
    %store/vec4 v0x555d5c61b970_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x555d5c61b750_0;
    %store/vec4 v0x555d5c61b970_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x555d5c61b810_0;
    %store/vec4 v0x555d5c61b970_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x555d5c61b8b0_0;
    %store/vec4 v0x555d5c61b970_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555d5c61e420;
T_3 ;
    %wait E_0x555d5c61e6f0;
    %load/vec4 v0x555d5c61ebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555d5c61eab0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x555d5c61e780_0;
    %store/vec4 v0x555d5c61eab0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x555d5c61e860_0;
    %store/vec4 v0x555d5c61eab0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x555d5c61e920_0;
    %store/vec4 v0x555d5c61eab0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x555d5c61e9f0_0;
    %store/vec4 v0x555d5c61eab0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555d5c621530;
T_4 ;
    %wait E_0x555d5c621800;
    %load/vec4 v0x555d5c621cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555d5c621bc0_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x555d5c621890_0;
    %store/vec4 v0x555d5c621bc0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x555d5c621970_0;
    %store/vec4 v0x555d5c621bc0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x555d5c621a30_0;
    %store/vec4 v0x555d5c621bc0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x555d5c621b00_0;
    %store/vec4 v0x555d5c621bc0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555d5c5ec3e0;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d5c627990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d5c627bf0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555d5c627c90_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555d5c627a90_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555d5c627b50_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x555d5c5e7580;
    %join;
    %load/vec4 v0x555d5c627b50_0;
    %addi 1, 0, 4;
    %store/vec4 v0x555d5c627b50_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x555d5c627a90_0;
    %addi 1, 0, 4;
    %store/vec4 v0x555d5c627a90_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x555d5c627c90_0;
    %addi 1, 0, 2;
    %store/vec4 v0x555d5c627c90_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x555d5c627bf0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x555d5c627bf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 40 "$display", "Encontradas %d operaciones erroneas", v0x555d5c627990_0 {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb_v2.v";
    "alu.v";
    "cal.v";
    "cl.v";
    "mux4_1.v";
    "full-adder.v";
    "mux2_1.v";
    "compl1.v";
    "mux2_4.v";
