
Info: Device 'MPF300TS_ES' requires Two-port LSRAM cells with Read-width > 20 to be remapped 
      Two-port LSRAM instances with Read-width > 20:                     10
      Two-port LSRAM instances with Read-width > 20 and a single clock:   2
      Two-port LSRAM instances with read-width > 20 and two clocks:       8
      Number of AND gates inserted:                                       0
      Number of LSRAM cells inserted:                                     8

Info: Following Two-port LSRAM instances with Read-width > 20 and a single clock were remapped: 
      Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 
      Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 

Info: Following Two-port LSRAM instances with Read-width > 20 and two clocks were remapped: 
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0
      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1

Info: [127205812]:  CMPPF_148: Added 'ADLIB:CLKINT' instance type after 'Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_INT' instance type before pin 'Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:CRN_INT' instance type before pin 'Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:REF_CLK_0'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:CRN_INT' instance type before pin 'Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:REF_CLK_0'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_INT' instance type before pin 'Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:CRN_INT' instance type before pin 'Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:REF_CLK_0'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:ICB_CLKINT' instance type before pin 'Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A'.
Info: [127205813]:  CMPPF_149: Added 'ADLIB:CRN_INT' instance type before pin 'Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0'.
Warning: [127205465]:  CMPPF_007: Top level port BTN_2 is not connected to any I/O pad. Check whether I/O buffer insertion is disabled in Synthesis or whether Block Flow is enabled.
Warning: [127205465]:  CMPPF_007: Top level port BTN_3 is not connected to any I/O pad. Check whether I/O buffer insertion is disabled in Synthesis or whether Block Flow is enabled.
Warning: [127205465]:  CMPPF_007: Top level port BTN_4 is not connected to any I/O pad. Check whether I/O buffer insertion is disabled in Synthesis or whether Block Flow is enabled.

===============================================================================.

Info: Global design data: 
      Total globals:                       23 
      Globals that cannot be demoted:      8 
      Globals considered for demotion:     15 


Info: List of globals that cannot be demoted: 
    CLK    ASYN   DATA   Instance Name 
    ---    ----   ----   ------------- 
    45466  0      0      'Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0' 
    3783   0      0      'Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0' 
    1046   0      0      'Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4' 
    78     0      0      'Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9' 
    6      0      0      'Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0' 
    0      0      12     'Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0' 
    0      0      4      'Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT' 
    0      0      1      'Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0' 

Info: List of globals considered for demotion: 
    CLK    ASYN   DATA   Instance Name 
    ---    ----   ----   ------------- 
    0      0      9345   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]' 
    0      0      9345   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]' 
    0      0      9345   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]' 
    0      0      9345   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]' 
    0      0      7283   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]' 
    0      0      7283   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]' 
    0      0      7283   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]' 
    0      0      7283   'AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]' 
    0      6155   0      'Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]' 
    251    0      0      'I_1' 
    2      0      12     'I_2' 
    0      3487   0      'Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8' 
    0      1341   0      'Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N_RNI3DRB' 
    0      989    0      'Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]' 
    0      878    0      'Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]' 

Info: Demotion information: 
      Disconnected 12 data pins from global 'I_2'. This behavior is controlled by the 'Minimum fanout of non-clock nets to be kept on globals' threshold in the tool options for the Synthesize step. Typically, the low-skew global resources are used for clock and reset nets. When using global resources for data nets, consider the data path effect of global insertion delay and added buffer delay when the net drives carry chain logic.
Info: [127205381]:  CMPPF_302: Added 0 row global instances.
Info: [127205382]:  CMPPF_303: Deleted 0 global instances.

===============================================================================.

Info: Device 'MPF300TS_ES' requires fabric generated global resources driven from the fabric to be gated by the 'INIT:FABRIC_POR_N' signal 
    Chip globals:                  15 
    Row globals:                   0 
    Number of AND2 gates inserted: 15 
Info: Chip global resources driven by the following fabric instances were gated by the 'INIT:FABRIC_POR_N' signal: 
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX[4]
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX[6]
    Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep[1]
    Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N
    Transceiver_Main_0/Synchronizer_0_3/Chain_rep[1]
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX[3]
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX[4]
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX[3]
    INBUF_DIFF_0_0/U_IOP
    Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX[5]
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX[5]
    AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX[6]
    FTDI_CLK_ibuf/U_IOIN
    Clock_Reset_0/Synchronizer_0/Chain_rep[1]
Info: The following net is being driven by 'INIT:FABRIC_POR_N'.  Your design may encounter a race condition in case this cone of logic belongs to a clock domain that is also gated by 'INIT:FABRIC_POR_N'.  If so, Microsemi recommends that the net be driven by 'INIT:GPIO_ACTIVE' or 'INIT:HSIO_ACTIVE' instead.
    Clock_Reset_0/CORERESET_PF_C0_0_PLL_POWERDOWN_B
Info: read prtition file C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/designer/Top/Top.nmatinit.pdc.
INFO: Reading Partition PDC file C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/designer/Top/Top.nmatinit.pdc. 0 error(s) and 0 warning(s)
