<stg><name>selectLayer</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="!0"/>
<literal name="layer_read" val="!7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="14" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %layer_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %load_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load_flag

]]></Node>
<StgValue><ssdm name="load_flag_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
:3 %switch_ln233 = switch i4 %layer_read, void, i4 0, void, i4 7, void

]]></Node>
<StgValue><ssdm name="switch_ln233"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:0 %call_ln241 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 114688

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:0 %call_ln235 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 0

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="!0"/>
<literal name="layer_read" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:2 %shl_ln247_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %layer_read, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln247_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="!0"/>
<literal name="layer_read" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="18">
<![CDATA[
:3 %zext_ln247_1 = zext i18 %shl_ln247_1

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="!0"/>
<literal name="layer_read" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:4 %call_ln247 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="call_ln247"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:0 %call_ln241 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 114688

]]></Node>
<StgValue><ssdm name="call_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:1 %call_ln242 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 114688

]]></Node>
<StgValue><ssdm name="call_ln242"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:1 %call_ln242 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 114688

]]></Node>
<StgValue><ssdm name="call_ln242"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2 %call_ln243 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 98304

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2 %call_ln243 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 98304

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln244 = br void

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2 %call_ln237 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 0

]]></Node>
<StgValue><ssdm name="call_ln237"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln238 = br void

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="!0"/>
<literal name="layer_read" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:20 %call_ln249 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 %sext_ln249_1

]]></Node>
<StgValue><ssdm name="call_ln249"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_read" val="!0"/>
<literal name="layer_read" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
:0 %ret_ln251 = ret

]]></Node>
<StgValue><ssdm name="ret_ln251"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="35" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:0 %call_ln235 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 0

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="36" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:1 %call_ln236 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 16384

]]></Node>
<StgValue><ssdm name="call_ln236"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="37" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:1 %call_ln236 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 16384

]]></Node>
<StgValue><ssdm name="call_ln236"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="38" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2 %call_ln237 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 0

]]></Node>
<StgValue><ssdm name="call_ln237"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="39" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:4 %call_ln247 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="call_ln247"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="40" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:0 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %layer_read, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="41" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="16">
<![CDATA[
:1 %zext_ln247 = zext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="42" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %add_ln248 = add i16 %shl_ln, i16 4096

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="43" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln248, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:7 %shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %tmp, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="21" op_0_bw="18">
<![CDATA[
:8 %zext_ln248 = zext i18 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:9 %call_ln248 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 %zext_ln248

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %add_ln249 = add i17 %zext_ln247, i17 126976

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:11 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln249, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %sub_ln249 = sub i16 4096, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln249"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln249_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln249, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln249_1"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln249 = sext i12 %trunc_ln249_1

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15 %sub_ln249_1 = sub i13 0, i13 %sext_ln249

]]></Node>
<StgValue><ssdm name="sub_ln249_1"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln249_2 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %add_ln249, i32 4, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln249_2"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:17 %select_ln249 = select i1 %tmp_1, i13 %sub_ln249_1, i13 %trunc_ln249_2

]]></Node>
<StgValue><ssdm name="select_ln249"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:9 %call_ln248 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 %zext_ln248

]]></Node>
<StgValue><ssdm name="call_ln248"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
:18 %tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %select_ln249, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="19">
<![CDATA[
:19 %sext_ln249_1 = sext i19 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln249_1"/></StgValue>
</operation>

<operation id="58" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21" op_20_bw="0" op_21_bw="0">
<![CDATA[
:20 %call_ln249 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 %sext_ln249_1

]]></Node>
<StgValue><ssdm name="call_ln249"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
