-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Tue Jul 20 22:23:11 CEST 2021                       

Solution Settings: reg.v3
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/reg.cpp
      $PROJECT_HOME/reg.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/tb.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /reg/core                          12       3          1            1  0          
    Design Total:                      12       3          1            1  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /reg/core                
    
  I/O Data Ranges
    Port                   Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------------- ---- -------- --------- --------- ------- -------- --------
    clk                    IN   Unsigned         1                                     
    rst                    IN   Unsigned         1                                     
    data_in:rsc.dat        IN   Unsigned        16                                     
    addr_in:rsc.dat        IN   Unsigned         5                                     
    addr_out:rsc.dat       IN   Unsigned         5                                     
    write:rsc.dat          IN   Unsigned         1                                     
    data_in:rsc.triosy.lz  OUT  Unsigned         1                                     
    data_out:rsc.dat       OUT  Unsigned        16                                     
    data_out:rsc.triosy.lz OUT  Unsigned         1                                     
    addr_in:rsc.triosy.lz  OUT  Unsigned         1                                     
    addr_out:rsc.triosy.lz OUT  Unsigned         1                                     
    write:rsc.triosy.lz    OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /reg/core/reg#1:rsc
      Memory Component: RAM_dualRW                   Size:         32 x 16
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable        Indices Phys Memory Address      
      --------------- ------- ------------------------
      /reg/core/reg#1    0:15 0000001f-00000000 (31-0) 
      
    Resource Name: /reg/data_in:rsc
      Memory Component: ccs_in                       Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /reg/data_in    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /reg/data_out:rsc
      Memory Component: ccs_out                      Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /reg/data_out    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /reg/addr_in:rsc
      Memory Component: ccs_in                       Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /reg/addr_in     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /reg/addr_out:rsc
      Memory Component: ccs_in                       Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /reg/addr_out     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /reg/write:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /reg/write     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process   Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    --------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /reg/core core:rlp           Infinite       1            5  50.00 ns                       
    /reg/core  main              Infinite       4            4  40.00 ns            1          
    
  Loop Execution Profile
    Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------- ---------------- ------------ -------------------------- ----------------- --------
    /reg/core core:rlp                   1                       20.00                1           
    /reg/core  main                      4                       80.00                1           
    
  End of Report
