
*** Running vivado
    with args -log DISPENSADORA_REFRESCOS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DISPENSADORA_REFRESCOS.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source DISPENSADORA_REFRESCOS.tcl -notrace
Command: synth_design -top DISPENSADORA_REFRESCOS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19136
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DISPENSADORA_REFRESCOS' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:25]
INFO: [Synth 8-3491] module 'prescaler' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/prescaler.vhd:5' bound to instance 'inst_prescaler_1Hz' of component 'prescaler' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:108]
INFO: [Synth 8-638] synthesizing module 'prescaler' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/prescaler.vhd:13]
	Parameter relacion bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaler' (1#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/prescaler.vhd:13]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:116]
INFO: [Synth 8-638] synthesizing module 'synchrnzr' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'synchrnzr' (2#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:40]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:122]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:40]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:116]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:122]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:116]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:122]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:116]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:122]
INFO: [Synth 8-3491] module 'FSM_monedas' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/FSM_monedas.vhd:6' bound to instance 'inst_fsm_monedas' of component 'FSM_monedas' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:130]
INFO: [Synth 8-638] synthesizing module 'FSM_monedas' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/FSM_monedas.vhd:21]
	Parameter CLK_FREQ bound to: 100 - type: integer 
	Parameter T_FAIL bound to: 64'b0000000000010001110000110111100100110111111000001000000000000000 
INFO: [Synth 8-256] done synthesizing module 'FSM_monedas' (4#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/FSM_monedas.vhd:21]
INFO: [Synth 8-3491] module 'MULTIPLEXOR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/MULTIPLEXOR.vhd:5' bound to instance 'inst_multiplexor' of component 'MULTIPLEXOR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:141]
INFO: [Synth 8-638] synthesizing module 'MULTIPLEXOR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/MULTIPLEXOR.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/MULTIPLEXOR.vhd:41]
WARNING: [Synth 8-614] signal 'display_vec' is read in the process but is not in the sensitivity list [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/MULTIPLEXOR.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MULTIPLEXOR' (5#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/MULTIPLEXOR.vhd:15]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:153]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:159]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:153]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:159]
INFO: [Synth 8-3491] module 'synchrnzr' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/synchrnzr.vhd:34' bound to instance 'inst_synchrnzr_i' of component 'SYNCHRNZR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:153]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr_i' of component 'EDGEDTCTR' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:159]
INFO: [Synth 8-3491] module 'push_refresco' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/push_refresco.vhd:5' bound to instance 'inst_push_refresco' of component 'push_refresco' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:169]
INFO: [Synth 8-638] synthesizing module 'push_refresco' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/push_refresco.vhd:18]
INFO: [Synth 8-3491] module 'prescaler' declared at 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/prescaler.vhd:5' bound to instance 'inst_prescaler_1Hz' of component 'prescaler' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/push_refresco.vhd:40]
INFO: [Synth 8-638] synthesizing module 'prescaler__parameterized1' [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/prescaler.vhd:13]
	Parameter relacion bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaler__parameterized1' (5#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/prescaler.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/push_refresco.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'push_refresco' (6#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/push_refresco.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'DISPENSADORA_REFRESCOS' (7#1) [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/sources_1/new/DISPENSADORA_REFRESCOS.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1143.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'digsel[0]'. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[1]'. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[2]'. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[3]'. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.srcs/constrs_1/imports/SED_LAB/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DISPENSADORA_REFRESCOS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DISPENSADORA_REFRESCOS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1145.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_monedas'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'push_refresco'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
                     s11 |                             1010 |                             1011
                     s10 |                             1011 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM_monedas'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       eleccion_refresco |                              000 |                              000
                cocacola |                              001 |                              001
       cocacola_surtidor |                              010 |                              100
                   fanta |                              011 |                              010
          fanta_surtidor |                              100 |                              101
                aquarius |                              101 |                              011
       aquarius_surtidor |                              110 |                              110
              completado |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'push_refresco'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 1     
	  12 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	  15 Input    7 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.965 ; gain = 2.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DISPENSADORA_REFRESCOS | sincronizadores_coins[0].inst_edgedtctr_i/sreg_reg[0]     | 4      | 4     | NO           | YES                | YES               | 4      | 0       | 
|DISPENSADORA_REFRESCOS | sincronizadores_REFRESCOS[0].inst_edgedtctr_i/sreg_reg[0] | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
+-----------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |    19|
|6     |LUT4   |    19|
|7     |LUT5   |    37|
|8     |LUT6   |    62|
|9     |SRL16E |     7|
|10    |FDCE   |    72|
|11    |FDPE   |     2|
|12    |FDRE   |    31|
|13    |IBUF   |     9|
|14    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1148.039 ; gain = 2.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.039 ; gain = 4.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1160.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c384dbca
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1171.109 ; gain = 27.570
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/SED_LAB/MAQUINAEXPENDEDORA/MAQUINAEXPENDEDORA.runs/synth_1/DISPENSADORA_REFRESCOS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DISPENSADORA_REFRESCOS_utilization_synth.rpt -pb DISPENSADORA_REFRESCOS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 11:53:38 2022...
