//===-- PatmosMCCodeEmitter.cpp - Convert Patmos Code to Machine Code ---------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements the PatmosMCCodeEmitter class.
//
//===----------------------------------------------------------------------===//
//
#define DEBUG_TYPE "mccodeemitter"
#include "PatmosInstrInfo.h"
#include "MCTargetDesc/PatmosBaseInfo.h"
#include "MCTargetDesc/PatmosFixupKinds.h"
#include "MCTargetDesc/PatmosMCTargetDesc.h"
#include "llvm/ADT/APFloat.h"
#include "llvm/ADT/Statistic.h"
#include "llvm/MC/MCCodeEmitter.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/raw_ostream.h"

using namespace llvm;

namespace {
class PatmosMCCodeEmitter : public MCCodeEmitter {
  PatmosMCCodeEmitter(const PatmosMCCodeEmitter &); // DO NOT IMPLEMENT
  void operator=(const PatmosMCCodeEmitter &); // DO NOT IMPLEMENT

  const MCInstrInfo &MCII;
  MCContext &Ctx;

public:
  PatmosMCCodeEmitter(const MCInstrInfo &mcii, const MCRegisterInfo &MRI, 
                      MCContext &ctx) :
            MCII(mcii) , Ctx(ctx) {}

  ~PatmosMCCodeEmitter() override {}

  void encodeInstruction(const MCInst &MI, raw_ostream &OS,
                         SmallVectorImpl<MCFixup> &Fixups,
                         const MCSubtargetInfo &STI) const override;


  // getBinaryCodeForInstr - TableGen'erated function for getting the
  // binary encoding for an instruction.
  uint64_t getBinaryCodeForInstr(const MCInst &MI,
                                 SmallVectorImpl<MCFixup> &Fixups,
                                 const MCSubtargetInfo &STI) const;


  /****** Callback functions for TableGen'ed getBinaryCodeForInstr ******/

   // getMachineOpValue - Return binary encoding of operand. If the machine
   // operand requires relocation, record the relocation and return zero.
  unsigned getMachineOpValue(const MCInst &MI,const MCOperand &MO,
                             SmallVectorImpl<MCFixup> &Fixups,
                             const MCSubtargetInfo &STI) const;
  unsigned getMachineOpValue(const MCInst &MI,const MCOperand &MO,
                             SmallVectorImpl<MCFixup> &Fixups) const;

  unsigned getPredOperandEncoding(const MCInst &MI, unsigned OpNo,
                                  SmallVectorImpl<MCFixup> &Fixups,
                                  const MCSubtargetInfo &STI) const;

  /****** Helper functions to emit binary code ******/

  void EmitByte(unsigned char C, raw_ostream &OS) const {
    OS << (char)C;
  }

  void EmitInstruction(uint64_t Val, unsigned Size, raw_ostream &OS) const {
    // Output the instruction encoding in big endian byte order.
    for (unsigned i = 0; i < Size; ++i) {
      unsigned Shift = (Size - 1 - i) * 8;
      EmitByte((Val >> Shift) & 0xff, OS);
    }
  }

  /****** Helper functions to handle immediates and expressions ******/

  unsigned getImmediateEncoding(const MCInst &MI, const MCOperand &MO,
                           SmallVectorImpl<MCFixup> &Fixups) const;

  void addSymbolRefFixups(const MCInst &MI, const MCOperand& MO,
                                          const MCSymbolRefExpr* Expr,
                                          SmallVectorImpl<MCFixup> &Fixups) const;

}; // class PatmosMCCodeEmitter
}  // namespace

MCCodeEmitter *llvm::createPatmosMCCodeEmitter(const MCInstrInfo &MCII,
                                         const MCRegisterInfo &MRI,
                                         MCContext &Ctx)
{
  return new PatmosMCCodeEmitter(MCII, MRI, Ctx);
}


/// EncodeInstruction - Emit the instruction.
/// Size the instruction (currently only 4 bytes
void PatmosMCCodeEmitter::
encodeInstruction(const MCInst &MI, raw_ostream &OS,
                  SmallVectorImpl<MCFixup> &Fixups,
                  const MCSubtargetInfo &STI) const
{
  uint64_t Binary = getBinaryCodeForInstr(MI, Fixups, STI);

  // Check for unimplemented opcodes.
  if (!Binary) {
#ifndef NDEBUG
    MI.dump();
#endif
    llvm_unreachable("Unimplemented opcode in EncodeInstruction(). Maybe you tried to emit '(p0) add r0=r0,0' ?");
  }

  const MCInstrDesc &Desc = MCII.get(MI.getOpcode());
  uint64_t TSFlags = Desc.TSFlags;

  // Pseudo instructions don't get encoded and shouldn't be here
  // in the first place!
  if ((TSFlags & PatmosII::FormMask) == PatmosII::FrmPseudo)
    llvm_unreachable("Pseudo opcode found in EncodeInstruction()");

  int Size = Desc.Size;

  if ((TSFlags & PatmosII::FormMask) != PatmosII::FrmALUl) {
    // for other instructions, set bit 31 if they are the first one inside a bundle
    bool isBundled = MI.getOperand(MI.getNumOperands()-1).getImm() > 0;

    if (isBundled) {
      Binary |= (1 << 31);
    }
  }

  EmitInstruction(Binary, Size, OS);
}

/// getMachineOpValue - Return binary encoding of operand. If the machine
/// operand requires relocation, record the relocation and return zero.
unsigned PatmosMCCodeEmitter::
getMachineOpValue(const MCInst &MI, const MCOperand &MO,
                  SmallVectorImpl<MCFixup> &Fixups) const {
  if (MO.isReg()) {
    unsigned Reg = MO.getReg();
    unsigned RegNo = getPatmosRegisterNumbering(Reg);
    return RegNo;
  } else {
    return getImmediateEncoding(MI, MO, Fixups);
  }
}
unsigned PatmosMCCodeEmitter::
getMachineOpValue(const MCInst &MI, const MCOperand &MO,
                  SmallVectorImpl<MCFixup> &Fixups,
                  const MCSubtargetInfo &STI) const {
  return getMachineOpValue(MI,MO,Fixups);
}

/// getPredOperandEncoding - Return binary encoding of predicate operand.
unsigned
PatmosMCCodeEmitter::getPredOperandEncoding(const MCInst &MI, unsigned OpNo,
                                  SmallVectorImpl<MCFixup> &Fixups,
                                  const MCSubtargetInfo &STI) const {
  // Base register is encoded in bits 20-16, offset is encoded in bits 15-0.
  assert( "Invalid predicate operand in encoder method!"
      && MI.getOperand(OpNo).isReg() && MI.getOperand(OpNo+1).isImm() );
  unsigned RegBits = getMachineOpValue(MI, MI.getOperand(OpNo),   Fixups);
  unsigned InvBit  = getMachineOpValue(MI, MI.getOperand(OpNo+1), Fixups);

  return (InvBit << 3) | RegBits;
}

unsigned
PatmosMCCodeEmitter::getImmediateEncoding(const MCInst &MI, const MCOperand& MO,
                                  SmallVectorImpl<MCFixup> &Fixups) const {
  if (MO.isImm()) {
    return static_cast<unsigned>(MO.getImm());
  } else if (MO.isFPImm()) {
    return static_cast<unsigned>(APFloat(MO.getFPImm())
        .bitcastToAPInt().getHiBits(32).getLimitedValue());
  }

  // MO must be an Expr.
  assert(MO.isExpr());

  const MCExpr *Expr = MO.getExpr();
  MCExpr::ExprKind Kind = Expr->getKind();

  if (Kind == MCExpr::Binary) {
    const MCBinaryExpr* BinOp = static_cast<const MCBinaryExpr*>(Expr);
    Expr = BinOp->getLHS();
    Kind = Expr->getKind();

    // TODO handle Symbol - Constant? Handle Symbol - Symbol ?

    llvm_unreachable("Binary expressions are currently not supported.");
  }

  if (Kind == MCExpr::Constant) {
    // TODO do we need this?? Emit as immediate
    llvm_unreachable("Constant symbols not yet implemented.");
  }

  if (Kind != MCExpr::SymbolRef) {
    // TODO do we need to support Unary, Target or even more
    llvm_unreachable("Unsupported expression type.");
  }

  // This adds the whole expression as fixup, not just the symbol part
  addSymbolRefFixups(MI, MO, cast<MCSymbolRefExpr>(Expr), Fixups);

  // All of the information is in the fixup.
  return 0;
}

void
PatmosMCCodeEmitter::addSymbolRefFixups(const MCInst &MI, const MCOperand& MO,
                                        const MCSymbolRefExpr* Expr,
                                        SmallVectorImpl<MCFixup> &Fixups) const
{
  using namespace Patmos;

  const MCInstrDesc &MID = MCII.get(MI.getOpcode());

  uint64_t Format = (MID.TSFlags & PatmosII::FormMask);

  Patmos::Fixups FixupKind;
  unsigned Offset = 0;

  switch (Format) {
  case PatmosII::FrmLDT:
  case PatmosII::FrmSTT:
  {
    unsigned ImmShift = getPatmosImmediateShift( MID.TSFlags );

    switch (ImmShift) {
    case 0: FixupKind = FK_Patmos_BO_7; break;
    case 1: FixupKind = FK_Patmos_HO_7; break;
    case 2: FixupKind = FK_Patmos_WO_7; break;
    default:
      llvm_unreachable("Invalid shift value");
    }

    break;
  }
  case PatmosII::FrmALUi:
    FixupKind = FK_Patmos_abs_ALUi;
    break;
  case PatmosII::FrmCFLi:
    // br immediate is PC-rel, other CFL immediate instructions are absolute
    FixupKind = HasPCRELImmediate(MI.getOpcode(), MID) ? FK_Patmos_PCrel :
                                                         FK_Patmos_abs_CFLi;
    break;
  case PatmosII::FrmSTCi:
    FixupKind = FK_Patmos_stc;
    break;
  case PatmosII::FrmALUl:
    FixupKind = FK_Patmos_abs_ALUl;
    break;
  default:
    // TODO proper way to throw an error?
    llvm_unreachable("Creating symbol fixup for unknown or incorrect instruction format");
  }

  Fixups.push_back(MCFixup::create(Offset, MO.getExpr(), MCFixupKind(FixupKind)));
}

#include "PatmosGenMCCodeEmitter.inc"

