library IEEE;
use IEEE.std_logic_arith.all;
entity Decoder2x4 is
port(
			a0,a1 : in bit ;
			s0,s1,s2,s3 : out bit );
end Decoder2x4;
			
architecture arch_Decoder2x4 of Decoder2x4 is 
	begin

				s0 <= (not a0) and (not a1);
				s1 <= (a0)     and (not a1);
				s2 <= (not a0) and (a1);
				s3 <= (a0)     and (a1);
		
				
	end arch_Decoder2x4;