# UART_verilog
Verilog implementation of UART

uart_tx is the code for transmtter end
uart_rx is the code for the reciever end
uart_tb is the test bench to check both transmition and recieve is done  
assumd 10MHz clock with 115200 baud/sec hence 87 clocks per each bit
