-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxConvertColor_tile_Loop_l1_pr_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_V_pixel_0_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_r_TVALID : IN STD_LOGIC;
    src_V_pixel_0_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_1_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_r_TVALID : IN STD_LOGIC;
    src_V_pixel_1_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_2_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_r_TVALID : IN STD_LOGIC;
    src_V_pixel_2_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_3_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_r_TVALID : IN STD_LOGIC;
    src_V_pixel_3_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_4_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_r_TVALID : IN STD_LOGIC;
    src_V_pixel_4_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_5_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_r_TVALID : IN STD_LOGIC;
    src_V_pixel_5_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_6_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_r_TVALID : IN STD_LOGIC;
    src_V_pixel_6_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_7_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_r_TVALID : IN STD_LOGIC;
    src_V_pixel_7_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_8_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_r_TVALID : IN STD_LOGIC;
    src_V_pixel_8_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_9_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_r_TVALID : IN STD_LOGIC;
    src_V_pixel_9_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_10_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_r_TVALID : IN STD_LOGIC;
    src_V_pixel_10_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_11_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_r_TVALID : IN STD_LOGIC;
    src_V_pixel_11_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_12_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_r_TVALID : IN STD_LOGIC;
    src_V_pixel_12_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_13_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_r_TVALID : IN STD_LOGIC;
    src_V_pixel_13_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_14_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_r_TVALID : IN STD_LOGIC;
    src_V_pixel_14_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_15_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_r_TVALID : IN STD_LOGIC;
    src_V_pixel_15_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_16_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_r_TVALID : IN STD_LOGIC;
    src_V_pixel_16_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_17_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_r_TVALID : IN STD_LOGIC;
    src_V_pixel_17_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_18_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_r_TVALID : IN STD_LOGIC;
    src_V_pixel_18_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_19_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_r_TVALID : IN STD_LOGIC;
    src_V_pixel_19_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_20_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_r_TVALID : IN STD_LOGIC;
    src_V_pixel_20_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_21_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_r_TVALID : IN STD_LOGIC;
    src_V_pixel_21_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_22_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_r_TVALID : IN STD_LOGIC;
    src_V_pixel_22_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_23_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_r_TVALID : IN STD_LOGIC;
    src_V_pixel_23_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_24_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_r_TVALID : IN STD_LOGIC;
    src_V_pixel_24_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_25_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_r_TVALID : IN STD_LOGIC;
    src_V_pixel_25_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_26_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_r_TVALID : IN STD_LOGIC;
    src_V_pixel_26_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_27_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_r_TVALID : IN STD_LOGIC;
    src_V_pixel_27_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_28_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_r_TVALID : IN STD_LOGIC;
    src_V_pixel_28_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_29_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_r_TVALID : IN STD_LOGIC;
    src_V_pixel_29_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_30_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_r_TVALID : IN STD_LOGIC;
    src_V_pixel_30_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_31_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_r_TVALID : IN STD_LOGIC;
    src_V_pixel_31_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_32_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_r_TVALID : IN STD_LOGIC;
    src_V_pixel_32_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_33_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_r_TVALID : IN STD_LOGIC;
    src_V_pixel_33_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_34_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_r_TVALID : IN STD_LOGIC;
    src_V_pixel_34_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_35_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_r_TVALID : IN STD_LOGIC;
    src_V_pixel_35_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_36_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_r_TVALID : IN STD_LOGIC;
    src_V_pixel_36_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_37_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_r_TVALID : IN STD_LOGIC;
    src_V_pixel_37_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_38_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_r_TVALID : IN STD_LOGIC;
    src_V_pixel_38_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_39_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_r_TVALID : IN STD_LOGIC;
    src_V_pixel_39_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_40_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_r_TVALID : IN STD_LOGIC;
    src_V_pixel_40_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_41_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_r_TVALID : IN STD_LOGIC;
    src_V_pixel_41_r_TREADY : OUT STD_LOGIC;
    src_V_pixel_0_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_g_TVALID : IN STD_LOGIC;
    src_V_pixel_0_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_1_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_g_TVALID : IN STD_LOGIC;
    src_V_pixel_1_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_2_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_g_TVALID : IN STD_LOGIC;
    src_V_pixel_2_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_3_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_g_TVALID : IN STD_LOGIC;
    src_V_pixel_3_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_4_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_g_TVALID : IN STD_LOGIC;
    src_V_pixel_4_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_5_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_g_TVALID : IN STD_LOGIC;
    src_V_pixel_5_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_6_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_g_TVALID : IN STD_LOGIC;
    src_V_pixel_6_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_7_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_g_TVALID : IN STD_LOGIC;
    src_V_pixel_7_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_8_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_g_TVALID : IN STD_LOGIC;
    src_V_pixel_8_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_9_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_g_TVALID : IN STD_LOGIC;
    src_V_pixel_9_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_10_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_g_TVALID : IN STD_LOGIC;
    src_V_pixel_10_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_11_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_g_TVALID : IN STD_LOGIC;
    src_V_pixel_11_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_12_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_g_TVALID : IN STD_LOGIC;
    src_V_pixel_12_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_13_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_g_TVALID : IN STD_LOGIC;
    src_V_pixel_13_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_14_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_g_TVALID : IN STD_LOGIC;
    src_V_pixel_14_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_15_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_g_TVALID : IN STD_LOGIC;
    src_V_pixel_15_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_16_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_g_TVALID : IN STD_LOGIC;
    src_V_pixel_16_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_17_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_g_TVALID : IN STD_LOGIC;
    src_V_pixel_17_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_18_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_g_TVALID : IN STD_LOGIC;
    src_V_pixel_18_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_19_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_g_TVALID : IN STD_LOGIC;
    src_V_pixel_19_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_20_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_g_TVALID : IN STD_LOGIC;
    src_V_pixel_20_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_21_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_g_TVALID : IN STD_LOGIC;
    src_V_pixel_21_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_22_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_g_TVALID : IN STD_LOGIC;
    src_V_pixel_22_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_23_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_g_TVALID : IN STD_LOGIC;
    src_V_pixel_23_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_24_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_g_TVALID : IN STD_LOGIC;
    src_V_pixel_24_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_25_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_g_TVALID : IN STD_LOGIC;
    src_V_pixel_25_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_26_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_g_TVALID : IN STD_LOGIC;
    src_V_pixel_26_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_27_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_g_TVALID : IN STD_LOGIC;
    src_V_pixel_27_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_28_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_g_TVALID : IN STD_LOGIC;
    src_V_pixel_28_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_29_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_g_TVALID : IN STD_LOGIC;
    src_V_pixel_29_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_30_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_g_TVALID : IN STD_LOGIC;
    src_V_pixel_30_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_31_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_g_TVALID : IN STD_LOGIC;
    src_V_pixel_31_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_32_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_g_TVALID : IN STD_LOGIC;
    src_V_pixel_32_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_33_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_g_TVALID : IN STD_LOGIC;
    src_V_pixel_33_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_34_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_g_TVALID : IN STD_LOGIC;
    src_V_pixel_34_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_35_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_g_TVALID : IN STD_LOGIC;
    src_V_pixel_35_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_36_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_g_TVALID : IN STD_LOGIC;
    src_V_pixel_36_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_37_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_g_TVALID : IN STD_LOGIC;
    src_V_pixel_37_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_38_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_g_TVALID : IN STD_LOGIC;
    src_V_pixel_38_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_39_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_g_TVALID : IN STD_LOGIC;
    src_V_pixel_39_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_40_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_g_TVALID : IN STD_LOGIC;
    src_V_pixel_40_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_41_g_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_g_TVALID : IN STD_LOGIC;
    src_V_pixel_41_g_TREADY : OUT STD_LOGIC;
    src_V_pixel_0_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_b_TVALID : IN STD_LOGIC;
    src_V_pixel_0_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_1_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_b_TVALID : IN STD_LOGIC;
    src_V_pixel_1_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_2_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_b_TVALID : IN STD_LOGIC;
    src_V_pixel_2_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_3_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_b_TVALID : IN STD_LOGIC;
    src_V_pixel_3_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_4_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_b_TVALID : IN STD_LOGIC;
    src_V_pixel_4_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_5_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_b_TVALID : IN STD_LOGIC;
    src_V_pixel_5_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_6_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_b_TVALID : IN STD_LOGIC;
    src_V_pixel_6_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_7_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_b_TVALID : IN STD_LOGIC;
    src_V_pixel_7_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_8_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_b_TVALID : IN STD_LOGIC;
    src_V_pixel_8_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_9_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_b_TVALID : IN STD_LOGIC;
    src_V_pixel_9_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_10_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_b_TVALID : IN STD_LOGIC;
    src_V_pixel_10_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_11_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_b_TVALID : IN STD_LOGIC;
    src_V_pixel_11_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_12_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_b_TVALID : IN STD_LOGIC;
    src_V_pixel_12_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_13_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_b_TVALID : IN STD_LOGIC;
    src_V_pixel_13_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_14_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_b_TVALID : IN STD_LOGIC;
    src_V_pixel_14_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_15_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_b_TVALID : IN STD_LOGIC;
    src_V_pixel_15_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_16_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_b_TVALID : IN STD_LOGIC;
    src_V_pixel_16_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_17_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_b_TVALID : IN STD_LOGIC;
    src_V_pixel_17_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_18_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_b_TVALID : IN STD_LOGIC;
    src_V_pixel_18_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_19_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_b_TVALID : IN STD_LOGIC;
    src_V_pixel_19_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_20_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_b_TVALID : IN STD_LOGIC;
    src_V_pixel_20_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_21_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_b_TVALID : IN STD_LOGIC;
    src_V_pixel_21_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_22_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_b_TVALID : IN STD_LOGIC;
    src_V_pixel_22_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_23_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_b_TVALID : IN STD_LOGIC;
    src_V_pixel_23_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_24_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_b_TVALID : IN STD_LOGIC;
    src_V_pixel_24_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_25_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_b_TVALID : IN STD_LOGIC;
    src_V_pixel_25_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_26_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_b_TVALID : IN STD_LOGIC;
    src_V_pixel_26_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_27_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_b_TVALID : IN STD_LOGIC;
    src_V_pixel_27_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_28_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_b_TVALID : IN STD_LOGIC;
    src_V_pixel_28_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_29_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_b_TVALID : IN STD_LOGIC;
    src_V_pixel_29_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_30_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_b_TVALID : IN STD_LOGIC;
    src_V_pixel_30_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_31_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_b_TVALID : IN STD_LOGIC;
    src_V_pixel_31_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_32_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_b_TVALID : IN STD_LOGIC;
    src_V_pixel_32_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_33_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_b_TVALID : IN STD_LOGIC;
    src_V_pixel_33_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_34_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_b_TVALID : IN STD_LOGIC;
    src_V_pixel_34_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_35_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_b_TVALID : IN STD_LOGIC;
    src_V_pixel_35_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_36_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_b_TVALID : IN STD_LOGIC;
    src_V_pixel_36_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_37_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_b_TVALID : IN STD_LOGIC;
    src_V_pixel_37_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_38_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_b_TVALID : IN STD_LOGIC;
    src_V_pixel_38_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_39_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_b_TVALID : IN STD_LOGIC;
    src_V_pixel_39_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_40_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_b_TVALID : IN STD_LOGIC;
    src_V_pixel_40_b_TREADY : OUT STD_LOGIC;
    src_V_pixel_41_b_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_b_TVALID : IN STD_LOGIC;
    src_V_pixel_41_b_TREADY : OUT STD_LOGIC;
    strm_in_V_pixel_0_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_0_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_0_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_1_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_1_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_1_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_2_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_2_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_2_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_3_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_3_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_3_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_4_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_4_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_4_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_5_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_5_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_5_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_6_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_6_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_6_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_7_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_7_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_7_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_8_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_8_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_8_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_9_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_9_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_9_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_10_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_10_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_10_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_11_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_11_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_11_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_12_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_12_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_12_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_13_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_13_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_13_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_14_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_14_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_14_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_15_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_15_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_15_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_16_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_16_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_16_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_17_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_17_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_17_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_18_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_18_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_18_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_19_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_19_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_19_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_20_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_20_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_20_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_21_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_21_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_21_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_22_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_22_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_22_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_23_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_23_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_23_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_24_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_24_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_24_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_25_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_25_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_25_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_26_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_26_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_26_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_27_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_27_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_27_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_28_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_28_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_28_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_29_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_29_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_29_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_30_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_30_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_30_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_31_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_31_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_31_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_32_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_32_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_32_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_33_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_33_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_33_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_34_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_34_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_34_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_35_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_35_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_35_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_36_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_36_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_36_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_37_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_37_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_37_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_38_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_38_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_38_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_39_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_39_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_39_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_40_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_40_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_40_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_41_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_41_r_full_n : IN STD_LOGIC;
    strm_in_V_pixel_41_r_write : OUT STD_LOGIC;
    strm_in_V_pixel_0_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_0_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_0_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_1_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_1_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_1_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_2_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_2_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_2_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_3_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_3_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_3_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_4_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_4_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_4_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_5_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_5_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_5_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_6_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_6_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_6_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_7_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_7_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_7_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_8_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_8_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_8_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_9_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_9_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_9_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_10_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_10_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_10_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_11_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_11_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_11_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_12_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_12_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_12_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_13_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_13_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_13_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_14_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_14_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_14_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_15_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_15_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_15_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_16_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_16_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_16_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_17_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_17_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_17_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_18_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_18_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_18_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_19_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_19_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_19_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_20_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_20_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_20_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_21_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_21_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_21_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_22_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_22_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_22_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_23_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_23_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_23_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_24_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_24_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_24_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_25_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_25_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_25_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_26_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_26_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_26_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_27_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_27_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_27_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_28_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_28_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_28_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_29_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_29_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_29_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_30_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_30_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_30_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_31_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_31_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_31_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_32_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_32_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_32_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_33_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_33_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_33_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_34_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_34_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_34_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_35_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_35_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_35_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_36_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_36_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_36_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_37_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_37_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_37_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_38_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_38_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_38_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_39_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_39_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_39_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_40_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_40_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_40_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_41_g_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_41_g_full_n : IN STD_LOGIC;
    strm_in_V_pixel_41_g_write : OUT STD_LOGIC;
    strm_in_V_pixel_0_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_0_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_0_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_1_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_1_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_1_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_2_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_2_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_2_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_3_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_3_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_3_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_4_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_4_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_4_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_5_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_5_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_5_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_6_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_6_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_6_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_7_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_7_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_7_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_8_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_8_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_8_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_9_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_9_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_9_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_10_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_10_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_10_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_11_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_11_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_11_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_12_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_12_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_12_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_13_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_13_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_13_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_14_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_14_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_14_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_15_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_15_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_15_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_16_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_16_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_16_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_17_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_17_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_17_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_18_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_18_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_18_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_19_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_19_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_19_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_20_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_20_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_20_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_21_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_21_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_21_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_22_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_22_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_22_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_23_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_23_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_23_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_24_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_24_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_24_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_25_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_25_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_25_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_26_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_26_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_26_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_27_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_27_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_27_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_28_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_28_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_28_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_29_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_29_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_29_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_30_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_30_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_30_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_31_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_31_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_31_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_32_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_32_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_32_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_33_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_33_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_33_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_34_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_34_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_34_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_35_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_35_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_35_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_36_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_36_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_36_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_37_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_37_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_37_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_38_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_38_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_38_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_39_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_39_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_39_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_40_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_40_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_40_b_write : OUT STD_LOGIC;
    strm_in_V_pixel_41_b_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_41_b_full_n : IN STD_LOGIC;
    strm_in_V_pixel_41_b_write : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxConvertColor_tile_Loop_l1_pr_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_20 : BOOLEAN;
    signal src_V_pixel_0_r_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_915 : BOOLEAN;
    signal exitcond4_i_i_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_pixel_1_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_2_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_3_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_4_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_5_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_6_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_7_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_8_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_9_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_10_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_11_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_12_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_13_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_14_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_15_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_16_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_17_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_18_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_19_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_20_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_21_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_22_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_23_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_24_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_25_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_26_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_27_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_28_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_29_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_30_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_31_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_32_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_33_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_34_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_35_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_36_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_37_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_38_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_39_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_40_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_41_r_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_0_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_1_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_2_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_3_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_4_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_5_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_6_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_7_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_8_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_9_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_10_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_11_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_12_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_13_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_14_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_15_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_16_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_17_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_18_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_19_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_20_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_21_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_22_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_23_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_24_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_25_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_26_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_27_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_28_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_29_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_30_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_31_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_32_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_33_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_34_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_35_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_36_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_37_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_38_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_39_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_40_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_41_g_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_0_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_1_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_2_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_3_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_4_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_5_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_6_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_7_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_8_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_9_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_10_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_11_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_12_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_13_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_14_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_15_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_16_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_17_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_18_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_19_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_20_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_21_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_22_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_23_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_24_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_25_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_26_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_27_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_28_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_29_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_30_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_31_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_32_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_33_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_34_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_35_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_36_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_37_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_38_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_39_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_40_b_TDATA_blk_n : STD_LOGIC;
    signal src_V_pixel_41_b_TDATA_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_0_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_1_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_2_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_3_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_4_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_5_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_6_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_7_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_8_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_9_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_10_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_11_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_12_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_13_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_14_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_15_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_16_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_17_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_18_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_19_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_20_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_21_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_22_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_23_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_24_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_25_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_26_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_27_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_28_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_29_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_30_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_31_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_32_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_33_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_34_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_35_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_36_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_37_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_38_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_39_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_40_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_41_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_0_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_1_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_2_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_3_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_4_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_5_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_6_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_7_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_8_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_9_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_10_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_11_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_12_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_13_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_14_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_15_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_16_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_17_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_18_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_19_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_20_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_21_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_22_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_23_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_24_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_25_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_26_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_27_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_28_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_29_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_30_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_31_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_32_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_33_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_34_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_35_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_36_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_37_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_38_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_39_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_40_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_41_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_0_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_1_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_2_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_3_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_4_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_5_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_6_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_7_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_8_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_9_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_10_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_11_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_12_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_13_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_14_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_15_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_16_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_17_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_18_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_19_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_20_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_21_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_22_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_23_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_24_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_25_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_26_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_27_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_28_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_29_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_30_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_31_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_32_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_33_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_34_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_35_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_36_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_37_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_38_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_39_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_40_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_41_b_blk_n : STD_LOGIC;
    signal i_fu_2199_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal strm_in_V_pixel_4_g1_status : STD_LOGIC;
    signal ap_sig_1180 : BOOLEAN;
    signal i_0_i_i_reg_2182 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_1189 : BOOLEAN;
    signal strm_in_V_pixel_4_g1_update : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_1180) and not((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_i_reg_2182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
                i_0_i_i_reg_2182 <= i_fu_2199_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1189))) then 
                i_0_i_i_reg_2182 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond4_i_i_fu_2193_p2, ap_sig_1180, ap_sig_1189)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_1189)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not(ap_sig_1180) and not((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                elsif (((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_1180) and not((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_1180) and not((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1180_assign_proc : process(src_V_pixel_0_r_TVALID, exitcond4_i_i_fu_2193_p2, strm_in_V_pixel_4_g1_status)
    begin
                ap_sig_1180 <= (((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and (src_V_pixel_0_r_TVALID = ap_const_logic_0)) or ((exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and (strm_in_V_pixel_4_g1_status = ap_const_logic_0)));
    end process;


    ap_sig_1189_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_1189 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_20_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_20 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_915_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_915 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_20)
    begin
        if (ap_sig_20) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_915)
    begin
        if (ap_sig_915) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond4_i_i_fu_2193_p2 <= "1" when (i_0_i_i_reg_2182 = ap_const_lv9_1E0) else "0";
    i_fu_2199_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_2182) + unsigned(ap_const_lv9_1));

    src_V_pixel_0_b_TDATA_blk_n_assign_proc : process(src_V_pixel_0_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_0_b_TDATA_blk_n <= src_V_pixel_0_b_TVALID;
        else 
            src_V_pixel_0_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_0_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_0_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_0_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_0_g_TDATA_blk_n_assign_proc : process(src_V_pixel_0_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_0_g_TDATA_blk_n <= src_V_pixel_0_g_TVALID;
        else 
            src_V_pixel_0_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_0_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_0_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_0_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_0_r_TDATA_blk_n_assign_proc : process(src_V_pixel_0_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_0_r_TDATA_blk_n <= src_V_pixel_0_r_TVALID;
        else 
            src_V_pixel_0_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_0_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_0_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_0_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_10_b_TDATA_blk_n_assign_proc : process(src_V_pixel_10_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_10_b_TDATA_blk_n <= src_V_pixel_10_b_TVALID;
        else 
            src_V_pixel_10_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_10_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_10_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_10_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_10_g_TDATA_blk_n_assign_proc : process(src_V_pixel_10_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_10_g_TDATA_blk_n <= src_V_pixel_10_g_TVALID;
        else 
            src_V_pixel_10_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_10_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_10_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_10_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_10_r_TDATA_blk_n_assign_proc : process(src_V_pixel_10_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_10_r_TDATA_blk_n <= src_V_pixel_10_r_TVALID;
        else 
            src_V_pixel_10_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_10_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_10_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_10_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_11_b_TDATA_blk_n_assign_proc : process(src_V_pixel_11_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_11_b_TDATA_blk_n <= src_V_pixel_11_b_TVALID;
        else 
            src_V_pixel_11_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_11_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_11_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_11_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_11_g_TDATA_blk_n_assign_proc : process(src_V_pixel_11_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_11_g_TDATA_blk_n <= src_V_pixel_11_g_TVALID;
        else 
            src_V_pixel_11_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_11_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_11_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_11_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_11_r_TDATA_blk_n_assign_proc : process(src_V_pixel_11_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_11_r_TDATA_blk_n <= src_V_pixel_11_r_TVALID;
        else 
            src_V_pixel_11_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_11_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_11_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_11_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_12_b_TDATA_blk_n_assign_proc : process(src_V_pixel_12_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_12_b_TDATA_blk_n <= src_V_pixel_12_b_TVALID;
        else 
            src_V_pixel_12_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_12_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_12_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_12_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_12_g_TDATA_blk_n_assign_proc : process(src_V_pixel_12_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_12_g_TDATA_blk_n <= src_V_pixel_12_g_TVALID;
        else 
            src_V_pixel_12_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_12_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_12_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_12_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_12_r_TDATA_blk_n_assign_proc : process(src_V_pixel_12_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_12_r_TDATA_blk_n <= src_V_pixel_12_r_TVALID;
        else 
            src_V_pixel_12_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_12_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_12_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_12_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_13_b_TDATA_blk_n_assign_proc : process(src_V_pixel_13_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_13_b_TDATA_blk_n <= src_V_pixel_13_b_TVALID;
        else 
            src_V_pixel_13_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_13_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_13_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_13_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_13_g_TDATA_blk_n_assign_proc : process(src_V_pixel_13_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_13_g_TDATA_blk_n <= src_V_pixel_13_g_TVALID;
        else 
            src_V_pixel_13_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_13_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_13_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_13_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_13_r_TDATA_blk_n_assign_proc : process(src_V_pixel_13_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_13_r_TDATA_blk_n <= src_V_pixel_13_r_TVALID;
        else 
            src_V_pixel_13_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_13_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_13_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_13_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_14_b_TDATA_blk_n_assign_proc : process(src_V_pixel_14_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_14_b_TDATA_blk_n <= src_V_pixel_14_b_TVALID;
        else 
            src_V_pixel_14_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_14_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_14_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_14_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_14_g_TDATA_blk_n_assign_proc : process(src_V_pixel_14_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_14_g_TDATA_blk_n <= src_V_pixel_14_g_TVALID;
        else 
            src_V_pixel_14_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_14_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_14_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_14_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_14_r_TDATA_blk_n_assign_proc : process(src_V_pixel_14_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_14_r_TDATA_blk_n <= src_V_pixel_14_r_TVALID;
        else 
            src_V_pixel_14_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_14_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_14_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_14_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_15_b_TDATA_blk_n_assign_proc : process(src_V_pixel_15_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_15_b_TDATA_blk_n <= src_V_pixel_15_b_TVALID;
        else 
            src_V_pixel_15_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_15_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_15_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_15_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_15_g_TDATA_blk_n_assign_proc : process(src_V_pixel_15_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_15_g_TDATA_blk_n <= src_V_pixel_15_g_TVALID;
        else 
            src_V_pixel_15_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_15_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_15_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_15_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_15_r_TDATA_blk_n_assign_proc : process(src_V_pixel_15_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_15_r_TDATA_blk_n <= src_V_pixel_15_r_TVALID;
        else 
            src_V_pixel_15_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_15_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_15_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_15_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_16_b_TDATA_blk_n_assign_proc : process(src_V_pixel_16_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_16_b_TDATA_blk_n <= src_V_pixel_16_b_TVALID;
        else 
            src_V_pixel_16_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_16_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_16_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_16_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_16_g_TDATA_blk_n_assign_proc : process(src_V_pixel_16_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_16_g_TDATA_blk_n <= src_V_pixel_16_g_TVALID;
        else 
            src_V_pixel_16_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_16_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_16_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_16_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_16_r_TDATA_blk_n_assign_proc : process(src_V_pixel_16_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_16_r_TDATA_blk_n <= src_V_pixel_16_r_TVALID;
        else 
            src_V_pixel_16_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_16_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_16_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_16_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_17_b_TDATA_blk_n_assign_proc : process(src_V_pixel_17_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_17_b_TDATA_blk_n <= src_V_pixel_17_b_TVALID;
        else 
            src_V_pixel_17_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_17_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_17_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_17_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_17_g_TDATA_blk_n_assign_proc : process(src_V_pixel_17_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_17_g_TDATA_blk_n <= src_V_pixel_17_g_TVALID;
        else 
            src_V_pixel_17_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_17_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_17_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_17_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_17_r_TDATA_blk_n_assign_proc : process(src_V_pixel_17_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_17_r_TDATA_blk_n <= src_V_pixel_17_r_TVALID;
        else 
            src_V_pixel_17_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_17_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_17_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_17_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_18_b_TDATA_blk_n_assign_proc : process(src_V_pixel_18_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_18_b_TDATA_blk_n <= src_V_pixel_18_b_TVALID;
        else 
            src_V_pixel_18_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_18_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_18_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_18_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_18_g_TDATA_blk_n_assign_proc : process(src_V_pixel_18_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_18_g_TDATA_blk_n <= src_V_pixel_18_g_TVALID;
        else 
            src_V_pixel_18_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_18_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_18_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_18_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_18_r_TDATA_blk_n_assign_proc : process(src_V_pixel_18_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_18_r_TDATA_blk_n <= src_V_pixel_18_r_TVALID;
        else 
            src_V_pixel_18_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_18_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_18_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_18_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_19_b_TDATA_blk_n_assign_proc : process(src_V_pixel_19_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_19_b_TDATA_blk_n <= src_V_pixel_19_b_TVALID;
        else 
            src_V_pixel_19_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_19_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_19_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_19_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_19_g_TDATA_blk_n_assign_proc : process(src_V_pixel_19_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_19_g_TDATA_blk_n <= src_V_pixel_19_g_TVALID;
        else 
            src_V_pixel_19_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_19_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_19_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_19_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_19_r_TDATA_blk_n_assign_proc : process(src_V_pixel_19_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_19_r_TDATA_blk_n <= src_V_pixel_19_r_TVALID;
        else 
            src_V_pixel_19_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_19_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_19_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_19_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_1_b_TDATA_blk_n_assign_proc : process(src_V_pixel_1_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_1_b_TDATA_blk_n <= src_V_pixel_1_b_TVALID;
        else 
            src_V_pixel_1_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_1_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_1_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_1_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_1_g_TDATA_blk_n_assign_proc : process(src_V_pixel_1_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_1_g_TDATA_blk_n <= src_V_pixel_1_g_TVALID;
        else 
            src_V_pixel_1_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_1_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_1_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_1_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_1_r_TDATA_blk_n_assign_proc : process(src_V_pixel_1_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_1_r_TDATA_blk_n <= src_V_pixel_1_r_TVALID;
        else 
            src_V_pixel_1_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_1_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_1_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_1_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_20_b_TDATA_blk_n_assign_proc : process(src_V_pixel_20_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_20_b_TDATA_blk_n <= src_V_pixel_20_b_TVALID;
        else 
            src_V_pixel_20_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_20_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_20_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_20_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_20_g_TDATA_blk_n_assign_proc : process(src_V_pixel_20_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_20_g_TDATA_blk_n <= src_V_pixel_20_g_TVALID;
        else 
            src_V_pixel_20_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_20_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_20_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_20_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_20_r_TDATA_blk_n_assign_proc : process(src_V_pixel_20_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_20_r_TDATA_blk_n <= src_V_pixel_20_r_TVALID;
        else 
            src_V_pixel_20_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_20_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_20_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_20_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_21_b_TDATA_blk_n_assign_proc : process(src_V_pixel_21_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_21_b_TDATA_blk_n <= src_V_pixel_21_b_TVALID;
        else 
            src_V_pixel_21_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_21_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_21_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_21_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_21_g_TDATA_blk_n_assign_proc : process(src_V_pixel_21_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_21_g_TDATA_blk_n <= src_V_pixel_21_g_TVALID;
        else 
            src_V_pixel_21_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_21_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_21_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_21_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_21_r_TDATA_blk_n_assign_proc : process(src_V_pixel_21_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_21_r_TDATA_blk_n <= src_V_pixel_21_r_TVALID;
        else 
            src_V_pixel_21_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_21_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_21_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_21_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_22_b_TDATA_blk_n_assign_proc : process(src_V_pixel_22_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_22_b_TDATA_blk_n <= src_V_pixel_22_b_TVALID;
        else 
            src_V_pixel_22_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_22_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_22_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_22_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_22_g_TDATA_blk_n_assign_proc : process(src_V_pixel_22_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_22_g_TDATA_blk_n <= src_V_pixel_22_g_TVALID;
        else 
            src_V_pixel_22_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_22_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_22_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_22_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_22_r_TDATA_blk_n_assign_proc : process(src_V_pixel_22_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_22_r_TDATA_blk_n <= src_V_pixel_22_r_TVALID;
        else 
            src_V_pixel_22_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_22_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_22_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_22_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_23_b_TDATA_blk_n_assign_proc : process(src_V_pixel_23_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_23_b_TDATA_blk_n <= src_V_pixel_23_b_TVALID;
        else 
            src_V_pixel_23_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_23_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_23_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_23_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_23_g_TDATA_blk_n_assign_proc : process(src_V_pixel_23_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_23_g_TDATA_blk_n <= src_V_pixel_23_g_TVALID;
        else 
            src_V_pixel_23_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_23_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_23_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_23_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_23_r_TDATA_blk_n_assign_proc : process(src_V_pixel_23_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_23_r_TDATA_blk_n <= src_V_pixel_23_r_TVALID;
        else 
            src_V_pixel_23_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_23_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_23_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_23_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_24_b_TDATA_blk_n_assign_proc : process(src_V_pixel_24_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_24_b_TDATA_blk_n <= src_V_pixel_24_b_TVALID;
        else 
            src_V_pixel_24_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_24_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_24_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_24_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_24_g_TDATA_blk_n_assign_proc : process(src_V_pixel_24_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_24_g_TDATA_blk_n <= src_V_pixel_24_g_TVALID;
        else 
            src_V_pixel_24_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_24_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_24_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_24_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_24_r_TDATA_blk_n_assign_proc : process(src_V_pixel_24_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_24_r_TDATA_blk_n <= src_V_pixel_24_r_TVALID;
        else 
            src_V_pixel_24_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_24_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_24_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_24_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_25_b_TDATA_blk_n_assign_proc : process(src_V_pixel_25_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_25_b_TDATA_blk_n <= src_V_pixel_25_b_TVALID;
        else 
            src_V_pixel_25_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_25_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_25_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_25_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_25_g_TDATA_blk_n_assign_proc : process(src_V_pixel_25_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_25_g_TDATA_blk_n <= src_V_pixel_25_g_TVALID;
        else 
            src_V_pixel_25_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_25_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_25_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_25_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_25_r_TDATA_blk_n_assign_proc : process(src_V_pixel_25_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_25_r_TDATA_blk_n <= src_V_pixel_25_r_TVALID;
        else 
            src_V_pixel_25_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_25_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_25_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_25_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_26_b_TDATA_blk_n_assign_proc : process(src_V_pixel_26_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_26_b_TDATA_blk_n <= src_V_pixel_26_b_TVALID;
        else 
            src_V_pixel_26_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_26_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_26_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_26_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_26_g_TDATA_blk_n_assign_proc : process(src_V_pixel_26_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_26_g_TDATA_blk_n <= src_V_pixel_26_g_TVALID;
        else 
            src_V_pixel_26_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_26_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_26_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_26_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_26_r_TDATA_blk_n_assign_proc : process(src_V_pixel_26_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_26_r_TDATA_blk_n <= src_V_pixel_26_r_TVALID;
        else 
            src_V_pixel_26_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_26_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_26_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_26_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_27_b_TDATA_blk_n_assign_proc : process(src_V_pixel_27_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_27_b_TDATA_blk_n <= src_V_pixel_27_b_TVALID;
        else 
            src_V_pixel_27_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_27_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_27_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_27_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_27_g_TDATA_blk_n_assign_proc : process(src_V_pixel_27_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_27_g_TDATA_blk_n <= src_V_pixel_27_g_TVALID;
        else 
            src_V_pixel_27_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_27_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_27_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_27_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_27_r_TDATA_blk_n_assign_proc : process(src_V_pixel_27_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_27_r_TDATA_blk_n <= src_V_pixel_27_r_TVALID;
        else 
            src_V_pixel_27_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_27_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_27_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_27_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_28_b_TDATA_blk_n_assign_proc : process(src_V_pixel_28_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_28_b_TDATA_blk_n <= src_V_pixel_28_b_TVALID;
        else 
            src_V_pixel_28_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_28_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_28_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_28_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_28_g_TDATA_blk_n_assign_proc : process(src_V_pixel_28_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_28_g_TDATA_blk_n <= src_V_pixel_28_g_TVALID;
        else 
            src_V_pixel_28_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_28_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_28_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_28_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_28_r_TDATA_blk_n_assign_proc : process(src_V_pixel_28_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_28_r_TDATA_blk_n <= src_V_pixel_28_r_TVALID;
        else 
            src_V_pixel_28_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_28_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_28_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_28_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_29_b_TDATA_blk_n_assign_proc : process(src_V_pixel_29_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_29_b_TDATA_blk_n <= src_V_pixel_29_b_TVALID;
        else 
            src_V_pixel_29_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_29_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_29_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_29_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_29_g_TDATA_blk_n_assign_proc : process(src_V_pixel_29_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_29_g_TDATA_blk_n <= src_V_pixel_29_g_TVALID;
        else 
            src_V_pixel_29_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_29_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_29_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_29_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_29_r_TDATA_blk_n_assign_proc : process(src_V_pixel_29_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_29_r_TDATA_blk_n <= src_V_pixel_29_r_TVALID;
        else 
            src_V_pixel_29_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_29_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_29_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_29_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_2_b_TDATA_blk_n_assign_proc : process(src_V_pixel_2_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_2_b_TDATA_blk_n <= src_V_pixel_2_b_TVALID;
        else 
            src_V_pixel_2_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_2_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_2_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_2_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_2_g_TDATA_blk_n_assign_proc : process(src_V_pixel_2_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_2_g_TDATA_blk_n <= src_V_pixel_2_g_TVALID;
        else 
            src_V_pixel_2_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_2_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_2_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_2_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_2_r_TDATA_blk_n_assign_proc : process(src_V_pixel_2_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_2_r_TDATA_blk_n <= src_V_pixel_2_r_TVALID;
        else 
            src_V_pixel_2_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_2_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_2_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_2_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_30_b_TDATA_blk_n_assign_proc : process(src_V_pixel_30_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_30_b_TDATA_blk_n <= src_V_pixel_30_b_TVALID;
        else 
            src_V_pixel_30_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_30_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_30_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_30_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_30_g_TDATA_blk_n_assign_proc : process(src_V_pixel_30_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_30_g_TDATA_blk_n <= src_V_pixel_30_g_TVALID;
        else 
            src_V_pixel_30_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_30_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_30_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_30_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_30_r_TDATA_blk_n_assign_proc : process(src_V_pixel_30_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_30_r_TDATA_blk_n <= src_V_pixel_30_r_TVALID;
        else 
            src_V_pixel_30_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_30_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_30_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_30_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_31_b_TDATA_blk_n_assign_proc : process(src_V_pixel_31_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_31_b_TDATA_blk_n <= src_V_pixel_31_b_TVALID;
        else 
            src_V_pixel_31_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_31_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_31_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_31_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_31_g_TDATA_blk_n_assign_proc : process(src_V_pixel_31_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_31_g_TDATA_blk_n <= src_V_pixel_31_g_TVALID;
        else 
            src_V_pixel_31_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_31_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_31_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_31_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_31_r_TDATA_blk_n_assign_proc : process(src_V_pixel_31_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_31_r_TDATA_blk_n <= src_V_pixel_31_r_TVALID;
        else 
            src_V_pixel_31_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_31_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_31_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_31_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_32_b_TDATA_blk_n_assign_proc : process(src_V_pixel_32_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_32_b_TDATA_blk_n <= src_V_pixel_32_b_TVALID;
        else 
            src_V_pixel_32_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_32_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_32_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_32_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_32_g_TDATA_blk_n_assign_proc : process(src_V_pixel_32_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_32_g_TDATA_blk_n <= src_V_pixel_32_g_TVALID;
        else 
            src_V_pixel_32_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_32_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_32_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_32_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_32_r_TDATA_blk_n_assign_proc : process(src_V_pixel_32_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_32_r_TDATA_blk_n <= src_V_pixel_32_r_TVALID;
        else 
            src_V_pixel_32_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_32_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_32_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_32_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_33_b_TDATA_blk_n_assign_proc : process(src_V_pixel_33_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_33_b_TDATA_blk_n <= src_V_pixel_33_b_TVALID;
        else 
            src_V_pixel_33_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_33_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_33_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_33_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_33_g_TDATA_blk_n_assign_proc : process(src_V_pixel_33_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_33_g_TDATA_blk_n <= src_V_pixel_33_g_TVALID;
        else 
            src_V_pixel_33_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_33_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_33_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_33_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_33_r_TDATA_blk_n_assign_proc : process(src_V_pixel_33_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_33_r_TDATA_blk_n <= src_V_pixel_33_r_TVALID;
        else 
            src_V_pixel_33_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_33_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_33_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_33_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_34_b_TDATA_blk_n_assign_proc : process(src_V_pixel_34_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_34_b_TDATA_blk_n <= src_V_pixel_34_b_TVALID;
        else 
            src_V_pixel_34_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_34_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_34_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_34_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_34_g_TDATA_blk_n_assign_proc : process(src_V_pixel_34_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_34_g_TDATA_blk_n <= src_V_pixel_34_g_TVALID;
        else 
            src_V_pixel_34_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_34_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_34_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_34_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_34_r_TDATA_blk_n_assign_proc : process(src_V_pixel_34_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_34_r_TDATA_blk_n <= src_V_pixel_34_r_TVALID;
        else 
            src_V_pixel_34_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_34_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_34_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_34_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_35_b_TDATA_blk_n_assign_proc : process(src_V_pixel_35_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_35_b_TDATA_blk_n <= src_V_pixel_35_b_TVALID;
        else 
            src_V_pixel_35_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_35_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_35_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_35_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_35_g_TDATA_blk_n_assign_proc : process(src_V_pixel_35_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_35_g_TDATA_blk_n <= src_V_pixel_35_g_TVALID;
        else 
            src_V_pixel_35_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_35_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_35_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_35_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_35_r_TDATA_blk_n_assign_proc : process(src_V_pixel_35_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_35_r_TDATA_blk_n <= src_V_pixel_35_r_TVALID;
        else 
            src_V_pixel_35_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_35_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_35_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_35_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_36_b_TDATA_blk_n_assign_proc : process(src_V_pixel_36_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_36_b_TDATA_blk_n <= src_V_pixel_36_b_TVALID;
        else 
            src_V_pixel_36_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_36_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_36_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_36_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_36_g_TDATA_blk_n_assign_proc : process(src_V_pixel_36_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_36_g_TDATA_blk_n <= src_V_pixel_36_g_TVALID;
        else 
            src_V_pixel_36_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_36_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_36_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_36_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_36_r_TDATA_blk_n_assign_proc : process(src_V_pixel_36_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_36_r_TDATA_blk_n <= src_V_pixel_36_r_TVALID;
        else 
            src_V_pixel_36_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_36_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_36_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_36_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_37_b_TDATA_blk_n_assign_proc : process(src_V_pixel_37_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_37_b_TDATA_blk_n <= src_V_pixel_37_b_TVALID;
        else 
            src_V_pixel_37_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_37_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_37_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_37_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_37_g_TDATA_blk_n_assign_proc : process(src_V_pixel_37_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_37_g_TDATA_blk_n <= src_V_pixel_37_g_TVALID;
        else 
            src_V_pixel_37_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_37_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_37_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_37_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_37_r_TDATA_blk_n_assign_proc : process(src_V_pixel_37_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_37_r_TDATA_blk_n <= src_V_pixel_37_r_TVALID;
        else 
            src_V_pixel_37_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_37_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_37_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_37_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_38_b_TDATA_blk_n_assign_proc : process(src_V_pixel_38_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_38_b_TDATA_blk_n <= src_V_pixel_38_b_TVALID;
        else 
            src_V_pixel_38_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_38_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_38_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_38_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_38_g_TDATA_blk_n_assign_proc : process(src_V_pixel_38_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_38_g_TDATA_blk_n <= src_V_pixel_38_g_TVALID;
        else 
            src_V_pixel_38_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_38_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_38_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_38_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_38_r_TDATA_blk_n_assign_proc : process(src_V_pixel_38_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_38_r_TDATA_blk_n <= src_V_pixel_38_r_TVALID;
        else 
            src_V_pixel_38_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_38_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_38_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_38_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_39_b_TDATA_blk_n_assign_proc : process(src_V_pixel_39_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_39_b_TDATA_blk_n <= src_V_pixel_39_b_TVALID;
        else 
            src_V_pixel_39_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_39_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_39_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_39_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_39_g_TDATA_blk_n_assign_proc : process(src_V_pixel_39_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_39_g_TDATA_blk_n <= src_V_pixel_39_g_TVALID;
        else 
            src_V_pixel_39_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_39_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_39_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_39_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_39_r_TDATA_blk_n_assign_proc : process(src_V_pixel_39_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_39_r_TDATA_blk_n <= src_V_pixel_39_r_TVALID;
        else 
            src_V_pixel_39_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_39_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_39_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_39_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_3_b_TDATA_blk_n_assign_proc : process(src_V_pixel_3_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_3_b_TDATA_blk_n <= src_V_pixel_3_b_TVALID;
        else 
            src_V_pixel_3_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_3_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_3_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_3_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_3_g_TDATA_blk_n_assign_proc : process(src_V_pixel_3_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_3_g_TDATA_blk_n <= src_V_pixel_3_g_TVALID;
        else 
            src_V_pixel_3_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_3_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_3_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_3_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_3_r_TDATA_blk_n_assign_proc : process(src_V_pixel_3_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_3_r_TDATA_blk_n <= src_V_pixel_3_r_TVALID;
        else 
            src_V_pixel_3_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_3_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_3_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_3_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_40_b_TDATA_blk_n_assign_proc : process(src_V_pixel_40_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_40_b_TDATA_blk_n <= src_V_pixel_40_b_TVALID;
        else 
            src_V_pixel_40_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_40_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_40_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_40_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_40_g_TDATA_blk_n_assign_proc : process(src_V_pixel_40_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_40_g_TDATA_blk_n <= src_V_pixel_40_g_TVALID;
        else 
            src_V_pixel_40_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_40_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_40_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_40_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_40_r_TDATA_blk_n_assign_proc : process(src_V_pixel_40_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_40_r_TDATA_blk_n <= src_V_pixel_40_r_TVALID;
        else 
            src_V_pixel_40_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_40_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_40_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_40_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_41_b_TDATA_blk_n_assign_proc : process(src_V_pixel_41_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_41_b_TDATA_blk_n <= src_V_pixel_41_b_TVALID;
        else 
            src_V_pixel_41_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_41_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_41_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_41_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_41_g_TDATA_blk_n_assign_proc : process(src_V_pixel_41_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_41_g_TDATA_blk_n <= src_V_pixel_41_g_TVALID;
        else 
            src_V_pixel_41_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_41_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_41_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_41_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_41_r_TDATA_blk_n_assign_proc : process(src_V_pixel_41_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_41_r_TDATA_blk_n <= src_V_pixel_41_r_TVALID;
        else 
            src_V_pixel_41_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_41_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_41_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_41_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_4_b_TDATA_blk_n_assign_proc : process(src_V_pixel_4_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_4_b_TDATA_blk_n <= src_V_pixel_4_b_TVALID;
        else 
            src_V_pixel_4_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_4_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_4_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_4_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_4_g_TDATA_blk_n_assign_proc : process(src_V_pixel_4_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_4_g_TDATA_blk_n <= src_V_pixel_4_g_TVALID;
        else 
            src_V_pixel_4_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_4_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_4_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_4_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_4_r_TDATA_blk_n_assign_proc : process(src_V_pixel_4_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_4_r_TDATA_blk_n <= src_V_pixel_4_r_TVALID;
        else 
            src_V_pixel_4_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_4_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_4_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_4_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_5_b_TDATA_blk_n_assign_proc : process(src_V_pixel_5_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_5_b_TDATA_blk_n <= src_V_pixel_5_b_TVALID;
        else 
            src_V_pixel_5_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_5_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_5_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_5_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_5_g_TDATA_blk_n_assign_proc : process(src_V_pixel_5_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_5_g_TDATA_blk_n <= src_V_pixel_5_g_TVALID;
        else 
            src_V_pixel_5_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_5_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_5_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_5_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_5_r_TDATA_blk_n_assign_proc : process(src_V_pixel_5_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_5_r_TDATA_blk_n <= src_V_pixel_5_r_TVALID;
        else 
            src_V_pixel_5_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_5_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_5_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_5_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_6_b_TDATA_blk_n_assign_proc : process(src_V_pixel_6_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_6_b_TDATA_blk_n <= src_V_pixel_6_b_TVALID;
        else 
            src_V_pixel_6_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_6_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_6_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_6_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_6_g_TDATA_blk_n_assign_proc : process(src_V_pixel_6_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_6_g_TDATA_blk_n <= src_V_pixel_6_g_TVALID;
        else 
            src_V_pixel_6_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_6_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_6_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_6_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_6_r_TDATA_blk_n_assign_proc : process(src_V_pixel_6_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_6_r_TDATA_blk_n <= src_V_pixel_6_r_TVALID;
        else 
            src_V_pixel_6_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_6_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_6_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_6_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_7_b_TDATA_blk_n_assign_proc : process(src_V_pixel_7_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_7_b_TDATA_blk_n <= src_V_pixel_7_b_TVALID;
        else 
            src_V_pixel_7_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_7_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_7_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_7_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_7_g_TDATA_blk_n_assign_proc : process(src_V_pixel_7_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_7_g_TDATA_blk_n <= src_V_pixel_7_g_TVALID;
        else 
            src_V_pixel_7_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_7_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_7_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_7_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_7_r_TDATA_blk_n_assign_proc : process(src_V_pixel_7_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_7_r_TDATA_blk_n <= src_V_pixel_7_r_TVALID;
        else 
            src_V_pixel_7_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_7_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_7_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_7_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_8_b_TDATA_blk_n_assign_proc : process(src_V_pixel_8_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_8_b_TDATA_blk_n <= src_V_pixel_8_b_TVALID;
        else 
            src_V_pixel_8_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_8_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_8_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_8_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_8_g_TDATA_blk_n_assign_proc : process(src_V_pixel_8_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_8_g_TDATA_blk_n <= src_V_pixel_8_g_TVALID;
        else 
            src_V_pixel_8_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_8_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_8_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_8_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_8_r_TDATA_blk_n_assign_proc : process(src_V_pixel_8_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_8_r_TDATA_blk_n <= src_V_pixel_8_r_TVALID;
        else 
            src_V_pixel_8_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_8_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_8_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_8_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_9_b_TDATA_blk_n_assign_proc : process(src_V_pixel_9_b_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_9_b_TDATA_blk_n <= src_V_pixel_9_b_TVALID;
        else 
            src_V_pixel_9_b_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_9_b_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_9_b_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_9_b_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_9_g_TDATA_blk_n_assign_proc : process(src_V_pixel_9_g_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_9_g_TDATA_blk_n <= src_V_pixel_9_g_TVALID;
        else 
            src_V_pixel_9_g_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_9_g_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_9_g_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_9_g_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_9_r_TDATA_blk_n_assign_proc : process(src_V_pixel_9_r_TVALID, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            src_V_pixel_9_r_TDATA_blk_n <= src_V_pixel_9_r_TVALID;
        else 
            src_V_pixel_9_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_V_pixel_9_r_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            src_V_pixel_9_r_TREADY <= ap_const_logic_1;
        else 
            src_V_pixel_9_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    strm_in_V_pixel_0_b_blk_n_assign_proc : process(strm_in_V_pixel_0_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_0_b_blk_n <= strm_in_V_pixel_0_b_full_n;
        else 
            strm_in_V_pixel_0_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_0_b_din <= src_V_pixel_0_b_TDATA;
    strm_in_V_pixel_0_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_0_g_blk_n_assign_proc : process(strm_in_V_pixel_0_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_0_g_blk_n <= strm_in_V_pixel_0_g_full_n;
        else 
            strm_in_V_pixel_0_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_0_g_din <= src_V_pixel_0_g_TDATA;
    strm_in_V_pixel_0_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_0_r_blk_n_assign_proc : process(strm_in_V_pixel_0_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_0_r_blk_n <= strm_in_V_pixel_0_r_full_n;
        else 
            strm_in_V_pixel_0_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_0_r_din <= src_V_pixel_0_r_TDATA;
    strm_in_V_pixel_0_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_10_b_blk_n_assign_proc : process(strm_in_V_pixel_10_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_10_b_blk_n <= strm_in_V_pixel_10_b_full_n;
        else 
            strm_in_V_pixel_10_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_10_b_din <= src_V_pixel_10_b_TDATA;
    strm_in_V_pixel_10_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_10_g_blk_n_assign_proc : process(strm_in_V_pixel_10_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_10_g_blk_n <= strm_in_V_pixel_10_g_full_n;
        else 
            strm_in_V_pixel_10_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_10_g_din <= src_V_pixel_10_g_TDATA;
    strm_in_V_pixel_10_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_10_r_blk_n_assign_proc : process(strm_in_V_pixel_10_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_10_r_blk_n <= strm_in_V_pixel_10_r_full_n;
        else 
            strm_in_V_pixel_10_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_10_r_din <= src_V_pixel_10_r_TDATA;
    strm_in_V_pixel_10_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_11_b_blk_n_assign_proc : process(strm_in_V_pixel_11_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_11_b_blk_n <= strm_in_V_pixel_11_b_full_n;
        else 
            strm_in_V_pixel_11_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_11_b_din <= src_V_pixel_11_b_TDATA;
    strm_in_V_pixel_11_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_11_g_blk_n_assign_proc : process(strm_in_V_pixel_11_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_11_g_blk_n <= strm_in_V_pixel_11_g_full_n;
        else 
            strm_in_V_pixel_11_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_11_g_din <= src_V_pixel_11_g_TDATA;
    strm_in_V_pixel_11_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_11_r_blk_n_assign_proc : process(strm_in_V_pixel_11_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_11_r_blk_n <= strm_in_V_pixel_11_r_full_n;
        else 
            strm_in_V_pixel_11_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_11_r_din <= src_V_pixel_11_r_TDATA;
    strm_in_V_pixel_11_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_12_b_blk_n_assign_proc : process(strm_in_V_pixel_12_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_12_b_blk_n <= strm_in_V_pixel_12_b_full_n;
        else 
            strm_in_V_pixel_12_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_12_b_din <= src_V_pixel_12_b_TDATA;
    strm_in_V_pixel_12_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_12_g_blk_n_assign_proc : process(strm_in_V_pixel_12_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_12_g_blk_n <= strm_in_V_pixel_12_g_full_n;
        else 
            strm_in_V_pixel_12_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_12_g_din <= src_V_pixel_12_g_TDATA;
    strm_in_V_pixel_12_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_12_r_blk_n_assign_proc : process(strm_in_V_pixel_12_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_12_r_blk_n <= strm_in_V_pixel_12_r_full_n;
        else 
            strm_in_V_pixel_12_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_12_r_din <= src_V_pixel_12_r_TDATA;
    strm_in_V_pixel_12_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_13_b_blk_n_assign_proc : process(strm_in_V_pixel_13_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_13_b_blk_n <= strm_in_V_pixel_13_b_full_n;
        else 
            strm_in_V_pixel_13_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_13_b_din <= src_V_pixel_13_b_TDATA;
    strm_in_V_pixel_13_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_13_g_blk_n_assign_proc : process(strm_in_V_pixel_13_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_13_g_blk_n <= strm_in_V_pixel_13_g_full_n;
        else 
            strm_in_V_pixel_13_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_13_g_din <= src_V_pixel_13_g_TDATA;
    strm_in_V_pixel_13_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_13_r_blk_n_assign_proc : process(strm_in_V_pixel_13_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_13_r_blk_n <= strm_in_V_pixel_13_r_full_n;
        else 
            strm_in_V_pixel_13_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_13_r_din <= src_V_pixel_13_r_TDATA;
    strm_in_V_pixel_13_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_14_b_blk_n_assign_proc : process(strm_in_V_pixel_14_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_14_b_blk_n <= strm_in_V_pixel_14_b_full_n;
        else 
            strm_in_V_pixel_14_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_14_b_din <= src_V_pixel_14_b_TDATA;
    strm_in_V_pixel_14_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_14_g_blk_n_assign_proc : process(strm_in_V_pixel_14_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_14_g_blk_n <= strm_in_V_pixel_14_g_full_n;
        else 
            strm_in_V_pixel_14_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_14_g_din <= src_V_pixel_14_g_TDATA;
    strm_in_V_pixel_14_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_14_r_blk_n_assign_proc : process(strm_in_V_pixel_14_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_14_r_blk_n <= strm_in_V_pixel_14_r_full_n;
        else 
            strm_in_V_pixel_14_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_14_r_din <= src_V_pixel_14_r_TDATA;
    strm_in_V_pixel_14_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_15_b_blk_n_assign_proc : process(strm_in_V_pixel_15_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_15_b_blk_n <= strm_in_V_pixel_15_b_full_n;
        else 
            strm_in_V_pixel_15_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_15_b_din <= src_V_pixel_15_b_TDATA;
    strm_in_V_pixel_15_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_15_g_blk_n_assign_proc : process(strm_in_V_pixel_15_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_15_g_blk_n <= strm_in_V_pixel_15_g_full_n;
        else 
            strm_in_V_pixel_15_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_15_g_din <= src_V_pixel_15_g_TDATA;
    strm_in_V_pixel_15_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_15_r_blk_n_assign_proc : process(strm_in_V_pixel_15_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_15_r_blk_n <= strm_in_V_pixel_15_r_full_n;
        else 
            strm_in_V_pixel_15_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_15_r_din <= src_V_pixel_15_r_TDATA;
    strm_in_V_pixel_15_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_16_b_blk_n_assign_proc : process(strm_in_V_pixel_16_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_16_b_blk_n <= strm_in_V_pixel_16_b_full_n;
        else 
            strm_in_V_pixel_16_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_16_b_din <= src_V_pixel_16_b_TDATA;
    strm_in_V_pixel_16_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_16_g_blk_n_assign_proc : process(strm_in_V_pixel_16_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_16_g_blk_n <= strm_in_V_pixel_16_g_full_n;
        else 
            strm_in_V_pixel_16_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_16_g_din <= src_V_pixel_16_g_TDATA;
    strm_in_V_pixel_16_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_16_r_blk_n_assign_proc : process(strm_in_V_pixel_16_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_16_r_blk_n <= strm_in_V_pixel_16_r_full_n;
        else 
            strm_in_V_pixel_16_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_16_r_din <= src_V_pixel_16_r_TDATA;
    strm_in_V_pixel_16_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_17_b_blk_n_assign_proc : process(strm_in_V_pixel_17_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_17_b_blk_n <= strm_in_V_pixel_17_b_full_n;
        else 
            strm_in_V_pixel_17_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_17_b_din <= src_V_pixel_17_b_TDATA;
    strm_in_V_pixel_17_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_17_g_blk_n_assign_proc : process(strm_in_V_pixel_17_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_17_g_blk_n <= strm_in_V_pixel_17_g_full_n;
        else 
            strm_in_V_pixel_17_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_17_g_din <= src_V_pixel_17_g_TDATA;
    strm_in_V_pixel_17_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_17_r_blk_n_assign_proc : process(strm_in_V_pixel_17_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_17_r_blk_n <= strm_in_V_pixel_17_r_full_n;
        else 
            strm_in_V_pixel_17_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_17_r_din <= src_V_pixel_17_r_TDATA;
    strm_in_V_pixel_17_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_18_b_blk_n_assign_proc : process(strm_in_V_pixel_18_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_18_b_blk_n <= strm_in_V_pixel_18_b_full_n;
        else 
            strm_in_V_pixel_18_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_18_b_din <= src_V_pixel_18_b_TDATA;
    strm_in_V_pixel_18_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_18_g_blk_n_assign_proc : process(strm_in_V_pixel_18_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_18_g_blk_n <= strm_in_V_pixel_18_g_full_n;
        else 
            strm_in_V_pixel_18_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_18_g_din <= src_V_pixel_18_g_TDATA;
    strm_in_V_pixel_18_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_18_r_blk_n_assign_proc : process(strm_in_V_pixel_18_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_18_r_blk_n <= strm_in_V_pixel_18_r_full_n;
        else 
            strm_in_V_pixel_18_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_18_r_din <= src_V_pixel_18_r_TDATA;
    strm_in_V_pixel_18_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_19_b_blk_n_assign_proc : process(strm_in_V_pixel_19_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_19_b_blk_n <= strm_in_V_pixel_19_b_full_n;
        else 
            strm_in_V_pixel_19_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_19_b_din <= src_V_pixel_19_b_TDATA;
    strm_in_V_pixel_19_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_19_g_blk_n_assign_proc : process(strm_in_V_pixel_19_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_19_g_blk_n <= strm_in_V_pixel_19_g_full_n;
        else 
            strm_in_V_pixel_19_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_19_g_din <= src_V_pixel_19_g_TDATA;
    strm_in_V_pixel_19_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_19_r_blk_n_assign_proc : process(strm_in_V_pixel_19_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_19_r_blk_n <= strm_in_V_pixel_19_r_full_n;
        else 
            strm_in_V_pixel_19_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_19_r_din <= src_V_pixel_19_r_TDATA;
    strm_in_V_pixel_19_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_1_b_blk_n_assign_proc : process(strm_in_V_pixel_1_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_1_b_blk_n <= strm_in_V_pixel_1_b_full_n;
        else 
            strm_in_V_pixel_1_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_1_b_din <= src_V_pixel_1_b_TDATA;
    strm_in_V_pixel_1_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_1_g_blk_n_assign_proc : process(strm_in_V_pixel_1_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_1_g_blk_n <= strm_in_V_pixel_1_g_full_n;
        else 
            strm_in_V_pixel_1_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_1_g_din <= src_V_pixel_1_g_TDATA;
    strm_in_V_pixel_1_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_1_r_blk_n_assign_proc : process(strm_in_V_pixel_1_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_1_r_blk_n <= strm_in_V_pixel_1_r_full_n;
        else 
            strm_in_V_pixel_1_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_1_r_din <= src_V_pixel_1_r_TDATA;
    strm_in_V_pixel_1_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_20_b_blk_n_assign_proc : process(strm_in_V_pixel_20_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_20_b_blk_n <= strm_in_V_pixel_20_b_full_n;
        else 
            strm_in_V_pixel_20_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_20_b_din <= src_V_pixel_20_b_TDATA;
    strm_in_V_pixel_20_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_20_g_blk_n_assign_proc : process(strm_in_V_pixel_20_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_20_g_blk_n <= strm_in_V_pixel_20_g_full_n;
        else 
            strm_in_V_pixel_20_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_20_g_din <= src_V_pixel_20_g_TDATA;
    strm_in_V_pixel_20_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_20_r_blk_n_assign_proc : process(strm_in_V_pixel_20_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_20_r_blk_n <= strm_in_V_pixel_20_r_full_n;
        else 
            strm_in_V_pixel_20_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_20_r_din <= src_V_pixel_20_r_TDATA;
    strm_in_V_pixel_20_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_21_b_blk_n_assign_proc : process(strm_in_V_pixel_21_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_21_b_blk_n <= strm_in_V_pixel_21_b_full_n;
        else 
            strm_in_V_pixel_21_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_21_b_din <= src_V_pixel_21_b_TDATA;
    strm_in_V_pixel_21_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_21_g_blk_n_assign_proc : process(strm_in_V_pixel_21_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_21_g_blk_n <= strm_in_V_pixel_21_g_full_n;
        else 
            strm_in_V_pixel_21_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_21_g_din <= src_V_pixel_21_g_TDATA;
    strm_in_V_pixel_21_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_21_r_blk_n_assign_proc : process(strm_in_V_pixel_21_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_21_r_blk_n <= strm_in_V_pixel_21_r_full_n;
        else 
            strm_in_V_pixel_21_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_21_r_din <= src_V_pixel_21_r_TDATA;
    strm_in_V_pixel_21_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_22_b_blk_n_assign_proc : process(strm_in_V_pixel_22_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_22_b_blk_n <= strm_in_V_pixel_22_b_full_n;
        else 
            strm_in_V_pixel_22_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_22_b_din <= src_V_pixel_22_b_TDATA;
    strm_in_V_pixel_22_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_22_g_blk_n_assign_proc : process(strm_in_V_pixel_22_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_22_g_blk_n <= strm_in_V_pixel_22_g_full_n;
        else 
            strm_in_V_pixel_22_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_22_g_din <= src_V_pixel_22_g_TDATA;
    strm_in_V_pixel_22_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_22_r_blk_n_assign_proc : process(strm_in_V_pixel_22_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_22_r_blk_n <= strm_in_V_pixel_22_r_full_n;
        else 
            strm_in_V_pixel_22_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_22_r_din <= src_V_pixel_22_r_TDATA;
    strm_in_V_pixel_22_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_23_b_blk_n_assign_proc : process(strm_in_V_pixel_23_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_23_b_blk_n <= strm_in_V_pixel_23_b_full_n;
        else 
            strm_in_V_pixel_23_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_23_b_din <= src_V_pixel_23_b_TDATA;
    strm_in_V_pixel_23_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_23_g_blk_n_assign_proc : process(strm_in_V_pixel_23_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_23_g_blk_n <= strm_in_V_pixel_23_g_full_n;
        else 
            strm_in_V_pixel_23_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_23_g_din <= src_V_pixel_23_g_TDATA;
    strm_in_V_pixel_23_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_23_r_blk_n_assign_proc : process(strm_in_V_pixel_23_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_23_r_blk_n <= strm_in_V_pixel_23_r_full_n;
        else 
            strm_in_V_pixel_23_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_23_r_din <= src_V_pixel_23_r_TDATA;
    strm_in_V_pixel_23_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_24_b_blk_n_assign_proc : process(strm_in_V_pixel_24_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_24_b_blk_n <= strm_in_V_pixel_24_b_full_n;
        else 
            strm_in_V_pixel_24_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_24_b_din <= src_V_pixel_24_b_TDATA;
    strm_in_V_pixel_24_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_24_g_blk_n_assign_proc : process(strm_in_V_pixel_24_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_24_g_blk_n <= strm_in_V_pixel_24_g_full_n;
        else 
            strm_in_V_pixel_24_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_24_g_din <= src_V_pixel_24_g_TDATA;
    strm_in_V_pixel_24_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_24_r_blk_n_assign_proc : process(strm_in_V_pixel_24_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_24_r_blk_n <= strm_in_V_pixel_24_r_full_n;
        else 
            strm_in_V_pixel_24_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_24_r_din <= src_V_pixel_24_r_TDATA;
    strm_in_V_pixel_24_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_25_b_blk_n_assign_proc : process(strm_in_V_pixel_25_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_25_b_blk_n <= strm_in_V_pixel_25_b_full_n;
        else 
            strm_in_V_pixel_25_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_25_b_din <= src_V_pixel_25_b_TDATA;
    strm_in_V_pixel_25_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_25_g_blk_n_assign_proc : process(strm_in_V_pixel_25_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_25_g_blk_n <= strm_in_V_pixel_25_g_full_n;
        else 
            strm_in_V_pixel_25_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_25_g_din <= src_V_pixel_25_g_TDATA;
    strm_in_V_pixel_25_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_25_r_blk_n_assign_proc : process(strm_in_V_pixel_25_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_25_r_blk_n <= strm_in_V_pixel_25_r_full_n;
        else 
            strm_in_V_pixel_25_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_25_r_din <= src_V_pixel_25_r_TDATA;
    strm_in_V_pixel_25_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_26_b_blk_n_assign_proc : process(strm_in_V_pixel_26_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_26_b_blk_n <= strm_in_V_pixel_26_b_full_n;
        else 
            strm_in_V_pixel_26_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_26_b_din <= src_V_pixel_26_b_TDATA;
    strm_in_V_pixel_26_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_26_g_blk_n_assign_proc : process(strm_in_V_pixel_26_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_26_g_blk_n <= strm_in_V_pixel_26_g_full_n;
        else 
            strm_in_V_pixel_26_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_26_g_din <= src_V_pixel_26_g_TDATA;
    strm_in_V_pixel_26_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_26_r_blk_n_assign_proc : process(strm_in_V_pixel_26_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_26_r_blk_n <= strm_in_V_pixel_26_r_full_n;
        else 
            strm_in_V_pixel_26_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_26_r_din <= src_V_pixel_26_r_TDATA;
    strm_in_V_pixel_26_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_27_b_blk_n_assign_proc : process(strm_in_V_pixel_27_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_27_b_blk_n <= strm_in_V_pixel_27_b_full_n;
        else 
            strm_in_V_pixel_27_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_27_b_din <= src_V_pixel_27_b_TDATA;
    strm_in_V_pixel_27_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_27_g_blk_n_assign_proc : process(strm_in_V_pixel_27_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_27_g_blk_n <= strm_in_V_pixel_27_g_full_n;
        else 
            strm_in_V_pixel_27_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_27_g_din <= src_V_pixel_27_g_TDATA;
    strm_in_V_pixel_27_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_27_r_blk_n_assign_proc : process(strm_in_V_pixel_27_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_27_r_blk_n <= strm_in_V_pixel_27_r_full_n;
        else 
            strm_in_V_pixel_27_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_27_r_din <= src_V_pixel_27_r_TDATA;
    strm_in_V_pixel_27_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_28_b_blk_n_assign_proc : process(strm_in_V_pixel_28_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_28_b_blk_n <= strm_in_V_pixel_28_b_full_n;
        else 
            strm_in_V_pixel_28_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_28_b_din <= src_V_pixel_28_b_TDATA;
    strm_in_V_pixel_28_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_28_g_blk_n_assign_proc : process(strm_in_V_pixel_28_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_28_g_blk_n <= strm_in_V_pixel_28_g_full_n;
        else 
            strm_in_V_pixel_28_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_28_g_din <= src_V_pixel_28_g_TDATA;
    strm_in_V_pixel_28_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_28_r_blk_n_assign_proc : process(strm_in_V_pixel_28_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_28_r_blk_n <= strm_in_V_pixel_28_r_full_n;
        else 
            strm_in_V_pixel_28_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_28_r_din <= src_V_pixel_28_r_TDATA;
    strm_in_V_pixel_28_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_29_b_blk_n_assign_proc : process(strm_in_V_pixel_29_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_29_b_blk_n <= strm_in_V_pixel_29_b_full_n;
        else 
            strm_in_V_pixel_29_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_29_b_din <= src_V_pixel_29_b_TDATA;
    strm_in_V_pixel_29_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_29_g_blk_n_assign_proc : process(strm_in_V_pixel_29_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_29_g_blk_n <= strm_in_V_pixel_29_g_full_n;
        else 
            strm_in_V_pixel_29_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_29_g_din <= src_V_pixel_29_g_TDATA;
    strm_in_V_pixel_29_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_29_r_blk_n_assign_proc : process(strm_in_V_pixel_29_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_29_r_blk_n <= strm_in_V_pixel_29_r_full_n;
        else 
            strm_in_V_pixel_29_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_29_r_din <= src_V_pixel_29_r_TDATA;
    strm_in_V_pixel_29_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_2_b_blk_n_assign_proc : process(strm_in_V_pixel_2_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_2_b_blk_n <= strm_in_V_pixel_2_b_full_n;
        else 
            strm_in_V_pixel_2_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_2_b_din <= src_V_pixel_2_b_TDATA;
    strm_in_V_pixel_2_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_2_g_blk_n_assign_proc : process(strm_in_V_pixel_2_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_2_g_blk_n <= strm_in_V_pixel_2_g_full_n;
        else 
            strm_in_V_pixel_2_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_2_g_din <= src_V_pixel_2_g_TDATA;
    strm_in_V_pixel_2_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_2_r_blk_n_assign_proc : process(strm_in_V_pixel_2_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_2_r_blk_n <= strm_in_V_pixel_2_r_full_n;
        else 
            strm_in_V_pixel_2_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_2_r_din <= src_V_pixel_2_r_TDATA;
    strm_in_V_pixel_2_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_30_b_blk_n_assign_proc : process(strm_in_V_pixel_30_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_30_b_blk_n <= strm_in_V_pixel_30_b_full_n;
        else 
            strm_in_V_pixel_30_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_30_b_din <= src_V_pixel_30_b_TDATA;
    strm_in_V_pixel_30_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_30_g_blk_n_assign_proc : process(strm_in_V_pixel_30_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_30_g_blk_n <= strm_in_V_pixel_30_g_full_n;
        else 
            strm_in_V_pixel_30_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_30_g_din <= src_V_pixel_30_g_TDATA;
    strm_in_V_pixel_30_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_30_r_blk_n_assign_proc : process(strm_in_V_pixel_30_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_30_r_blk_n <= strm_in_V_pixel_30_r_full_n;
        else 
            strm_in_V_pixel_30_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_30_r_din <= src_V_pixel_30_r_TDATA;
    strm_in_V_pixel_30_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_31_b_blk_n_assign_proc : process(strm_in_V_pixel_31_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_31_b_blk_n <= strm_in_V_pixel_31_b_full_n;
        else 
            strm_in_V_pixel_31_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_31_b_din <= src_V_pixel_31_b_TDATA;
    strm_in_V_pixel_31_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_31_g_blk_n_assign_proc : process(strm_in_V_pixel_31_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_31_g_blk_n <= strm_in_V_pixel_31_g_full_n;
        else 
            strm_in_V_pixel_31_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_31_g_din <= src_V_pixel_31_g_TDATA;
    strm_in_V_pixel_31_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_31_r_blk_n_assign_proc : process(strm_in_V_pixel_31_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_31_r_blk_n <= strm_in_V_pixel_31_r_full_n;
        else 
            strm_in_V_pixel_31_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_31_r_din <= src_V_pixel_31_r_TDATA;
    strm_in_V_pixel_31_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_32_b_blk_n_assign_proc : process(strm_in_V_pixel_32_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_32_b_blk_n <= strm_in_V_pixel_32_b_full_n;
        else 
            strm_in_V_pixel_32_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_32_b_din <= src_V_pixel_32_b_TDATA;
    strm_in_V_pixel_32_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_32_g_blk_n_assign_proc : process(strm_in_V_pixel_32_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_32_g_blk_n <= strm_in_V_pixel_32_g_full_n;
        else 
            strm_in_V_pixel_32_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_32_g_din <= src_V_pixel_32_g_TDATA;
    strm_in_V_pixel_32_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_32_r_blk_n_assign_proc : process(strm_in_V_pixel_32_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_32_r_blk_n <= strm_in_V_pixel_32_r_full_n;
        else 
            strm_in_V_pixel_32_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_32_r_din <= src_V_pixel_32_r_TDATA;
    strm_in_V_pixel_32_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_33_b_blk_n_assign_proc : process(strm_in_V_pixel_33_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_33_b_blk_n <= strm_in_V_pixel_33_b_full_n;
        else 
            strm_in_V_pixel_33_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_33_b_din <= src_V_pixel_33_b_TDATA;
    strm_in_V_pixel_33_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_33_g_blk_n_assign_proc : process(strm_in_V_pixel_33_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_33_g_blk_n <= strm_in_V_pixel_33_g_full_n;
        else 
            strm_in_V_pixel_33_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_33_g_din <= src_V_pixel_33_g_TDATA;
    strm_in_V_pixel_33_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_33_r_blk_n_assign_proc : process(strm_in_V_pixel_33_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_33_r_blk_n <= strm_in_V_pixel_33_r_full_n;
        else 
            strm_in_V_pixel_33_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_33_r_din <= src_V_pixel_33_r_TDATA;
    strm_in_V_pixel_33_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_34_b_blk_n_assign_proc : process(strm_in_V_pixel_34_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_34_b_blk_n <= strm_in_V_pixel_34_b_full_n;
        else 
            strm_in_V_pixel_34_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_34_b_din <= src_V_pixel_34_b_TDATA;
    strm_in_V_pixel_34_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_34_g_blk_n_assign_proc : process(strm_in_V_pixel_34_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_34_g_blk_n <= strm_in_V_pixel_34_g_full_n;
        else 
            strm_in_V_pixel_34_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_34_g_din <= src_V_pixel_34_g_TDATA;
    strm_in_V_pixel_34_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_34_r_blk_n_assign_proc : process(strm_in_V_pixel_34_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_34_r_blk_n <= strm_in_V_pixel_34_r_full_n;
        else 
            strm_in_V_pixel_34_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_34_r_din <= src_V_pixel_34_r_TDATA;
    strm_in_V_pixel_34_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_35_b_blk_n_assign_proc : process(strm_in_V_pixel_35_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_35_b_blk_n <= strm_in_V_pixel_35_b_full_n;
        else 
            strm_in_V_pixel_35_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_35_b_din <= src_V_pixel_35_b_TDATA;
    strm_in_V_pixel_35_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_35_g_blk_n_assign_proc : process(strm_in_V_pixel_35_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_35_g_blk_n <= strm_in_V_pixel_35_g_full_n;
        else 
            strm_in_V_pixel_35_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_35_g_din <= src_V_pixel_35_g_TDATA;
    strm_in_V_pixel_35_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_35_r_blk_n_assign_proc : process(strm_in_V_pixel_35_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_35_r_blk_n <= strm_in_V_pixel_35_r_full_n;
        else 
            strm_in_V_pixel_35_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_35_r_din <= src_V_pixel_35_r_TDATA;
    strm_in_V_pixel_35_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_36_b_blk_n_assign_proc : process(strm_in_V_pixel_36_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_36_b_blk_n <= strm_in_V_pixel_36_b_full_n;
        else 
            strm_in_V_pixel_36_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_36_b_din <= src_V_pixel_36_b_TDATA;
    strm_in_V_pixel_36_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_36_g_blk_n_assign_proc : process(strm_in_V_pixel_36_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_36_g_blk_n <= strm_in_V_pixel_36_g_full_n;
        else 
            strm_in_V_pixel_36_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_36_g_din <= src_V_pixel_36_g_TDATA;
    strm_in_V_pixel_36_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_36_r_blk_n_assign_proc : process(strm_in_V_pixel_36_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_36_r_blk_n <= strm_in_V_pixel_36_r_full_n;
        else 
            strm_in_V_pixel_36_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_36_r_din <= src_V_pixel_36_r_TDATA;
    strm_in_V_pixel_36_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_37_b_blk_n_assign_proc : process(strm_in_V_pixel_37_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_37_b_blk_n <= strm_in_V_pixel_37_b_full_n;
        else 
            strm_in_V_pixel_37_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_37_b_din <= src_V_pixel_37_b_TDATA;
    strm_in_V_pixel_37_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_37_g_blk_n_assign_proc : process(strm_in_V_pixel_37_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_37_g_blk_n <= strm_in_V_pixel_37_g_full_n;
        else 
            strm_in_V_pixel_37_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_37_g_din <= src_V_pixel_37_g_TDATA;
    strm_in_V_pixel_37_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_37_r_blk_n_assign_proc : process(strm_in_V_pixel_37_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_37_r_blk_n <= strm_in_V_pixel_37_r_full_n;
        else 
            strm_in_V_pixel_37_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_37_r_din <= src_V_pixel_37_r_TDATA;
    strm_in_V_pixel_37_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_38_b_blk_n_assign_proc : process(strm_in_V_pixel_38_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_38_b_blk_n <= strm_in_V_pixel_38_b_full_n;
        else 
            strm_in_V_pixel_38_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_38_b_din <= src_V_pixel_38_b_TDATA;
    strm_in_V_pixel_38_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_38_g_blk_n_assign_proc : process(strm_in_V_pixel_38_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_38_g_blk_n <= strm_in_V_pixel_38_g_full_n;
        else 
            strm_in_V_pixel_38_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_38_g_din <= src_V_pixel_38_g_TDATA;
    strm_in_V_pixel_38_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_38_r_blk_n_assign_proc : process(strm_in_V_pixel_38_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_38_r_blk_n <= strm_in_V_pixel_38_r_full_n;
        else 
            strm_in_V_pixel_38_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_38_r_din <= src_V_pixel_38_r_TDATA;
    strm_in_V_pixel_38_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_39_b_blk_n_assign_proc : process(strm_in_V_pixel_39_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_39_b_blk_n <= strm_in_V_pixel_39_b_full_n;
        else 
            strm_in_V_pixel_39_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_39_b_din <= src_V_pixel_39_b_TDATA;
    strm_in_V_pixel_39_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_39_g_blk_n_assign_proc : process(strm_in_V_pixel_39_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_39_g_blk_n <= strm_in_V_pixel_39_g_full_n;
        else 
            strm_in_V_pixel_39_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_39_g_din <= src_V_pixel_39_g_TDATA;
    strm_in_V_pixel_39_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_39_r_blk_n_assign_proc : process(strm_in_V_pixel_39_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_39_r_blk_n <= strm_in_V_pixel_39_r_full_n;
        else 
            strm_in_V_pixel_39_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_39_r_din <= src_V_pixel_39_r_TDATA;
    strm_in_V_pixel_39_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_3_b_blk_n_assign_proc : process(strm_in_V_pixel_3_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_3_b_blk_n <= strm_in_V_pixel_3_b_full_n;
        else 
            strm_in_V_pixel_3_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_3_b_din <= src_V_pixel_3_b_TDATA;
    strm_in_V_pixel_3_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_3_g_blk_n_assign_proc : process(strm_in_V_pixel_3_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_3_g_blk_n <= strm_in_V_pixel_3_g_full_n;
        else 
            strm_in_V_pixel_3_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_3_g_din <= src_V_pixel_3_g_TDATA;
    strm_in_V_pixel_3_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_3_r_blk_n_assign_proc : process(strm_in_V_pixel_3_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_3_r_blk_n <= strm_in_V_pixel_3_r_full_n;
        else 
            strm_in_V_pixel_3_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_3_r_din <= src_V_pixel_3_r_TDATA;
    strm_in_V_pixel_3_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_40_b_blk_n_assign_proc : process(strm_in_V_pixel_40_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_40_b_blk_n <= strm_in_V_pixel_40_b_full_n;
        else 
            strm_in_V_pixel_40_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_40_b_din <= src_V_pixel_40_b_TDATA;
    strm_in_V_pixel_40_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_40_g_blk_n_assign_proc : process(strm_in_V_pixel_40_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_40_g_blk_n <= strm_in_V_pixel_40_g_full_n;
        else 
            strm_in_V_pixel_40_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_40_g_din <= src_V_pixel_40_g_TDATA;
    strm_in_V_pixel_40_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_40_r_blk_n_assign_proc : process(strm_in_V_pixel_40_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_40_r_blk_n <= strm_in_V_pixel_40_r_full_n;
        else 
            strm_in_V_pixel_40_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_40_r_din <= src_V_pixel_40_r_TDATA;
    strm_in_V_pixel_40_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_41_b_blk_n_assign_proc : process(strm_in_V_pixel_41_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_41_b_blk_n <= strm_in_V_pixel_41_b_full_n;
        else 
            strm_in_V_pixel_41_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_41_b_din <= src_V_pixel_41_b_TDATA;
    strm_in_V_pixel_41_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_41_g_blk_n_assign_proc : process(strm_in_V_pixel_41_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_41_g_blk_n <= strm_in_V_pixel_41_g_full_n;
        else 
            strm_in_V_pixel_41_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_41_g_din <= src_V_pixel_41_g_TDATA;
    strm_in_V_pixel_41_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_41_r_blk_n_assign_proc : process(strm_in_V_pixel_41_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_41_r_blk_n <= strm_in_V_pixel_41_r_full_n;
        else 
            strm_in_V_pixel_41_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_41_r_din <= src_V_pixel_41_r_TDATA;
    strm_in_V_pixel_41_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_4_b_blk_n_assign_proc : process(strm_in_V_pixel_4_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_4_b_blk_n <= strm_in_V_pixel_4_b_full_n;
        else 
            strm_in_V_pixel_4_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_4_b_din <= src_V_pixel_4_b_TDATA;
    strm_in_V_pixel_4_b_write <= strm_in_V_pixel_4_g1_update;
    strm_in_V_pixel_4_g1_status <= (strm_in_V_pixel_0_r_full_n and strm_in_V_pixel_1_r_full_n and strm_in_V_pixel_2_r_full_n and strm_in_V_pixel_3_r_full_n and strm_in_V_pixel_4_r_full_n and strm_in_V_pixel_5_r_full_n and strm_in_V_pixel_6_r_full_n and strm_in_V_pixel_7_r_full_n and strm_in_V_pixel_8_r_full_n and strm_in_V_pixel_9_r_full_n and strm_in_V_pixel_10_r_full_n and strm_in_V_pixel_11_r_full_n and strm_in_V_pixel_12_r_full_n and strm_in_V_pixel_13_r_full_n and strm_in_V_pixel_14_r_full_n and strm_in_V_pixel_15_r_full_n and strm_in_V_pixel_16_r_full_n and strm_in_V_pixel_17_r_full_n and strm_in_V_pixel_18_r_full_n and strm_in_V_pixel_19_r_full_n and strm_in_V_pixel_20_r_full_n and strm_in_V_pixel_21_r_full_n and strm_in_V_pixel_22_r_full_n and strm_in_V_pixel_23_r_full_n and strm_in_V_pixel_24_r_full_n and strm_in_V_pixel_25_r_full_n and strm_in_V_pixel_26_r_full_n and strm_in_V_pixel_27_r_full_n and strm_in_V_pixel_28_r_full_n and strm_in_V_pixel_29_r_full_n and strm_in_V_pixel_30_r_full_n and strm_in_V_pixel_31_r_full_n and strm_in_V_pixel_32_r_full_n and strm_in_V_pixel_33_r_full_n and strm_in_V_pixel_34_r_full_n and strm_in_V_pixel_35_r_full_n and strm_in_V_pixel_36_r_full_n and strm_in_V_pixel_37_r_full_n and strm_in_V_pixel_38_r_full_n and strm_in_V_pixel_39_r_full_n and strm_in_V_pixel_40_r_full_n and strm_in_V_pixel_41_r_full_n and strm_in_V_pixel_0_g_full_n and strm_in_V_pixel_1_g_full_n and strm_in_V_pixel_2_g_full_n and strm_in_V_pixel_3_g_full_n and strm_in_V_pixel_4_g_full_n and strm_in_V_pixel_5_g_full_n and strm_in_V_pixel_6_g_full_n and strm_in_V_pixel_7_g_full_n and strm_in_V_pixel_8_g_full_n and strm_in_V_pixel_9_g_full_n and strm_in_V_pixel_10_g_full_n and strm_in_V_pixel_11_g_full_n and strm_in_V_pixel_12_g_full_n and strm_in_V_pixel_13_g_full_n and strm_in_V_pixel_14_g_full_n and strm_in_V_pixel_15_g_full_n and strm_in_V_pixel_16_g_full_n and strm_in_V_pixel_17_g_full_n and strm_in_V_pixel_18_g_full_n and strm_in_V_pixel_19_g_full_n and strm_in_V_pixel_20_g_full_n and strm_in_V_pixel_21_g_full_n and strm_in_V_pixel_22_g_full_n and strm_in_V_pixel_23_g_full_n and strm_in_V_pixel_24_g_full_n and strm_in_V_pixel_25_g_full_n and strm_in_V_pixel_26_g_full_n and strm_in_V_pixel_27_g_full_n and strm_in_V_pixel_28_g_full_n and strm_in_V_pixel_29_g_full_n and strm_in_V_pixel_30_g_full_n and strm_in_V_pixel_31_g_full_n and strm_in_V_pixel_32_g_full_n and strm_in_V_pixel_33_g_full_n and strm_in_V_pixel_34_g_full_n and strm_in_V_pixel_35_g_full_n and strm_in_V_pixel_36_g_full_n and strm_in_V_pixel_37_g_full_n and strm_in_V_pixel_38_g_full_n and strm_in_V_pixel_39_g_full_n and strm_in_V_pixel_40_g_full_n and strm_in_V_pixel_41_g_full_n and strm_in_V_pixel_0_b_full_n and strm_in_V_pixel_1_b_full_n and strm_in_V_pixel_2_b_full_n and strm_in_V_pixel_3_b_full_n and strm_in_V_pixel_4_b_full_n and strm_in_V_pixel_5_b_full_n and strm_in_V_pixel_6_b_full_n and strm_in_V_pixel_7_b_full_n and strm_in_V_pixel_8_b_full_n and strm_in_V_pixel_9_b_full_n and strm_in_V_pixel_10_b_full_n and strm_in_V_pixel_11_b_full_n and strm_in_V_pixel_12_b_full_n and strm_in_V_pixel_13_b_full_n and strm_in_V_pixel_14_b_full_n and strm_in_V_pixel_15_b_full_n and strm_in_V_pixel_16_b_full_n and strm_in_V_pixel_17_b_full_n and strm_in_V_pixel_18_b_full_n and strm_in_V_pixel_19_b_full_n and strm_in_V_pixel_20_b_full_n and strm_in_V_pixel_21_b_full_n and strm_in_V_pixel_22_b_full_n and strm_in_V_pixel_23_b_full_n and strm_in_V_pixel_24_b_full_n and strm_in_V_pixel_25_b_full_n and strm_in_V_pixel_26_b_full_n and strm_in_V_pixel_27_b_full_n and strm_in_V_pixel_28_b_full_n and strm_in_V_pixel_29_b_full_n and strm_in_V_pixel_30_b_full_n and strm_in_V_pixel_31_b_full_n and strm_in_V_pixel_32_b_full_n and strm_in_V_pixel_33_b_full_n and strm_in_V_pixel_34_b_full_n and strm_in_V_pixel_35_b_full_n and strm_in_V_pixel_36_b_full_n and strm_in_V_pixel_37_b_full_n and strm_in_V_pixel_38_b_full_n and strm_in_V_pixel_39_b_full_n and strm_in_V_pixel_40_b_full_n and strm_in_V_pixel_41_b_full_n);

    strm_in_V_pixel_4_g1_update_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2, ap_sig_1180)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0) and not(ap_sig_1180))) then 
            strm_in_V_pixel_4_g1_update <= ap_const_logic_1;
        else 
            strm_in_V_pixel_4_g1_update <= ap_const_logic_0;
        end if; 
    end process;


    strm_in_V_pixel_4_g_blk_n_assign_proc : process(strm_in_V_pixel_4_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_4_g_blk_n <= strm_in_V_pixel_4_g_full_n;
        else 
            strm_in_V_pixel_4_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_4_g_din <= src_V_pixel_4_g_TDATA;
    strm_in_V_pixel_4_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_4_r_blk_n_assign_proc : process(strm_in_V_pixel_4_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_4_r_blk_n <= strm_in_V_pixel_4_r_full_n;
        else 
            strm_in_V_pixel_4_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_4_r_din <= src_V_pixel_4_r_TDATA;
    strm_in_V_pixel_4_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_5_b_blk_n_assign_proc : process(strm_in_V_pixel_5_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_5_b_blk_n <= strm_in_V_pixel_5_b_full_n;
        else 
            strm_in_V_pixel_5_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_5_b_din <= src_V_pixel_5_b_TDATA;
    strm_in_V_pixel_5_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_5_g_blk_n_assign_proc : process(strm_in_V_pixel_5_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_5_g_blk_n <= strm_in_V_pixel_5_g_full_n;
        else 
            strm_in_V_pixel_5_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_5_g_din <= src_V_pixel_5_g_TDATA;
    strm_in_V_pixel_5_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_5_r_blk_n_assign_proc : process(strm_in_V_pixel_5_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_5_r_blk_n <= strm_in_V_pixel_5_r_full_n;
        else 
            strm_in_V_pixel_5_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_5_r_din <= src_V_pixel_5_r_TDATA;
    strm_in_V_pixel_5_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_6_b_blk_n_assign_proc : process(strm_in_V_pixel_6_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_6_b_blk_n <= strm_in_V_pixel_6_b_full_n;
        else 
            strm_in_V_pixel_6_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_6_b_din <= src_V_pixel_6_b_TDATA;
    strm_in_V_pixel_6_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_6_g_blk_n_assign_proc : process(strm_in_V_pixel_6_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_6_g_blk_n <= strm_in_V_pixel_6_g_full_n;
        else 
            strm_in_V_pixel_6_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_6_g_din <= src_V_pixel_6_g_TDATA;
    strm_in_V_pixel_6_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_6_r_blk_n_assign_proc : process(strm_in_V_pixel_6_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_6_r_blk_n <= strm_in_V_pixel_6_r_full_n;
        else 
            strm_in_V_pixel_6_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_6_r_din <= src_V_pixel_6_r_TDATA;
    strm_in_V_pixel_6_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_7_b_blk_n_assign_proc : process(strm_in_V_pixel_7_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_7_b_blk_n <= strm_in_V_pixel_7_b_full_n;
        else 
            strm_in_V_pixel_7_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_7_b_din <= src_V_pixel_7_b_TDATA;
    strm_in_V_pixel_7_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_7_g_blk_n_assign_proc : process(strm_in_V_pixel_7_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_7_g_blk_n <= strm_in_V_pixel_7_g_full_n;
        else 
            strm_in_V_pixel_7_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_7_g_din <= src_V_pixel_7_g_TDATA;
    strm_in_V_pixel_7_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_7_r_blk_n_assign_proc : process(strm_in_V_pixel_7_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_7_r_blk_n <= strm_in_V_pixel_7_r_full_n;
        else 
            strm_in_V_pixel_7_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_7_r_din <= src_V_pixel_7_r_TDATA;
    strm_in_V_pixel_7_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_8_b_blk_n_assign_proc : process(strm_in_V_pixel_8_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_8_b_blk_n <= strm_in_V_pixel_8_b_full_n;
        else 
            strm_in_V_pixel_8_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_8_b_din <= src_V_pixel_8_b_TDATA;
    strm_in_V_pixel_8_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_8_g_blk_n_assign_proc : process(strm_in_V_pixel_8_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_8_g_blk_n <= strm_in_V_pixel_8_g_full_n;
        else 
            strm_in_V_pixel_8_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_8_g_din <= src_V_pixel_8_g_TDATA;
    strm_in_V_pixel_8_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_8_r_blk_n_assign_proc : process(strm_in_V_pixel_8_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_8_r_blk_n <= strm_in_V_pixel_8_r_full_n;
        else 
            strm_in_V_pixel_8_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_8_r_din <= src_V_pixel_8_r_TDATA;
    strm_in_V_pixel_8_r_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_9_b_blk_n_assign_proc : process(strm_in_V_pixel_9_b_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_9_b_blk_n <= strm_in_V_pixel_9_b_full_n;
        else 
            strm_in_V_pixel_9_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_9_b_din <= src_V_pixel_9_b_TDATA;
    strm_in_V_pixel_9_b_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_9_g_blk_n_assign_proc : process(strm_in_V_pixel_9_g_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_9_g_blk_n <= strm_in_V_pixel_9_g_full_n;
        else 
            strm_in_V_pixel_9_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_9_g_din <= src_V_pixel_9_g_TDATA;
    strm_in_V_pixel_9_g_write <= strm_in_V_pixel_4_g1_update;

    strm_in_V_pixel_9_r_blk_n_assign_proc : process(strm_in_V_pixel_9_r_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_i_i_fu_2193_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_i_i_fu_2193_p2 = ap_const_lv1_0))) then 
            strm_in_V_pixel_9_r_blk_n <= strm_in_V_pixel_9_r_full_n;
        else 
            strm_in_V_pixel_9_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_9_r_din <= src_V_pixel_9_r_TDATA;
    strm_in_V_pixel_9_r_write <= strm_in_V_pixel_4_g1_update;
end behav;
