commit cc6a8bd0d7f782c31e1a35793b4e1253c6716ad5
Author: Joel Sing <joel@sing.id.au>
Date:   Mon Mar 2 04:26:54 2020 +1100

    cmd/compile: add zero store operations for riscv64
    
    This allows for zero stores to be performed using the zero register, rather
    than loading a separate register with zero.
    
    Change-Id: Ic81d8dbcdacbb2ca2c3f77682ff5ad7cdc33d18d
    Reviewed-on: https://go-review.googlesource.com/c/go/+/221684
    Reviewed-by: Cherry Zhang <cherryyz@google.com>
    Run-TryBot: Cherry Zhang <cherryyz@google.com>
    TryBot-Result: Gobot Gobot <gobot@golang.org>

 src/cmd/compile/internal/riscv64/ssa.go        |   7 +
 src/cmd/compile/internal/ssa/gen/RISCV64.rules |  18 ++
 src/cmd/compile/internal/ssa/gen/RISCV64Ops.go |  19 +-
 src/cmd/compile/internal/ssa/opGen.go          |  56 ++++++
 src/cmd/compile/internal/ssa/rewriteRISCV64.go | 264 +++++++++++++++++++++++++
 5 files changed, 358 insertions(+), 6 deletions(-)
