
---------- Begin Simulation Statistics ----------
final_tick                               13754202795234                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185742                       # Simulator instruction rate (inst/s)
host_mem_usage                               17501468                       # Number of bytes of host memory used
host_op_rate                                   301991                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1886.81                       # Real time elapsed on the host
host_tick_rate                               18629473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   350459363                       # Number of instructions simulated
sim_ops                                     569798149                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035150                       # Number of seconds simulated
sim_ticks                                 35150199948                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         2511                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       853660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        12756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1683084                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        12785                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  21                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu0.num_int_insts                          27                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     81.48%     81.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2529393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5059492                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          216                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1751132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          171                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3502843                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          171                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       372093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       744825                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          517                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1641750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3312079                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops               14                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1350613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2782851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         30147249                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        16827170                       # number of cc regfile writes
system.switch_cpus0.committedInsts           27533030                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             50445206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.833800                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.833800                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           448144                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          208167                       # number of floating regfile writes
system.switch_cpus0.idleCycles                6819940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       148570                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         6534076                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.519103                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            13109794                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           4348685                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       29123143                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts      9081450                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1255                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        11956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      4563370                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     56878543                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts      8761109                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       249824                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     54794488                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        114930                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      5045887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        135255                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      5235266                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         3875                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       111922                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        36648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         66791416                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             54603189                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.587480                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         39238614                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.517291                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              54745224                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        82147712                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       43770226                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.260838                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.260838                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       220055      0.40%      0.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     41369367     75.16%     75.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        31433      0.06%     75.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       146388      0.27%     75.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         4713      0.01%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            4      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            2      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        22089      0.04%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     75.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         5390      0.01%     75.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        38411      0.07%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      8681036     15.77%     91.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4066640      7.39%     99.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       142238      0.26%     99.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       316546      0.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      55044312                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         607881                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1144703                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       522977                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       855549                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1462672                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.026573                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1094864     74.85%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          1692      0.12%     74.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt            12      0.00%     74.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc           96      0.01%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        166030     11.35%     86.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       127922      8.75%     95.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        40618      2.78%     97.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        31438      2.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      55679048                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    209200062                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     54080212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     62459968                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          56873187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         55044312                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         5356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      6433250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        57284                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      7793379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     98736185                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.557489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.634502                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85220206     86.31%     86.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2374777      2.41%     88.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1966273      1.99%     90.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1744453      1.77%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      1627110      1.65%     94.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1507806      1.53%     95.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1754929      1.78%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1398462      1.42%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1142169      1.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     98736185                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.521470                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       599739                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       445897                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads      9081450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4563370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       26824277                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               105556125                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  19423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        165500981                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       117704731                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.422224                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.422224                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        362172215                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       162812794                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 112407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       118017                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29338853                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.072832                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52561355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2291826                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6490979                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50437335                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305535                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    431520749                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     50269529                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       128785                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    429912372                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       198143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        174351                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       224056                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       114817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3200                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        644021839                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            429031072                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        379742906                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.064483                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             429794566                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       379265059                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      225144853                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.368408                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.368408                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684645      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    215305231     50.07%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28715      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47520705     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39331782      9.15%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924584      0.21%     97.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10981775      2.55%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369026      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     430041164                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      174420031                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    348202569                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    173714465                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    178381120                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1451736                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003376                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         387231     26.67%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3356      0.23%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            1      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          720      0.05%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91980      6.34%     33.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334318     23.03%     56.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       439254     30.26%     86.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       194876     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     256388224                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    618777614                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    255316607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    261524822                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         431520194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        430041164                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8385120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         2408                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          472                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4872525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    105443718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.078395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.966750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25865103     24.53%     24.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3085052      2.93%     27.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6416243      6.08%     33.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7204070      6.83%     40.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10484251      9.94%     50.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12399058     11.76%     62.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10695229     10.14%     72.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9949948      9.44%     81.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19344764     18.35%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    105443718                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.074052                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14642                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        47906                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50437335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      111304467                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               105556125                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          1780096                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes          842529                       # number of cc regfile writes
system.switch_cpus2.committedInsts           49519894                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             54439693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.131590                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.131590                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         90957474                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        41038084                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  11032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         1078                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          314229                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.626553                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            33057298                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           6092684                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       21773264                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     15304115                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts           56                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      6102094                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     54490042                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     26964614                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          547                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     66136485                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        174360                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     18444193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          1285                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     18643658                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect           11                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         74998236                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             54464565                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.534356                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         40075792                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.515977                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              54464888                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        73070961                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        7019985                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.469133                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.469133                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      7915247     11.97%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           14      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     15486102     23.42%     35.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       305616      0.46%     35.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     35.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      9372241     14.17%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     50.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      9264470     14.01%     64.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite           10      0.00%     64.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     17700648     26.76%     90.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6092688      9.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      66137036                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       59657558                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    113301510                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     47130563                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     47184240                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7830434                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.118397                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          98860      1.26%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      1184303     15.12%     16.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       983399     12.56%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     28.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1816645     23.20%     52.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite            0      0.00%     52.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3233927     41.30%     93.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       513300      6.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      14309912                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    132348549                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      7334002                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes      7356474                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          54490042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         66137036                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        50252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          464                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined        85206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    105545093                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626624                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.721928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90472966     85.72%     85.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1626307      1.54%     87.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1629966      1.54%     88.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1329674      1.26%     90.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3832905      3.63%     93.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2188651      2.07%     95.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1723688      1.63%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1282716      1.22%     98.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1458220      1.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    105545093                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.626558                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads       520308                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       138082                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     15304115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6102094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       34704696                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               105556125                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          6384434                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         6543645                       # number of cc regfile writes
system.switch_cpus3.committedInsts           23406380                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             41777644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.509716                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.509716                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         42160493                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        32241116                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 297537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        16488                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1125494                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.414856                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            12055090                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           1983016                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       12453607                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     10015072                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        15553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2137247                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     44065104                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     10072074                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        53687                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     43790583                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         20089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      8033639                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         34497                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      8065418                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          370                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect          379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        16109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers         42326765                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             43489920                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.668554                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         28297716                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.412008                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              43648805                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        32632870                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        8124840                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.221743                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.221743                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       166910      0.38%      0.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12268749     27.98%     28.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          695      0.00%     28.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      8653666     19.74%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13764      0.03%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          406      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     48.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd      5186097     11.83%     59.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       705175      1.61%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      4775722     10.89%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     72.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1173968      2.68%     75.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       185259      0.42%     75.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      8915416     20.33%     95.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      1798447      4.10%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      43844274                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       34456234                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     68684533                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     34020866                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     35679145                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt             309516                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007059                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          10194      3.29%      3.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      3.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         2567      0.83%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          1118      0.36%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        37083     11.98%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv          248      0.08%     16.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     16.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        62540     20.21%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     36.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         32645     10.55%     47.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        30471      9.84%     57.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       118651     38.33%     95.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        13999      4.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses       9530646                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    124583159                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      9469054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     10673770                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          44051790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         43844274                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      2287452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        11044                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1285097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    105258588                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.416539                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.523126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     95920202     91.13%     91.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1351523      1.28%     92.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1070344      1.02%     93.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       895266      0.85%     94.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       986497      0.94%     95.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1147327      1.09%     96.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1118738      1.06%     97.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       878314      0.83%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1890377      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    105258588                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.415365                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       860950                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       950853                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     10015072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2137247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       14300311                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               105556125                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data      9947585                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9947586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data      9984398                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9984399                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1006853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1006857                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1011700                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1011704                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  68534714014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  68534714014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  68534714014                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  68534714014                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     10954438                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10954443                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     10996098                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10996103                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.091913                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091913                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.092005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092006                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 68068.242349                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68067.971930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 67742.131080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67741.863247                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          153                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       591385                       # number of writebacks
system.cpu0.dcache.writebacks::total           591385                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       392754                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       392754                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       392754                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       392754                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       614099                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       614099                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       617130                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       617130                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40278211468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40278211468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  41017621651                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  41017621651                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.056059                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.056123                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056123                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 65589.117501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65589.117501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 66465.123476                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66465.123476                       # average overall mshr miss latency
system.cpu0.dcache.replacements                591385                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      6124029                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6124030                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       927990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       927994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  59998426848                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  59998426848                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      7052019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7052024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.131592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.131593                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 64654.173911                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64653.895228                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       378685                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       378685                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       549305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       549305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  33073332894                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  33073332894                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.077893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 60209.415341                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60209.415341                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      3823556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3823556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        78863                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        78863                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8536287166                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8536287166                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      3902419                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3902419                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.020209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 108241.978697                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108241.978697                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        14069                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14069                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        64794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        64794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   7204878574                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7204878574                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.016604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016604                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 111196.693737                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 111196.693737                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        36813                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        36813                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         4847                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4847                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        41660                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        41660                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.116347                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.116347                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         3031                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3031                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    739410183                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    739410183                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.072756                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.072756                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 243949.252062                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 243949.252062                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.430069                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10602943                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           591897                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.913493                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.017402                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.412668                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000034                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998853                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         88560721                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        88560721                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      4712607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4712621                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      4712607                       # number of overall hits
system.cpu0.icache.overall_hits::total        4712621                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       249732                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        249733                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       249732                       # number of overall misses
system.cpu0.icache.overall_misses::total       249733                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   6137109081                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6137109081                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   6137109081                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6137109081                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           15                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      4962339                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4962354                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           15                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      4962339                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4962354                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.066667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.050325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.050326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.066667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.050325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.050326                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 24574.780489                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24574.682084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 24574.780489                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24574.682084                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       236687                       # number of writebacks
system.cpu0.icache.writebacks::total           236687                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        12393                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12393                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        12393                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12393                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       237339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       237339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       237339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       237339                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4964087277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4964087277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4964087277                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4964087277                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.047828                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.047828                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.047828                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.047828                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 20915.598688                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20915.598688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 20915.598688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20915.598688                       # average overall mshr miss latency
system.cpu0.icache.replacements                236687                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      4712607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4712621                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       249732                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       249733                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   6137109081                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6137109081                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      4962339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4962354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.050325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.050326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 24574.780489                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24574.682084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        12393                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12393                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       237339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       237339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4964087277                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4964087277                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.047828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 20915.598688                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20915.598688                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          498.104887                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4949961                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           237340                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.855991                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.087770                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   498.017117                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000171                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.972690                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.972861                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         39936172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        39936172                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         789603                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       457805                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       702717                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        25756                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        25756                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         39634                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        39634                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       789603                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       711248                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1826683                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            2537931                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     30330112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     75729728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           106059840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       332577                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               21284736                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1187444                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.012911                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.113107                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1172142     98.71%     98.71% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               15273      1.29%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                  29      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1187444                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1111966209                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      237152789                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      599912383                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.7                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       223188                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       281392                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         504580                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       223188                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       281392                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        504580                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        14032                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       310496                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       324533                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        14032                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       310496                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       324533                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst   3942883836                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  39344650219                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  43287534055                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst   3942883836                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  39344650219                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  43287534055                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       237220                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       591888                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       829113                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       237220                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       591888                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       829113                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.059152                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.524586                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.391422                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.059152                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.524586                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.391422                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 280992.291619                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 126715.481742                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 133384.075133                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 280992.291619                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 126715.481742                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 133384.075133                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       332436                       # number of writebacks
system.cpu0.l2cache.writebacks::total          332436                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        14021                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       310494                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       324515                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        14021                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       310494                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       324515                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst   3936337056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  39241237735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  43177574791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst   3936337056                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  39241237735                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  43177574791                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.059105                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.524582                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.391400                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.059105                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.524582                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.391400                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 280745.813851                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 126383.240047                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 133052.631746                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 280745.813851                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 126383.240047                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 133052.631746                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               332436                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       295770                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       295770                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       295770                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       295770                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       531024                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       531024                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       531024                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       531024                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        25733                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        25733                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       450216                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       450216                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        25753                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        25753                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000777                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000777                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 22510.800000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 22510.800000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       499500                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       499500                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000777                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000777                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        24975                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        24975                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        12350                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        12350                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        27282                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        27282                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7011547767                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7011547767                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        39632                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        39632                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.688383                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.688383                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 257002.703871                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 257002.703871                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        27282                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        27282                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7002462861                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7002462861                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.688383                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.688383                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 256669.703871                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 256669.703871                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       223188                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       269042                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       492230                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        14032                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       283214                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       297251                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3942883836                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  32333102452                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  36275986288                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       237220                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       552256                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       789481                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.059152                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.512831                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.376514                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 280992.291619                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 114164.915760                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 122038.231286                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           11                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        14021                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       283212                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       297233                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3936337056                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  32238774874                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  36175111930                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.059105                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.512827                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376492                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 280745.813851                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 113832.658482                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 121706.243688                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4064.352946                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1681645                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          336532                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.996984                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   145.923521                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.015021                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.104987                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   298.122005                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3620.187411                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.035626                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000026                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.072784                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.883835                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.992274                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1685                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2031                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        27243124                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       27243124                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  35150189625                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32476.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32476.numOps                      0                       # Number of Ops committed
system.cpu0.thread32476.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     42678657                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42678659                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     42961746                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42961748                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7506130                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7506131                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7564467                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7564468                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  52561970671                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  52561970671                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  52561970671                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  52561970671                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     50184787                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     50184790                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50526213                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50526216                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.149714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.149714                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7002.539347                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7002.538414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  6948.535921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6948.535002                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       202433                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            292                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   693.263699                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2529393                       # number of writebacks
system.cpu1.dcache.writebacks::total          2529393                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4990417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4990417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4990417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4990417                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2515713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2515713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2529905                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2529905                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  23849964751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  23849964751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  29467699726                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29467699726                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  9480.399692                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9480.399692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 11647.749511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11647.749511                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2529393                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     42278904                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42278906                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      7489394                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7489395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  46324897398                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46324897398                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49768298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49768301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.150485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  6185.399967                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6185.399141                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4990414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4990414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2498980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2498980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  17618472891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17618472891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  7050.265665                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7050.265665                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   6237073273                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6237073273                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 372674.072239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 372674.072239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        16733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   6231491860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6231491860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.040176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 372407.330425                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 372407.330425                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       283089                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       283089                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        58337                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        58337                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341426                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341426                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.170863                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.170863                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   5617734975                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   5617734975                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041567                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041567                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 395838.146491                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 395838.146491                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.531972                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45491654                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2529905                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.981566                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052597617                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.002151                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.529821                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999082                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999086                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        406739633                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       406739633                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20356580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20356601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20356580                       # number of overall hits
system.cpu1.icache.overall_hits::total       20356601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          215                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     69172425                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     69172425                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     69172425                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     69172425                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20356793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20356816                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20356793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20356816                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 324753.169014                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 321732.209302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 324753.169014                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 321732.209302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          191                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     64229706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     64229706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     64229706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     64229706                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 336281.183246                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 336281.183246                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 336281.183246                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 336281.183246                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20356580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20356601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     69172425                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     69172425                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20356793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20356816                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 324753.169014                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 321732.209302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     64229706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     64229706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 336281.183246                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 336281.183246                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          131.528147                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20356794                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         105475.616580                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   129.528147                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.252985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.256891                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        162854721                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       162854721                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2513366                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        73928                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2499066                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16732                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16732                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2513366                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          385                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7589205                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7589590                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    323795072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           323807360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        43602                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2790528                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2573700                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009224                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2573481     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 219      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2573700                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3369385575                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         190809                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2527374429                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2482421                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2482421                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2482421                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2482421                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          190                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        47483                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        47676                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          190                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        47483                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        47676                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     64097838                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  18609538500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  18673636338                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     64097838                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  18609538500                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  18673636338                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          190                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2529904                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2530097                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          190                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2529904                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2530097                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.018844                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.018844                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 337357.042105                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 391920.024009                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 391677.916310                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 337357.042105                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 391920.024009                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 391677.916310                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        43601                       # number of writebacks
system.cpu1.l2cache.writebacks::total           43601                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        47483                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        47673                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        47483                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        47673                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     64034568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  18593726661                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  18657761229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     64034568                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  18593726661                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  18657761229                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 337024.042105                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 391587.024009                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 391369.564093                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 337024.042105                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 391587.024009                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 391369.564093                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                43601                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        58208                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        58208                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        58208                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        58208                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2471184                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2471184                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2471184                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2471184                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15217                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15217                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   6214154292                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   6214154292                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.909455                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.909455                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 408369.211540                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 408369.211540                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15217                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15217                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6209087031                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   6209087031                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.909455                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.909455                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 408036.211540                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 408036.211540                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2480906                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2480906                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        32266                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        32459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     64097838                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  12395384208                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  12459482046                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2513172                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2513365                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.012839                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.012915                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 337357.042105                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 384162.406496                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 383852.923565                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        32266                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        32456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     64034568                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  12384639630                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  12448674198                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.012839                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 337024.042105                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 383829.406496                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 383555.404178                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3933.915642                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5059489                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           47697                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs          106.075623                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.451486                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.251644                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.184359                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.637310                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3920.390843                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000599                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000061                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000045                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002597                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.957127                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.960429                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2696                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80999537                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80999537                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  35150189625                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-14019.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-14019.numOps                     0                       # Number of Ops committed
system.cpu1.thread-14019.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     13927420                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13927421                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     14474929                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14474930                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1525507                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1525514                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4977509                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4977516                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 133239299103                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 133239299103                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 133239299103                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 133239299103                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     15452927                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15452935                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     19452438                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19452446                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.098720                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.098720                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.255881                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.255881                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 87340.994897                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87340.594123                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 26768.268848                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26768.231203                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     43952247                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           909381                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    48.332049                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1751132                       # number of writebacks
system.cpu2.dcache.writebacks::total          1751132                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1461109                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1461109                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1461109                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1461109                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        64398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        64398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1751653                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1751653                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7012086228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7012086228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 432554570775                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 432554570775                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004167                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004167                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.090048                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.090048                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 108886.708097                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108886.708097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 246940.787231                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 246940.787231                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1751132                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      8049012                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8049013                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1312176                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1312182                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 121709692809                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 121709692809                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data      9361188                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9361195                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.140172                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.140172                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 92754.091531                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92753.667410                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1306741                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1306741                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         5435                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5435                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   1209975147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1209975147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 222626.521987                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 222626.521987                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      5878408                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5878408                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       213331                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       213332                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  11529606294                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11529606294                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6091739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6091740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.035020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.035020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 54045.620627                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54045.367287                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       154368                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       154368                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        58963                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        58963                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5802111081                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5802111081                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.009679                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009679                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 98402.575870                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 98402.575870                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       547509                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       547509                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      3452002                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      3452002                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      3999511                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3999511                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.863106                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.863106                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      1687255                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      1687255                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 425542484547                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 425542484547                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 252209.941323                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 252209.941323                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.870499                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16226574                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1751644                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.263625                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.084871                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.785627                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000166                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999747                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          386                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        157371212                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       157371212                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4319414                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4319441                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4319414                       # number of overall hits
system.cpu2.icache.overall_hits::total        4319441                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6311682                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6311682                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6311682                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6311682                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4319463                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4319492                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4319463                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4319492                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 128809.836735                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 123758.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 128809.836735                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 123758.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      6295365                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6295365                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      6295365                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6295365                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 128476.836735                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 128476.836735                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 128476.836735                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 128476.836735                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4319414                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4319441                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6311682                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6311682                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4319463                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4319492                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 128809.836735                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 123758.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      6295365                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6295365                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 128476.836735                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 128476.836735                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           50.993750                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4319492                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         84695.921569                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    48.993751                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.095691                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.099597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         34555987                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        34555987                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1692731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2279393                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       530086                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         58964                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        58964                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1692747                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5254436                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5254538                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    224177664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           224180928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1058347                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               67734208                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2810058                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000061                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.007801                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2809887     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 171      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2810058                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2332697634                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1749885363                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       689362                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         689362                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       689362                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        689362                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1062291                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1062349                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1062291                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1062349                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      6262731                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 427971692907                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 427977955638                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      6262731                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 427971692907                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 427977955638                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1751653                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1751711                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1751653                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1751711                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.606451                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.606464                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.606451                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.606464                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 127810.836735                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 402876.135548                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 402860.035297                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 127810.836735                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 402876.135548                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 402860.035297                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1058347                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1058347                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1062291                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1062340                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1062291                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1062340                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      6246414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 427617955332                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 427624201746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      6246414                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 427617955332                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 427624201746                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606451                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.606458                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606451                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.606458                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 127477.836735                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 402543.140563                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 402530.453288                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 127477.836735                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 402543.140563                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 402530.453288                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1058347                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1485766                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1485766                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1485766                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1485766                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       265366                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       265366                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       265366                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       265366                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        26821                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        26821                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        32142                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        32143                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5627085282                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5627085282                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        58963                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        58964                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.545122                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.545129                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 175069.543961                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 175064.097377                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        32142                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        32142                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5616381996                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5616381996                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.545122                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.545112                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 174736.543961                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 174736.543961                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       662541                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       662541                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1030149                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1030206                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6262731                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 422344607625                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 422350870356                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1692690                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1692747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.608587                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.608600                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 127810.836735                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 409984.000009                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 409967.395216                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1030149                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1030198                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6246414                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 422001573336                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 422007819750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.608587                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608595                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 127477.836735                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 409651.005181                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 409637.583989                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4090.915761                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3502827                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1062443                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.296955                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.897580                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005010                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.017717                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.119302                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4089.876152                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000219                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000029                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998505                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998759                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2309                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1552                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        57107931                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       57107931                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  35150189625                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32476.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32476.numOps                      0                       # Number of Ops committed
system.cpu2.thread32476.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     10550530                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        10550530                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     10629075                       # number of overall hits
system.cpu3.dcache.overall_hits::total       10629075                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1138729                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1138733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1178453                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1178457                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 255062230359                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 255062230359                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 255062230359                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 255062230359                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     11689259                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11689263                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     11807528                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11807532                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.097417                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.097417                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.099805                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.099806                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 223988.526119                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 223987.739320                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 216438.186639                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 216437.451989                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1322734                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       257083                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12024                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            295                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   110.007818                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   871.467797                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       371763                       # number of writebacks
system.cpu3.dcache.writebacks::total           371763                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       795747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       795747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       795747                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       795747                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       342982                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       342982                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       372591                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       372591                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  69146047644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69146047644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  79889347923                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  79889347923                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.029342                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029342                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.031555                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.031555                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 201602.555364                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 201602.555364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 214415.667375                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 214415.667375                       # average overall mshr miss latency
system.cpu3.dcache.replacements                371763                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data      9008228                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9008228                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1092236                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1092240                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 249910886619                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 249910886619                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     10100464                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10100468                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.108137                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.108138                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 228806.674216                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 228805.836280                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       795746                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       795746                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       296490                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       296490                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  64010187738                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  64010187738                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.029354                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029354                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 215893.243408                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 215893.243408                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      1542302                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1542302                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        46493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        46493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5151343740                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5151343740                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      1588795                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1588795                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029263                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029263                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 110798.265115                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110798.265115                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        46492                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        46492                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5135859906                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5135859906                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029262                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029262                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 110467.605308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110467.605308                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data        78545                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        78545                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        39724                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        39724                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       118269                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       118269                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.335878                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.335878                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        29609                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        29609                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  10743300279                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  10743300279                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.250353                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.250353                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 362839.011078                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 362839.011078                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.577712                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           11001670                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           372275                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.552535                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007469                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.570243                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999161                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999175                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         94832531                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        94832531                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      2921671                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2921686                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      2921671                       # number of overall hits
system.cpu3.icache.overall_hits::total        2921686                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          601                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           603                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          601                       # number of overall misses
system.cpu3.icache.overall_misses::total          603                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    197982819                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    197982819                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    197982819                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    197982819                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           17                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      2922272                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2922289                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           17                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      2922272                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2922289                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.117647                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000206                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.117647                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000206                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 329422.327787                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 328329.716418                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 329422.327787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 328329.716418                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu3.icache.writebacks::total                9                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          147                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          147                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          454                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          454                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    154713132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    154713132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    154713132                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    154713132                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000155                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000155                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000155                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 340777.823789                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340777.823789                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 340777.823789                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340777.823789                       # average overall mshr miss latency
system.cpu3.icache.replacements                     9                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      2921671                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2921686                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          601                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          603                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    197982819                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    197982819                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      2922272                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2922289                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 329422.327787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 328329.716418                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          147                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          454                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    154713132                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    154713132                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 340777.823789                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340777.823789                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          222.756828                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2922142                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              456                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6408.206140                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   220.756828                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.431166                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.435072                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23378768                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23378768                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         326559                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       151247                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       428923                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          320                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          320                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         46172                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        46172                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       326559                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          921                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1116953                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1117874                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        29760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     47618432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            47648192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       208398                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               13337472                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        581450                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000893                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.029863                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              580931     99.91%     99.91% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 519      0.09%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          581450                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       495625542                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         453878                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      372005289                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       160299                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         160299                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       160299                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        160299                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          454                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       211972                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       212432                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          454                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       211972                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       212432                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    154404774                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  78956361603                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  79110766377                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    154404774                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  78956361603                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  79110766377                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          454                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       372271                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       372731                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          454                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       372271                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       372731                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.569402                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.569934                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.569402                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.569934                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 340098.621145                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 372484.864053                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 372405.129062                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 340098.621145                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 372484.864053                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 372405.129062                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       208398                       # number of writebacks
system.cpu3.l2cache.writebacks::total          208398                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          454                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       211972                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       212426                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          454                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       211972                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       212426                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    154253592                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  78885774927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  79040028519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    154253592                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  78885774927                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  79040028519                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.569402                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.569918                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.569402                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.569918                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 339765.621145                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 372151.864053                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 372082.647694                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 339765.621145                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 372151.864053                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 372082.647694                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               208398                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       111719                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       111719                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       111719                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       111719                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       260051                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       260051                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       260051                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       260051                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          320                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          320                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          320                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          320                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        31301                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        31301                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        14871                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        14871                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   4986564111                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   4986564111                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        46172                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        46172                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.322078                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.322078                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 335321.371192                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 335321.371192                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        14871                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        14871                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4981612068                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   4981612068                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.322078                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.322078                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 334988.371192                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 334988.371192                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       128998                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       128998                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          454                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       197101                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       197561                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    154404774                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  73969797492                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  74124202266                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          454                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       326099                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       326559                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.604421                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.604978                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 340098.621145                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 375288.798596                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 375196.533051                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          454                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       197101                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       197555                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    154253592                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  73904162859                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  74058416451                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.604421                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.604960                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 339765.621145                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 374955.798596                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 374874.928253                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4070.156707                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            744821                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          212494                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.505139                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.927577                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.022216                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.268968                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     5.527303                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4061.410644                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000471                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000005                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000310                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.001349                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991555                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.993691                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3333                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        12129630                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       12129630                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  35150189625                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1557448                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1862042                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        618850                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            498398                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                26                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               23                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              89511                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             89511                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1557464                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       969386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       138739                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3182858                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       632745                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4923728                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     41268544                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5827904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    135712576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     26900032                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                209709056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1349548                       # Total snoops (count)
system.l3bus.snoopTraffic                    54473408                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3019997                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000005                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.002153                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3019983    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                       14      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3019997                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1655617820                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           216134976                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            31795039                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           708412816                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           141675580                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         3005                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       208868                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         1143                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         1647                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              214663                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         3005                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       208868                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         1143                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         1647                       # number of overall hits
system.l3cache.overall_hits::total             214663                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst        11016                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       101624                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        46340                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1062291                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       210325                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1432312                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst        11016                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       101624                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        46340                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1062291                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       210325                       # number of overall misses
system.l3cache.overall_misses::total          1432312                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst   3836697698                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  35007538797                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     63259673                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  18384596786                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      6049611                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 423288637708                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    152400102                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  77990617342                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 558729797717                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst   3836697698                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  35007538797                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     63259673                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  18384596786                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      6049611                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 423288637708                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    152400102                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  77990617342                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 558729797717                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        14021                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       310492                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          190                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        47483                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1062291                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          454                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       211972                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1646975                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        14021                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       310492                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          190                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        47483                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1062291                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          454                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       211972                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1646975                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.785679                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.327300                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.975928                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.992230                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.869662                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.785679                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.327300                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.975928                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.992230                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.869662                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 348284.104757                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 344481.016266                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 332945.647368                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 396732.774838                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 123461.448980                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 398467.687016                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 335683.044053                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 370810.019456                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 390089.448191                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 348284.104757                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 344481.016266                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 332945.647368                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 396732.774838                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 123461.448980                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 398467.687016                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 335683.044053                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 370810.019456                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 390089.448191                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         851147                       # number of writebacks
system.l3cache.writebacks::total               851147                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst        11016                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       101624                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        46340                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1062291                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       210325                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1432289                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst        11016                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       101624                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        46340                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1062291                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       210325                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1432289                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst   3763331138                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  34330722957                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     61994273                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  18075972386                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      5723271                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 416213886208                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    149376462                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  76589852510                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 549190859205                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst   3763331138                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  34330722957                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     61994273                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  18075972386                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      5723271                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 416213886208                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    149376462                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  76589852510                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 549190859205                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.785679                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.327300                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.975928                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.992230                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.869648                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.785679                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.327300                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.975928                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.992230                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.869648                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 341624.104757                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 337821.016266                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 326285.647368                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 390072.774838                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 116801.448980                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 391807.787328                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 329023.044053                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 364150.017877                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 383435.786496                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 341624.104757                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 337821.016266                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 326285.647368                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 390072.774838                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 116801.448980                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 391807.787328                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 329023.044053                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 364150.017877                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 383435.786496                       # average overall mshr miss latency
system.l3cache.replacements                   1349545                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1010895                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1010895                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1010895                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1010895                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       618850                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       618850                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       618850                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       618850                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            7                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               7                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data           15                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total            16                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           23                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.681818                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.695652                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data           15                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total           16                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       252746                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total       269396                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.681818                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 16849.733333                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16837.250000                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         7581                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          764                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          152                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             8497                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        19699                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        14453                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        32142                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        14719                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          81014                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6785359254                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   6136864599                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5487400738                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   4919049568                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  23328674159                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        27280                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15217                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        32142                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        14871                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        89511                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.722104                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.949793                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.989779                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.905073                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 344451.964770                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 424608.358057                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 170723.686703                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 334197.266662                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 287958.552337                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        19699                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        14453                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        32142                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        14719                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        81013                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6654163914                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6040607619                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5273335018                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4821021028                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  22789127579                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.722104                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.949793                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.989779                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.905062                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 337791.964770                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 417948.358057                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 164063.686703                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 327537.266662                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 281302.106810                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         3005                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       201287                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          379                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1495                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       206166                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst        11016                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        81925                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        31887                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1030149                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       195606                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1351298                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3836697698                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  28222179543                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     63259673                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  12247732187                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6049611                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 417801236970                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    152400102                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  73071567774                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 535401123558                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        14021                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       283212                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        32266                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1030149                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          454                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       197101                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1557464                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.785679                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.289271                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.988254                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.992415                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.867627                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 348284.104757                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 344488.001745                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 332945.647368                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 384097.976824                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 123461.448980                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 405573.598547                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 335683.044053                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 373565.063311                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 396212.473901                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        11016                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        81925                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        31887                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1030149                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       195606                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1351276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3763331138                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  27676559043                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     61994273                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  12035364767                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      5723271                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 410940551190                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    149376462                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  71768831482                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 526401731626                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.785679                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.289271                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.988254                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.992415                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.867613                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 341624.104757                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 337828.001745                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 326285.647368                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 377437.976824                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 116801.448980                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 398913.701989                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 329023.044053                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 366905.061614                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 389559.003213                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63841.767983                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1844415                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1629702                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.131750                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719124051425                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63841.767983                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.974148                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.974148                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65514                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          344                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3005                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        31215                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30950                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999664                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             54057590                       # Number of tag accesses
system.l3cache.tags.data_accesses            54057590                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    851143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     11016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    101592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     46338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1062285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    210324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000304901434                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1639147                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             818276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1432283                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     851143                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1432283                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   851143                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      15.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      87.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       985                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1432283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               851143                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   44942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   45319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   50261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   55824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   68104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   79514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   91071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  99474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 102926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 102222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  98151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  91728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  84039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  74885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  63944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  32469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  21249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  12613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   7215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   3894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   2525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   1952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   1788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   1386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                    824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  17147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  22200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  23140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  13588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  12475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  11616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  10828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  10198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   9656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   9099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   8672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   8390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   8079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   7832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   7855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   8151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   8518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   8895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   9369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   9910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  10561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  11638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  13092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  15053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  17099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  19193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  21447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  23378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 25325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 26744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 27701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 28185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 28495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 28401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 28266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 27890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 27506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 15143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 11167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  8280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  1240                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        53187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.928159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.788653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.953969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        53186    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.049809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53160     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53187                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                91666112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54473152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2607.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1549.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   35150118363                       # Total gap between requests
system.mem_ctrls.avgGap                      15393.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       705024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6501888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2965632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     67986176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     13460736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     54466816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 20057467.696997124702                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 184974424.316751271486                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 345943.978070938087                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 84370273.978163838387                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 89217.131186715604                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1934161856.847938776016                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 826624.031811609981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 382949059.177852511406                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1549544983.544228553772                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst        11016                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       101624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        46340                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1062285                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       210325                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       851143                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst   3349041530                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  30513425883                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     54854515                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  16334926821                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3885880                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 376274875139                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    132307644                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  68684030282                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3042459433363                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    304016.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    300258.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    288707.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    352501.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     79303.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    354212.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    291426.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    326561.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3574557.31                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1196500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8888                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    92378                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 149001                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           13                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            5                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            6                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       705024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6503936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2965760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     67985984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     13460800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      91667328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       705024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       749824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     54473152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     54473152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst        11016                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       101624                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        46340                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1062281                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       210325                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1432302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       851143                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        851143                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst     20057468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    185032689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       345944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     84373915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        89217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1934156395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       826624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    382950880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2607875009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst     20057468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       345944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        89217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       826624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21331998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1549725239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1549725239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1549725239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst     20057468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    185032689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       345944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     84373915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        89217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1934156395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       826624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    382950880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4157600247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1432247                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              851044                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        42531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        44795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        46023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        44792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        42015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        43430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        45196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        43685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        45024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        42124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        44027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        48031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        44936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        44571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        42418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        46792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        44980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        47578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        44263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        45271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        46619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        43374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        45607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        44081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        45666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        47568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        44842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        44200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        45170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        45243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        42679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        44716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        25977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        27817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        27142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        26518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        24928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        26782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        27305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        25478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        26811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        24674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        27287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        27719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        26558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        26201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        25467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        27469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        25465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        28392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        25275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        27757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        27413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        24926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        26805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        26347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        27924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        27268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        27134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        25857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        27538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        27222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        24736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        26852                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            470294483170                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4772247004                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       495347347694                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               328361.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          345853.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              894169                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             192582                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           22.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1196522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   122.127887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.613514                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   151.520460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       838858     70.11%     70.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       245691     20.53%     90.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48673      4.07%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        19319      1.61%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11504      0.96%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7981      0.67%     97.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6016      0.50%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4587      0.38%     98.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13893      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1196522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              91663808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           54466816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2607.774867                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1549.544984                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   21.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               8.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3731708399.327999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4961183840.356779                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   6024476205.216022                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3198645469.823987                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12530740638.022156                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29631655846.699265                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 178173566.054404                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  60256583965.502708                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1714.260063                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3165750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31984371693                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1351282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       851143                       # Transaction distribution
system.membus.trans_dist::CleanEvict           498398                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81014                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81014                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1351292                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      4214162                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      4214162                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4214162                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    146140096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    146140096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               146140096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1432325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1432325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1432325                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2060571913                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2621616952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        7390616                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      5511936                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       162574                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3231891                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3062132                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    94.747379                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         616528                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect          913                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       164603                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       132242                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        32361                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         6777                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      6278165                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       125960                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     97846912                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.515552                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.786318                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     87833232     89.77%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      1792217      1.83%     91.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2       971055      0.99%     92.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1438654      1.47%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       523865      0.54%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       364716      0.37%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       332747      0.34%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       244013      0.25%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      4346413      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     97846912                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     27533030                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      50445206                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           11909710                       # Number of memory references committed
system.switch_cpus0.commit.loads              8007601                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                800                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           6204851                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            262557                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           50230238                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       530447                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       127984      0.25%      0.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     38164528     75.66%     75.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        29967      0.06%     75.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       143556      0.28%     76.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd         4558      0.01%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21852      0.04%     76.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         5386      0.01%     76.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        37665      0.07%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7987115     15.83%     92.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3734057      7.40%     99.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead        20486      0.04%     99.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       168052      0.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     50445206                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      4346413                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4235684                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     86002246                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          6748706                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      1614275                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        135255                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2986846                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        43105                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      58398065                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       215965                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses            8762020                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            4349018                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               127818                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                14957                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      3621395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              33044988                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            7390616                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      3810902                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             94872021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         355358                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                13                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         5815                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        59262                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines          4962339                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        45833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.tlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     98736185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.615858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.965808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        88402799     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          695047      0.70%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          722427      0.73%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          880032      0.89%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          857025      0.87%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          871314      0.88%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          792394      0.80%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          632721      0.64%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         4882426      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     98736185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.070016                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.313056                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            4968536                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                41714                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1656708                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1073817                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         3875                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        661261                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  35150199948                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        135255                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         4919438                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       54299280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles         1865                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles          7582162                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     31798166                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      57782880                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1363125                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4482996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      10058370                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      19179273                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     64516174                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          149502921                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        87816199                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           485963                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     56555737                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         7960338                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8216648                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               150145168                       # The number of ROB reads
system.switch_cpus0.rob.writes              114340722                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         27533030                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           50445206                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29876607                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29683542                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       117266                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10251623                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10251422                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998039                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14382                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7801                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7582                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          219                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7124774                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       117201                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    104446069                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.051234                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.550763                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     27128053     25.97%     25.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     19350457     18.53%     44.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2       104095      0.10%     44.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9702858      9.29%     53.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       154658      0.15%     54.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       340952      0.33%     54.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6        21829      0.02%     54.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      9131411      8.74%     63.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     38511756     36.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    104446069                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus1.commit.loads             48404662                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29133346                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     38511756                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6892635                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     43839155                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         40803110                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     13734466                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        174351                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10144514                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     434231240                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           50264326                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2291826                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       156830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258431460                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29876607                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10273386                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            105112472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         348832                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20356793                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    105443718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.174282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.675591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        35120569     33.31%     33.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9187134      8.71%     42.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          790856      0.75%     42.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7985341      7.57%     50.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1709707      1.62%     51.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5          996420      0.94%     52.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          945731      0.90%     53.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1732085      1.64%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46975875     44.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    105443718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.283040                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.448285                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20356793                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             154037                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2032661                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889046                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           292                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  35150199948                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        174351                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13369356                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        7032005                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48019289                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     36848443                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     432900029                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13818                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12310816                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        110557                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      19098917                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    508897879                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1025813271                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       381687559                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        365805926                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8655817                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         69016569                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               495452247                       # The number of ROB reads
system.switch_cpus1.rob.writes              861518349                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         315176                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       315163                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         1079                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       110370                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         110368                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998188                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        50624                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         1078                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    105537941                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.515831                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.779058                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     93573198     88.66%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      3416188      3.24%     91.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1466945      1.39%     93.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       944571      0.90%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       579438      0.55%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       282428      0.27%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       258387      0.24%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       158600      0.15%     95.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      4858186      4.60%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    105537941                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     49519894                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      54439693                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           21364787                       # Number of memory references committed
system.switch_cpus2.commit.loads             15273037                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            314176                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          47125472                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           24591294                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu      7912606     14.53%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     15484503     28.44%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       305616      0.56%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      9372181     17.22%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      4087714      7.51%     68.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite            0      0.00%     68.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     11185323     20.55%     88.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6091750     11.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     54439693                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      4858186                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          936352                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     97702488                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          4876170                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2028762                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          1285                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       109435                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      54497678                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           15303134                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            6092684                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                16250                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  365                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles         6564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              49626612                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             315176                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       110375                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            105537243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           2572                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          4319463                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    105545093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.516890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.805275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        96411120     91.35%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          530041      0.50%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          370116      0.35%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          557791      0.53%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1000369      0.95%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1230329      1.17%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          719977      0.68%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          664270      0.63%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         4061080      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    105545093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.002986                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.470144                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4319463                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1942412                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          31046                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         10332                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache        907850                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  35150199948                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          1285                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1812314                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40762453                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          5990893                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     56978112                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      54492475                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       5541553                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      46816002                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       8482026                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     48918677                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          165589994                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        49772400                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         90982641                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     48874421                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           44166                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         10756395                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               155170072                       # The number of ROB reads
system.switch_cpus2.rob.writes              108987888                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         49519894                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           54439693                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1177817                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1155797                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        16541                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1097324                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1096323                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.908778                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          18471                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         1611                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         1252                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          359                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      1911317                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1109                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16427                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    105003210                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.397870                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.645455                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     97700415     93.05%     93.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      1265355      1.21%     94.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2       507555      0.48%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3       491333      0.47%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       290233      0.28%     95.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       182667      0.17%     95.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       217735      0.21%     95.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       140833      0.13%     95.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      4207084      4.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    105003210                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     23406380                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      41777644                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           11038457                       # Number of memory references committed
system.switch_cpus3.commit.loads              9450829                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1071335                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          33142107                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           18567735                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls         1215                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        18652      0.04%      0.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     11697164     28.00%     28.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult          695      0.00%     28.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      8443752     20.21%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        13706      0.03%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          406      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     48.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd      5165796     12.36%     60.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       704020      1.69%     62.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      4694996     11.24%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1028458      2.46%     76.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        51148      0.12%     76.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      8422371     20.16%     96.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      1536480      3.68%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     41777644                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      4207084                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles          530755                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     98383451                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          5296746                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      1013130                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         34497                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1082626                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      44540064                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          582                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           10233562                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            1984186                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                16127                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  301                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        58655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              25404618                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1177817                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1116046                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            105165322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          69222                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          2922272                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          287                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    105258588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.434350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.709661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        97860157     92.97%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1          436105      0.41%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          508782      0.48%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3          714845      0.68%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          552293      0.52%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          133466      0.13%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          371753      0.35%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7          435624      0.41%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         4245563      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    105258588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.011158                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.240674                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            2922272                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13754202795234                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads              14767                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         564243                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          370                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        549616                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache         12313                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  35150199948                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         34497                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles          942869                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       30381949                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          5852110                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     68047154                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      44243150                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       253687                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8701068                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      54831700                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      12375453                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     47372725                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups           96717594                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        33001204                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         42810183                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     45262228                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         2110487                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          5586873                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               144254311                       # The number of ROB reads
system.switch_cpus3.rob.writes               87633317                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         23406380                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           41777644                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
