{
"test": {"access": "rw","addr_width": 0,"base_addr": 0,"data_width": 32,"sign": "unsigned","init": 0}
,"test1": {"access": "r","addr_width": 0,"base_addr": 1,"data_width": 32,"sign": "unsigned","init": 0}
,"test2": {"access": "rw","addr_width": 0,"base_addr": 2,"data_width": 32,"sign": "unsigned","init": 100}
,"err": {"access": "rw","addr_width": 0,"base_addr": 3,"data_width": 32,"sign": "unsigned","init": 0}
,"uartmode": {"access": "rw","addr_width": 0,"base_addr": 4,"data_width": 2,"sign": "unsigned","init": 0}
,"xadctemp": {"access": "r","addr_width": 0,"base_addr": 5,"data_width": 16,"sign": "unsigned","init": 0}
,"xadcupdate": {"access": "rw","addr_width": 0,"base_addr": 6,"data_width": 32,"sign": "unsigned","init": 500}
,"xadcaux4": {"access": "r","addr_width": 0,"base_addr": 7,"data_width": 16,"sign": "unsigned","init": 0}
,"xadcaux12": {"access": "r","addr_width": 0,"base_addr": 8,"data_width": 16,"sign": "unsigned","init": 0}
,"i2cdatatx": {"access": "rw","addr_width": 0,"base_addr": 9,"data_width": 32,"sign": "unsigned","init": 0}
,"i2cstart": {"access": "rw","addr_width": 0,"base_addr": 10,"data_width": 32,"sign": "unsigned","init": 0}
,"i2cdatarx": {"access": "r","addr_width": 0,"base_addr": 11,"data_width": 32,"sign": "unsigned","init": 0}
,"i2crxvalid": {"access": "r","addr_width": 0,"base_addr": 12,"data_width": 1,"sign": "unsigned","init": 0}
,"clk4ratio": {"access": "rw","addr_width": 0,"base_addr": 13,"data_width": 32,"sign": "unsigned","init": 5000}
,"i2cmux_reset_b": {"access": "rw","addr_width": 0,"base_addr": 14,"data_width": 1,"sign": "unsigned","init": 0}
,"fmcprsnt": {"access": "r","addr_width": 0,"base_addr": 15,"data_width": 2,"sign": "unsigned","init": 0}
,"fmcdacen": {"access": "rw","addr_width": 0,"base_addr": 16,"data_width": 2,"sign": "unsigned","init": 0}
,"fmcpgm2c": {"access": "r","addr_width": 0,"base_addr": 17,"data_width": 2,"sign": "unsigned","init": 0}
,"sfptesttx": {"access": "rw","addr_width": 0,"base_addr": 18,"data_width": 32,"sign": "unsigned","init": "32'h5c5c5c5c"}
,"sfptestrx": {"access": "r","addr_width": 0,"base_addr": 19,"data_width": 32,"sign": "unsigned","init": 0}
,"hwreset": {"access": "rw","addr_width": 0,"base_addr": 20,"data_width": 1,"sign": "unsigned","init": 0}
,"sfptxdisable": {"access": "rw","addr_width": 0,"base_addr": 21,"data_width": 1,"sign": "unsigned","init": 0}
,"hwresetstatus": {"access": "r","addr_width": 0,"base_addr": 22,"data_width": 32,"sign": "unsigned","init": 0}
,"mdiodatatx": {"access": "rw","addr_width": 0,"base_addr": 23,"data_width": 32,"sign": "unsigned","init": 0}
,"mdiostart": {"access": "rw","addr_width": 0,"base_addr": 24,"data_width": 32,"sign": "unsigned","init": 0}
,"mdiodatarx": {"access": "r","addr_width": 0,"base_addr": 25,"data_width": 32,"sign": "unsigned","init": 0}
,"mdiorxvalid": {"access": "r","addr_width": 0,"base_addr": 26,"data_width": 1,"sign": "unsigned","init": 0}
,"mdioclk4ratio": {"access": "rw","addr_width": 0,"base_addr": 27,"data_width": 32,"sign": "unsigned","init": 100000}
,"axifmc1adc0_addr": {"access": "rw","addr_width": 0,"base_addr": 28,"data_width": 12,"sign": "unsigned","init": 0}
,"axifmc1adc0_wdata": {"access": "rw","addr_width": 0,"base_addr": 29,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc1adc0_rdata": {"access": "r","addr_width": 0,"base_addr": 30,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc1adc0_rdatavalid": {"access": "r","addr_width": 0,"base_addr": 31,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1adc0_start": {"access": "rw","addr_width": 0,"base_addr": 32,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1adc0_w0r1": {"access": "rw","addr_width": 0,"base_addr": 33,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1adc1_addr": {"access": "rw","addr_width": 0,"base_addr": 34,"data_width": 12,"sign": "unsigned","init": 0}
,"axifmc1adc1_wdata": {"access": "rw","addr_width": 0,"base_addr": 35,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc1adc1_rdata": {"access": "r","addr_width": 0,"base_addr": 36,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc1adc1_rdatavalid": {"access": "r","addr_width": 0,"base_addr": 37,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1adc1_start": {"access": "rw","addr_width": 0,"base_addr": 38,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1adc1_w0r1": {"access": "rw","addr_width": 0,"base_addr": 39,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1dac_addr": {"access": "rw","addr_width": 0,"base_addr": 40,"data_width": 12,"sign": "unsigned","init": 0}
,"axifmc1dac_wdata": {"access": "rw","addr_width": 0,"base_addr": 41,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc1dac_rdata": {"access": "r","addr_width": 0,"base_addr": 42,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc1dac_rdatavalid": {"access": "r","addr_width": 0,"base_addr": 43,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1dac_start": {"access": "rw","addr_width": 0,"base_addr": 44,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc1dac_w0r1": {"access": "rw","addr_width": 0,"base_addr": 45,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2adc0_addr": {"access": "rw","addr_width": 0,"base_addr": 46,"data_width": 12,"sign": "unsigned","init": 0}
,"axifmc2adc0_wdata": {"access": "rw","addr_width": 0,"base_addr": 47,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc2adc0_rdata": {"access": "r","addr_width": 0,"base_addr": 48,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc2adc0_rdatavalid": {"access": "r","addr_width": 0,"base_addr": 49,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2adc0_start": {"access": "rw","addr_width": 0,"base_addr": 50,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2adc0_w0r1": {"access": "rw","addr_width": 0,"base_addr": 51,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2adc1_addr": {"access": "rw","addr_width": 0,"base_addr": 52,"data_width": 12,"sign": "unsigned","init": 0}
,"axifmc2adc1_wdata": {"access": "rw","addr_width": 0,"base_addr": 53,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc2adc1_rdata": {"access": "r","addr_width": 0,"base_addr": 54,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc2adc1_rdatavalid": {"access": "r","addr_width": 0,"base_addr": 55,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2adc1_start": {"access": "rw","addr_width": 0,"base_addr": 56,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2adc1_w0r1": {"access": "rw","addr_width": 0,"base_addr": 57,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2dac_addr": {"access": "rw","addr_width": 0,"base_addr": 58,"data_width": 12,"sign": "unsigned","init": 0}
,"axifmc2dac_wdata": {"access": "rw","addr_width": 0,"base_addr": 59,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc2dac_rdata": {"access": "r","addr_width": 0,"base_addr": 60,"data_width": 32,"sign": "unsigned","init": 0}
,"axifmc2dac_rdatavalid": {"access": "r","addr_width": 0,"base_addr": 61,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2dac_start": {"access": "rw","addr_width": 0,"base_addr": 62,"data_width": 1,"sign": "unsigned","init": 0}
,"axifmc2dac_w0r1": {"access": "rw","addr_width": 0,"base_addr": 63,"data_width": 1,"sign": "unsigned","init": 0}
,"freq_lb": {"access": "r","addr_width": 0,"base_addr": 64,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_sgmiiclk": {"access": "r","addr_width": 0,"base_addr": 65,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_sma_mgt_refclk": {"access": "r","addr_width": 0,"base_addr": 66,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_si5324_out_c": {"access": "r","addr_width": 0,"base_addr": 67,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_pcie_clk_qo": {"access": "r","addr_width": 0,"base_addr": 68,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_user_clock": {"access": "r","addr_width": 0,"base_addr": 69,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc1_llmk_dclkout_2": {"access": "r","addr_width": 0,"base_addr": 70,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc1_llmk_sclkout_3": {"access": "r","addr_width": 0,"base_addr": 71,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc1_lmk_dclk8_m2c_to_fpga": {"access": "r","addr_width": 0,"base_addr": 72,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc1_lmk_dclk10_m2c_to_fpga": {"access": "r","addr_width": 0,"base_addr": 73,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc2_llmk_dclkout_2": {"access": "r","addr_width": 0,"base_addr": 74,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc2_llmk_sclkout_3": {"access": "r","addr_width": 0,"base_addr": 75,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc2_lmk_dclk8_m2c_to_fpga": {"access": "r","addr_width": 0,"base_addr": 76,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_fmc2_lmk_dclk10_m2c_to_fpga": {"access": "r","addr_width": 0,"base_addr": 77,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_rxusrclk_sfp": {"access": "r","addr_width": 0,"base_addr": 78,"data_width": 28,"sign": "unsigned","init": 0}
,"freq_txusrclk_sfp": {"access": "r","addr_width": 0,"base_addr": 79,"data_width": 28,"sign": "unsigned","init": 0}
,"si5324_rst": {"access": "rw","addr_width": 0,"base_addr": 80,"data_width": 1,"sign": "unsigned","init": 0}
,"macmsb24": {"access": "r","addr_width": 0,"base_addr": 81,"data_width": 24,"sign": "unsigned","init": 0}
,"maclsb24": {"access": "r","addr_width": 0,"base_addr": 82,"data_width": 24,"sign": "unsigned","init": 0}
,"ipaddr": {"access": "r","addr_width": 0,"base_addr": 83,"data_width": 32,"sign": "unsigned","init": 0}
,"countperrequest": {"access": "rw","addr_width": 0,"base_addr": 84,"data_width": 32,"sign": "unsigned","init": 0}
,"bufreadtestreset": {"access": "rw","addr_width": 0,"base_addr": 85,"data_width": 1,"sign": "unsigned","init": 0}
,"bufreadtestfull": {"access": "r","addr_width": 0,"base_addr": 86,"data_width": 1,"sign": "unsigned","init": 0}
,"adc0bufreset": {"access": "rw","addr_width": 0,"base_addr": 87,"data_width": 1,"sign": "unsigned","init": 0}
,"adc0buffull": {"access": "r","addr_width": 0,"base_addr": 88,"data_width": 1,"sign": "unsigned","init": 0}
,"freq_clkcfg": {"access": "r","addr_width": 0,"base_addr": 89,"data_width": 28,"sign": "unsigned","init": 0}
,"bufreadtest": {"access": "r","addr_width": 10,"base_addr": 1024,"data_width": 32,"sign": "unsigned","init": 0}
,"adc0buf": {"access": "r","addr_width": 6,"base_addr": 4096,"data_width": 64,"sign": "unsigned","init": 0}
,"sclkdclkdiv": {"access": "rw","addr_width": 0,"base_addr": 90,"data_width": 5,"sign": "unsigned","init": 6}
}
