An ARMv7-M processor implements the following special-purpose registers for exception priority boosting:<BR><SPAN class=cloze>[...]</SPAN>