{
    "files.associations": {
        "*.v": "verilog",
        "cstdio": "c",
        "*.tcc": "c"
    }
}