
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -94.31

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -2.21

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -2.21

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.31 fmax = 301.78

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency ctrl.state.out[2]$_DFF_P_/CLK ^
  -0.29 target latency dpath.b_reg.out[12]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.08    0.16    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.04    0.31    0.61 v ctrl.state.out[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl.state.out[1] (net)
                  0.04    0.00    0.61 v _168_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.01    0.10    0.09    0.70 ^ _168_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _012_ (net)
                  0.10    0.00    0.70 ^ _170_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.06    0.76 v _170_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _001_ (net)
                  0.02    0.00    0.76 v ctrl.state.out[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.08    0.16    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.08    0.16    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     2    0.01    0.08    0.39    0.69 v dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in1[0] (net)
                  0.08    0.00    0.69 v _174_/B_N (sky130_fd_sc_hd__nor2b_4)
     2    0.01    0.04    0.14    0.83 v _174_/Y (sky130_fd_sc_hd__nor2b_4)
                                         _015_ (net)
                  0.04    0.00    0.83 v _178_/A (sky130_fd_sc_hd__maj3_2)
     2    0.01    0.07    0.32    1.15 v _178_/X (sky130_fd_sc_hd__maj3_2)
                                         _018_ (net)
                  0.07    0.00    1.15 v _185_/A (sky130_fd_sc_hd__maj3_4)
     2    0.01    0.07    0.37    1.51 v _185_/X (sky130_fd_sc_hd__maj3_4)
                                         _024_ (net)
                  0.07    0.00    1.51 v _187_/A2 (sky130_fd_sc_hd__a21oi_4)
     2    0.01    0.14    0.18    1.70 ^ _187_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _025_ (net)
                  0.14    0.00    1.70 ^ _207_/A1 (sky130_fd_sc_hd__a21oi_4)
     2    0.02    0.10    0.09    1.78 v _207_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _042_ (net)
                  0.10    0.00    1.78 v _254_/C1 (sky130_fd_sc_hd__a2111oi_4)
     2    0.02    0.38    0.39    2.18 ^ _254_/Y (sky130_fd_sc_hd__a2111oi_4)
                                         _082_ (net)
                  0.38    0.00    2.18 ^ _260_/B1 (sky130_fd_sc_hd__a2111oi_4)
     2    0.01    0.11    0.12    2.29 v _260_/Y (sky130_fd_sc_hd__a2111oi_4)
                                         _088_ (net)
                  0.11    0.00    2.29 v _271_/B1 (sky130_fd_sc_hd__a2111oi_4)
     2    0.01    0.26    0.34    2.64 ^ _271_/Y (sky130_fd_sc_hd__a2111oi_4)
                                         _098_ (net)
                  0.26    0.00    2.64 ^ rebuffer208/A (sky130_fd_sc_hd__buf_4)
     3    0.02    0.06    0.19    2.83 ^ rebuffer208/X (sky130_fd_sc_hd__buf_4)
                                         net208 (net)
                  0.06    0.00    2.83 ^ _274_/A3 (sky130_fd_sc_hd__o31ai_4)
     7    0.04    0.15    0.10    2.93 v _274_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _100_ (net)
                  0.15    0.00    2.93 v _292_/C (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.33    3.26 v _292_/X (sky130_fd_sc_hd__or3_1)
                                         _115_ (net)
                  0.06    0.00    3.26 v _294_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.18    0.18    3.44 ^ _294_/Y (sky130_fd_sc_hd__a31oi_1)
                                         dpath.a_mux$out[11] (net)
                  0.18    0.00    3.44 ^ dpath.a_reg.out[11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  3.44   data arrival time

                          1.10    1.10   clock core_clock (rise edge)
                          0.00    1.10   clock source latency
     1    0.02    0.00    0.00    1.10 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    1.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    1.23 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    1.39 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    1.39 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    1.39   clock reconvergence pessimism
                         -0.17    1.23   library setup time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                 -2.21   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.08    0.16    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     2    0.01    0.08    0.39    0.69 v dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in1[0] (net)
                  0.08    0.00    0.69 v _174_/B_N (sky130_fd_sc_hd__nor2b_4)
     2    0.01    0.04    0.14    0.83 v _174_/Y (sky130_fd_sc_hd__nor2b_4)
                                         _015_ (net)
                  0.04    0.00    0.83 v _178_/A (sky130_fd_sc_hd__maj3_2)
     2    0.01    0.07    0.32    1.15 v _178_/X (sky130_fd_sc_hd__maj3_2)
                                         _018_ (net)
                  0.07    0.00    1.15 v _185_/A (sky130_fd_sc_hd__maj3_4)
     2    0.01    0.07    0.37    1.51 v _185_/X (sky130_fd_sc_hd__maj3_4)
                                         _024_ (net)
                  0.07    0.00    1.51 v _187_/A2 (sky130_fd_sc_hd__a21oi_4)
     2    0.01    0.14    0.18    1.70 ^ _187_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _025_ (net)
                  0.14    0.00    1.70 ^ _207_/A1 (sky130_fd_sc_hd__a21oi_4)
     2    0.02    0.10    0.09    1.78 v _207_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _042_ (net)
                  0.10    0.00    1.78 v _254_/C1 (sky130_fd_sc_hd__a2111oi_4)
     2    0.02    0.38    0.39    2.18 ^ _254_/Y (sky130_fd_sc_hd__a2111oi_4)
                                         _082_ (net)
                  0.38    0.00    2.18 ^ _260_/B1 (sky130_fd_sc_hd__a2111oi_4)
     2    0.01    0.11    0.12    2.29 v _260_/Y (sky130_fd_sc_hd__a2111oi_4)
                                         _088_ (net)
                  0.11    0.00    2.29 v _271_/B1 (sky130_fd_sc_hd__a2111oi_4)
     2    0.01    0.26    0.34    2.64 ^ _271_/Y (sky130_fd_sc_hd__a2111oi_4)
                                         _098_ (net)
                  0.26    0.00    2.64 ^ rebuffer208/A (sky130_fd_sc_hd__buf_4)
     3    0.02    0.06    0.19    2.83 ^ rebuffer208/X (sky130_fd_sc_hd__buf_4)
                                         net208 (net)
                  0.06    0.00    2.83 ^ _274_/A3 (sky130_fd_sc_hd__o31ai_4)
     7    0.04    0.15    0.10    2.93 v _274_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _100_ (net)
                  0.15    0.00    2.93 v _292_/C (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.33    3.26 v _292_/X (sky130_fd_sc_hd__or3_1)
                                         _115_ (net)
                  0.06    0.00    3.26 v _294_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.18    0.18    3.44 ^ _294_/Y (sky130_fd_sc_hd__a31oi_1)
                                         dpath.a_mux$out[11] (net)
                  0.18    0.00    3.44 ^ dpath.a_reg.out[11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  3.44   data arrival time

                          1.10    1.10   clock core_clock (rise edge)
                          0.00    1.10   clock source latency
     1    0.02    0.00    0.00    1.10 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    1.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    1.23 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    1.39 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    1.39 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    1.39   clock reconvergence pessimism
                         -0.17    1.23   library setup time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                 -2.21   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8573161363601685

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4971109628677368

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5726

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.03433812037110329

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.04578600078821182

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7500

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 61

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.39    0.69 v dpath.b_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.14    0.83 v _174_/Y (sky130_fd_sc_hd__nor2b_4)
   0.32    1.15 v _178_/X (sky130_fd_sc_hd__maj3_2)
   0.37    1.51 v _185_/X (sky130_fd_sc_hd__maj3_4)
   0.18    1.70 ^ _187_/Y (sky130_fd_sc_hd__a21oi_4)
   0.09    1.78 v _207_/Y (sky130_fd_sc_hd__a21oi_4)
   0.39    2.18 ^ _254_/Y (sky130_fd_sc_hd__a2111oi_4)
   0.12    2.29 v _260_/Y (sky130_fd_sc_hd__a2111oi_4)
   0.34    2.64 ^ _271_/Y (sky130_fd_sc_hd__a2111oi_4)
   0.19    2.83 ^ rebuffer208/X (sky130_fd_sc_hd__buf_4)
   0.10    2.93 v _274_/Y (sky130_fd_sc_hd__o31ai_4)
   0.34    3.26 v _292_/X (sky130_fd_sc_hd__or3_1)
   0.18    3.44 ^ _294_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    3.44 ^ dpath.a_reg.out[11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           3.44   data arrival time

   1.10    1.10   clock core_clock (rise edge)
   0.00    1.10   clock source latency
   0.00    1.10 ^ clk (in)
   0.13    1.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    1.39 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    1.39 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    1.39   clock reconvergence pessimism
  -0.17    1.23   library setup time
           1.23   data required time
---------------------------------------------------------
           1.23   data required time
          -3.44   data arrival time
---------------------------------------------------------
          -2.21   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    0.61 v ctrl.state.out[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.09    0.70 ^ _168_/Y (sky130_fd_sc_hd__o21ai_0)
   0.06    0.76 v _170_/Y (sky130_fd_sc_hd__a21oi_2)
   0.00    0.76 v ctrl.state.out[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.30   clock reconvergence pessimism
  -0.03    0.26   library hold time
           0.26   data required time
---------------------------------------------------------
           0.26   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2974

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2974

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.4399

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-2.2136

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-64.350708

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.65e-03   1.11e-04   3.52e-10   1.76e-03  28.2%
Combinational          2.11e-03   1.40e-03   1.39e-09   3.51e-03  56.3%
Clock                  4.43e-04   5.21e-04   4.12e-11   9.64e-04  15.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.20e-03   2.03e-03   1.78e-09   6.23e-03 100.0%
                          67.4%      32.6%       0.0%
