
---------- Begin Simulation Statistics ----------
final_tick                                14140988500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257453                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434548                       # Number of bytes of host memory used
host_op_rate                                   424507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.51                       # Real time elapsed on the host
host_tick_rate                              291495778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12489504                       # Number of instructions simulated
sim_ops                                      20593622                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014141                       # Number of seconds simulated
sim_ticks                                 14140988500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.828198                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872099                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157426                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2427                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003237                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5353797                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.353582                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443179                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu0.numCycles                        28281977                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928180                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2489504                       # Number of instructions committed
system.cpu1.committedOps                      3665691                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.360486                       # CPI: cycles per instruction
system.cpu1.discardedOps                       509910                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     482178                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        87784                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1729672                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6747                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23186033                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.088024                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     592465                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu1.numCycles                        28281976                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.05%      0.05% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1368418     37.33%     37.38% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     37.39% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.04%     37.43% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               257097      7.01%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.44% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.03%     44.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.04%     44.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     44.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.05%     44.56% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.04%     44.60% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.60% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.60% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.61% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      1.16%     45.77% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               100673      2.75%     48.51% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           259179      7.07%     55.58% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1628223     44.42%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3665691                       # Class of committed instruction
system.cpu1.tickCycles                        5095943                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       237236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        475515                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       471356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       942778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            227                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       222431                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14805                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222675                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       713793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       713793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 713793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29485376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29485376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29485376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            238279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  238279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              238279                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1453568500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1246753750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429334                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429334                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429334                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13798                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13798                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13798                       # number of overall misses
system.cpu0.icache.overall_misses::total        13798                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    388191500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    388191500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    388191500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    388191500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443132                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443132                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443132                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443132                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005648                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005648                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005648                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005648                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28133.896217                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28133.896217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28133.896217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28133.896217                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13782                       # number of writebacks
system.cpu0.icache.writebacks::total            13782                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13798                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13798                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    374393500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    374393500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    374393500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    374393500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005648                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005648                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005648                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005648                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27133.896217                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27133.896217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27133.896217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27133.896217                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13782                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    388191500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    388191500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005648                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005648                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28133.896217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28133.896217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    374393500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    374393500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27133.896217                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27133.896217                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999041                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443132                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13798                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.064212                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999041                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19558854                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19558854                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861259                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861259                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5862035                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5862035                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233267                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233267                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4217354488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4217354488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4217354488                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4217354488                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087911                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087911                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095302                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095302                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037230                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037230                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038270                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038270                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18607.179676                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18607.179676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18079.516125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18079.516125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5092                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.170213                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60532                       # number of writebacks
system.cpu0.dcache.writebacks::total            60532                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9025                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9025                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3706944500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3706944500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4036150500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4036150500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17033.477004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17033.477004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18232.599268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18232.599268                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983010                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983010                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2467689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2467689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039364                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039364                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15119.534716                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15119.534716                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162623                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162623                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2277508500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2277508500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14004.836339                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14004.836339                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1749664988                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1749664988                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27579.839029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27579.839029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1429436000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1429436000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25987.855429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25987.855429                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          776                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          776                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6615                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6615                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.895007                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.895007                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    329206000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    329206000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 87952.444563                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 87952.444563                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998958                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083405                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.480711                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998958                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983786                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       581313                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          581313                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       581313                       # number of overall hits
system.cpu1.icache.overall_hits::total         581313                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11085                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11085                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11085                       # number of overall misses
system.cpu1.icache.overall_misses::total        11085                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    293844000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    293844000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    293844000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    293844000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       592398                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       592398                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       592398                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       592398                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.018712                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018712                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.018712                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018712                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26508.254398                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26508.254398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26508.254398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26508.254398                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11069                       # number of writebacks
system.cpu1.icache.writebacks::total            11069                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11085                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    282759000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    282759000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    282759000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    282759000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.018712                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018712                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.018712                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018712                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25508.254398                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25508.254398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25508.254398                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25508.254398                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11069                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       581313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         581313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    293844000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    293844000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       592398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       592398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.018712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018712                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26508.254398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26508.254398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    282759000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    282759000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.018712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25508.254398                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25508.254398                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999005                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             592398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11085                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            53.441407                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999005                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4750269                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4750269                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1764593                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1764593                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1764593                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1764593                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       354900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       354900                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354900                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23612726000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23612726000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23612726000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23612726000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2119493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2119493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2119493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2119493                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167446                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167446                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167446                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167446                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66533.462947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66533.462947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66533.462947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66533.462947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       218216                       # number of writebacks
system.cpu1.dcache.writebacks::total           218216                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       129731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       129731                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129731                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       225169                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       225169                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       225169                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       225169                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18676884000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18676884000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18676884000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18676884000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106237                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106237                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106237                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106237                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82946.071617                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82946.071617                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82946.071617                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82946.071617                       # average overall mshr miss latency
system.cpu1.dcache.replacements                225151                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       384582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         384582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9372                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9372                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    349719500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    349719500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       393954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       393954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.023790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 37315.354247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37315.354247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    326168000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    326168000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 36080.530973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36080.530973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1380011                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1380011                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       345528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       345528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23263006500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23263006500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1725539                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1725539                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67325.966347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67325.966347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       129399                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       129399                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  18350716000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18350716000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84906.310583                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84906.310583                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1989760                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           225167                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.836819                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999068                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17181111                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17181111                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              205512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7514                       # number of demand (read+write) hits
system.l2.demand_hits::total                   233142                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11034                       # number of overall hits
system.l2.overall_hits::.cpu0.data             205512                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9082                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7514                       # number of overall hits
system.l2.overall_hits::total                  233142                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            217655                       # number of demand (read+write) misses
system.l2.demand_misses::total                 238280                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2764                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15858                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2003                       # number of overall misses
system.l2.overall_misses::.cpu1.data           217655                       # number of overall misses
system.l2.overall_misses::total                238280                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    232871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1395433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    165463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18256438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20050205500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    232871000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1395433500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    165463000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18256438000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20050205500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          225169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               471422                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         225169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              471422                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.200319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.966630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.505449                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.200319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.966630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.505449                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84251.447178                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87995.554294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82607.588617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83877.870943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84145.566141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84251.447178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87995.554294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82607.588617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83877.870943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84145.566141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              222431                       # number of writebacks
system.l2.writebacks::total                    222431                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       217655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            238280                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       217655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           238280                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    205231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1236853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    145433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16079908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17667425500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    205231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1236853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    145433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16079908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17667425500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.200319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.966630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.505449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.200319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.966630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.505449                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74251.447178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77995.554294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72607.588617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73877.962831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74145.650076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74251.447178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77995.554294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72607.588617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73877.962831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74145.650076                       # average overall mshr miss latency
system.l2.replacements                         237439                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       278748                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           278748                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       278748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       278748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24851                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24851                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24851                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48457                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         214733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222676                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    705755000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  18009756500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18715511500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       216129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.144408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.821280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88852.448697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83870.464717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84048.175376                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       214733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    626325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  15862446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16488771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.144408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.821280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78852.448697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73870.557856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74048.265192                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    232871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    165463000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    398334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.200319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.191577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84251.447178                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82607.588617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83560.730019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    205231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    145433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    350664000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.200319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.191577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74251.447178                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72607.588617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73560.730019                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    689678500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    246681500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    936360000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.047576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.323230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87135.628553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84422.142368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86403.986343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2922                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    610528500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    217461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    827990000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.047576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.323230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77135.628553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74422.142368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76403.986343                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.454020                       # Cycle average of tags in use
system.l2.tags.total_refs                      942751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    238463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.953448                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.293023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       76.126021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      431.350119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        8.406418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      502.278439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.074342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.421240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.490506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998490                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7780679                       # Number of tag accesses
system.l2.tags.data_accesses                  7780679                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        176896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1014912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13929792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15249792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       176896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        305088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14235584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14235584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         217653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              238278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       222431                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             222431                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12509451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         71770937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9065279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        985064941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1078410608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12509451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9065279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21574729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1006689455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1006689455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1006689455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12509451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        71770937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9065279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       985064941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2085100062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    222431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    217625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159898750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              671356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             208865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      238279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     222431                       # Number of write requests accepted
system.mem_ctrls.readBursts                    238279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   222431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3387083000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1190765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7852451750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14222.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32972.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  205378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                238279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               222431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    750.311738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   554.922050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.238929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3943     10.04%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4342     11.05%     21.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1481      3.77%     24.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1178      3.00%     27.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1429      3.64%     31.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1013      2.58%     34.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          885      2.25%     36.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1032      2.63%     38.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23980     61.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.173217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.638965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.842329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          13816     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           27      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.319534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13620     98.22%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      0.63%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               78      0.56%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.34%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.21%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15241792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14233728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15249856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14235584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1077.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1006.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1078.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1006.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14140976500                       # Total gap between requests
system.mem_ctrls.avgGap                      30693.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       176896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1008704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13928000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14233728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12509450.806780586019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 71331929.871804937720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9065278.569457856938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 984938217.013612627983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1006558204.894940733910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       217654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       222431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     91559750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    583813250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63154750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7113924000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 353280513000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33125.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36815.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31530.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32684.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1588270.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            141600480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75258645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           848146320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          580041180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1116186240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5616011640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        700866720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9078111225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.971474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1743866250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    472160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11924962250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            138894420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73816545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           852266100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          580897260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1116186240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5438593440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        850271520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9050925525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.048998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2126401500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    472160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11542427000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       501179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24851                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175406                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       675487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1414198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1765120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18041728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     28376512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49601216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          237439                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14235584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           708861                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 708633     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    228      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             708861                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          774988000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         338570357                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16636482                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332087435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20707479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14140988500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
