
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c6c  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08010ec0  08010ec0  00011ec0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801138c  0801138c  000131d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801138c  0801138c  0001238c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011394  08011394  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011394  08011394  00012394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011398  08011398  00012398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801139c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  200001d4  08011570  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000055c  08011570  0001355c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aeb3  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000337a  00000000  00000000  0002e0bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001578  00000000  00000000  00031438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000108e  00000000  00000000  000329b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035d8a  00000000  00000000  00033a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d79c  00000000  00000000  000697c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00157495  00000000  00000000  00086f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001de3f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070bc  00000000  00000000  001de43c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e6  00000000  00000000  001e54f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08010ea4 	.word	0x08010ea4

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08010ea4 	.word	0x08010ea4

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f00c fb06 	bl	800d6ae <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <MX_ADC1_Init+0xc4>)
 80010a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010bc:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f6:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <MX_ADC1_Init+0xc0>)
 800110c:	f001 f950 	bl	80023b0 <HAL_ADC_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001116:	f000 f987 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0xc8>)
 800111c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111e:	2306      	movs	r3, #6
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	237f      	movs	r3, #127	@ 0x7f
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112a:	2304      	movs	r3, #4
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001138:	f001 fa8e 	bl	8002658 <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001142:	f000 f971 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0
 8001154:	42028000 	.word	0x42028000
 8001158:	0c900008 	.word	0x0c900008

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0cc      	sub	sp, #304	@ 0x130
 8001160:	af00      	add	r7, sp, #0
 8001162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800116a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001180:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001184:	4618      	mov	r0, r3
 8001186:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800118a:	461a      	mov	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f00c fa8e 	bl	800d6ae <memset>
  if(adcHandle->Instance==ADC1)
 8001192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001196:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_ADC_MspInit+0x104>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d157      	bne.n	8001254 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 f972 	bl	80044b4 <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80011d6:	f000 f927 	bl	8001428 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e0:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80011f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001202:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001206:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800120a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800121a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121e:	f003 0201 	and.w	r2, r3, #1
 8001222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001230:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001234:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001236:	2340      	movs	r3, #64	@ 0x40
 8001238:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_ADC_MspInit+0x10c>)
 8001250:	f002 f848 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001254:	bf00      	nop
 8001256:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	42028000 	.word	0x42028000
 8001264:	44020c00 	.word	0x44020c00
 8001268:	42020000 	.word	0x42020000

0800126c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001278:	4a17      	ldr	r2, [pc, #92]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001298:	f043 0308 	orr.w	r3, r3, #8
 800129c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b4:	4a08      	ldr	r2, [pc, #32]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]

}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	44020c00 	.word	0x44020c00

080012dc <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80012e0:	f002 f95e 	bl	80035a0 <HAL_ICACHE_Enable>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80012ea:	f000 f89d 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fa:	f000 fd7b 	bl	8001df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fe:	f000 f821 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001302:	f7ff ffb3 	bl	800126c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001306:	f7ff fec3 	bl	8001090 <MX_ADC1_Init>
  MX_ICACHE_Init();
 800130a:	f7ff ffe7 	bl	80012dc <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 800130e:	f000 fc65 	bl	8001bdc <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001312:	f000 fb11 	bl	8001938 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001316:	f000 fb69 	bl	80019ec <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  nextion_init();
 800131a:	f000 f88b 	bl	8001434 <nextion_init>
  char buffer_temperatura[20];
  PWM_Init(&htim3, TIM_CHANNEL_1);
 800131e:	2100      	movs	r1, #0
 8001320:	4805      	ldr	r0, [pc, #20]	@ (8001338 <main+0x44>)
 8001322:	f000 f94d 	bl	80015c0 <PWM_Init>
  PWM_Init(&htim4, TIM_CHANNEL_1);
 8001326:	2100      	movs	r1, #0
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <main+0x48>)
 800132a:	f000 f949 	bl	80015c0 <PWM_Init>
	  //PWM_SetDutyCycle(duty_cicle);
	  //PWM_Resistor_SetDutyCycle(duty_cicle);

	  //nextion_get_active_page();

	  nextion_get_component_value("SP");
 800132e:	4804      	ldr	r0, [pc, #16]	@ (8001340 <main+0x4c>)
 8001330:	f000 f930 	bl	8001594 <nextion_get_component_value>
 8001334:	e7fb      	b.n	800132e <main+0x3a>
 8001336:	bf00      	nop
 8001338:	200002e0 	.word	0x200002e0
 800133c:	2000032c 	.word	0x2000032c
 8001340:	08010ec0 	.word	0x08010ec0

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b09c      	sub	sp, #112	@ 0x70
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	2250      	movs	r2, #80	@ 0x50
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f00c f9ab 	bl	800d6ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
 8001368:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800136a:	4b2d      	ldr	r3, [pc, #180]	@ (8001420 <SystemClock_Config+0xdc>)
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	4a2c      	ldr	r2, [pc, #176]	@ (8001420 <SystemClock_Config+0xdc>)
 8001370:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001374:	6113      	str	r3, [r2, #16]
 8001376:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <SystemClock_Config+0xdc>)
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001382:	bf00      	nop
 8001384:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <SystemClock_Config+0xdc>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	2b08      	cmp	r3, #8
 800138e:	d1f9      	bne.n	8001384 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8001390:	2310      	movs	r3, #16
 8001392:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8001394:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 800139a:	2320      	movs	r3, #32
 800139c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139e:	2302      	movs	r3, #2
 80013a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80013a2:	2302      	movs	r3, #2
 80013a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013a6:	2301      	movs	r3, #1
 80013a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80013aa:	237d      	movs	r3, #125	@ 0x7d
 80013ac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013ae:	2302      	movs	r3, #2
 80013b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013b2:	2302      	movs	r3, #2
 80013b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80013ba:	2308      	movs	r3, #8
 80013bc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80013be:	2300      	movs	r3, #0
 80013c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c6:	f107 0320 	add.w	r3, r7, #32
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 f8f8 	bl	80035c0 <HAL_RCC_OscConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80013d6:	f000 f827 	bl	8001428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013da:	231f      	movs	r3, #31
 80013dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013de:	2303      	movs	r3, #3
 80013e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	2105      	movs	r1, #5
 80013f8:	4618      	mov	r0, r3
 80013fa:	f002 fd19 	bl	8003e30 <HAL_RCC_ClockConfig>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001404:	f000 f810 	bl	8001428 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <SystemClock_Config+0xe0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <SystemClock_Config+0xe0>)
 8001412:	f043 0320 	orr.w	r3, r3, #32
 8001416:	6013      	str	r3, [r2, #0]
}
 8001418:	bf00      	nop
 800141a:	3770      	adds	r7, #112	@ 0x70
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	44020800 	.word	0x44020800
 8001424:	40022000 	.word	0x40022000

08001428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800142c:	b672      	cpsid	i
}
 800142e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <Error_Handler+0x8>

08001434 <nextion_init>:

nextion_ihm_t nextion_ihm;

// inicializa a interface, deve ser chamada antes do envio de comandos.
void nextion_init()
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001438:	2280      	movs	r2, #128	@ 0x80
 800143a:	4909      	ldr	r1, [pc, #36]	@ (8001460 <nextion_init+0x2c>)
 800143c:	4809      	ldr	r0, [pc, #36]	@ (8001464 <nextion_init+0x30>)
 800143e:	f00b f8c6 	bl	800c5ce <HAL_UARTEx_ReceiveToIdle_IT>
			sizeof(nextion_rx_buffer));

	nextion_ihm.active_page = -1;
 8001442:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <nextion_init+0x34>)
 8001444:	22ff      	movs	r2, #255	@ 0xff
 8001446:	701a      	strb	r2, [r3, #0]
	nextion_ihm.touch_event.component_id = -1;
 8001448:	4b07      	ldr	r3, [pc, #28]	@ (8001468 <nextion_init+0x34>)
 800144a:	22ff      	movs	r2, #255	@ 0xff
 800144c:	709a      	strb	r2, [r3, #2]
	nextion_ihm.touch_event.event_type = -1;
 800144e:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <nextion_init+0x34>)
 8001450:	22ff      	movs	r2, #255	@ 0xff
 8001452:	70da      	strb	r2, [r3, #3]
	nextion_ihm.touch_event.page_id = -1;
 8001454:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <nextion_init+0x34>)
 8001456:	22ff      	movs	r2, #255	@ 0xff
 8001458:	705a      	strb	r2, [r3, #1]
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000258 	.word	0x20000258
 8001464:	20000378 	.word	0x20000378
 8001468:	200002d8 	.word	0x200002d8

0800146c <nex_send_cmd>:

// envia comandos para a ihm, coloca o terminador ff ff ff de forma automtica ao final do comando.
void nex_send_cmd(const char *cmd)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(NX_UART, (uint8_t*) cmd, strlen(cmd), HAL_MAX_DELAY);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7fe ff0b 	bl	8000290 <strlen>
 800147a:	4603      	mov	r3, r0
 800147c:	b29a      	uxth	r2, r3
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	480d      	ldr	r0, [pc, #52]	@ (80014bc <nex_send_cmd+0x50>)
 8001486:	f009 f97f 	bl	800a788 <HAL_UART_Transmit>
	const uint8_t t[3] =
 800148a:	4a0d      	ldr	r2, [pc, #52]	@ (80014c0 <nex_send_cmd+0x54>)
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	4611      	mov	r1, r2
 8001494:	8019      	strh	r1, [r3, #0]
 8001496:	3302      	adds	r3, #2
 8001498:	0c12      	lsrs	r2, r2, #16
 800149a:	701a      	strb	r2, [r3, #0]
	{ 0xFF, 0xFF, 0xFF };
	HAL_UART_Transmit(NX_UART, t, 3, HAL_MAX_DELAY);
 800149c:	f107 010c 	add.w	r1, r7, #12
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	2203      	movs	r2, #3
 80014a6:	4805      	ldr	r0, [pc, #20]	@ (80014bc <nex_send_cmd+0x50>)
 80014a8:	f009 f96e 	bl	800a788 <HAL_UART_Transmit>
    HAL_Delay(1);
 80014ac:	2001      	movs	r0, #1
 80014ae:	f000 fd5f 	bl	8001f70 <HAL_Delay>
}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000378 	.word	0x20000378
 80014c0:	08010ec4 	.word	0x08010ec4

080014c4 <HAL_UARTEx_RxEventCallback>:
}


// quando chegam novos dados na serial, este callback  chamado, os dados so processados, e o callback  reiniciado para permitir novas recepes
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	807b      	strh	r3, [r7, #2]
	// garante que a origem foi a ihm
	if (huart->Instance == NEXTION_UART.Instance && Size > 0)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <HAL_UARTEx_RxEventCallback+0x3c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d10c      	bne.n	80014f6 <HAL_UARTEx_RxEventCallback+0x32>
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d009      	beq.n	80014f6 <HAL_UARTEx_RxEventCallback+0x32>
	{
		// Processa os dados recebidos
		nextion_parse_command(nextion_rx_buffer, Size);
 80014e2:	887b      	ldrh	r3, [r7, #2]
 80014e4:	4619      	mov	r1, r3
 80014e6:	4807      	ldr	r0, [pc, #28]	@ (8001504 <HAL_UARTEx_RxEventCallback+0x40>)
 80014e8:	f000 f80e 	bl	8001508 <nextion_parse_command>

		//  IMPORTANTE: Reinicia a recepo 
		HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 80014ec:	2280      	movs	r2, #128	@ 0x80
 80014ee:	4905      	ldr	r1, [pc, #20]	@ (8001504 <HAL_UARTEx_RxEventCallback+0x40>)
 80014f0:	4803      	ldr	r0, [pc, #12]	@ (8001500 <HAL_UARTEx_RxEventCallback+0x3c>)
 80014f2:	f00b f86c 	bl	800c5ce <HAL_UARTEx_ReceiveToIdle_IT>
				sizeof(nextion_rx_buffer));
	}
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000378 	.word	0x20000378
 8001504:	20000258 	.word	0x20000258

08001508 <nextion_parse_command>:

// Funo para processar comandos Nextion
void nextion_parse_command(uint8_t *data, uint16_t size)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	460b      	mov	r3, r1
 8001512:	807b      	strh	r3, [r7, #2]
	if (size < 1)
 8001514:	887b      	ldrh	r3, [r7, #2]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d02d      	beq.n	8001576 <nextion_parse_command+0x6e>
		return;

	uint8_t command = data[0]; //primeiro byte  sempre o comando
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	73fb      	strb	r3, [r7, #15]
	// consultar: https://wiki.iteadstudio.com/Nextion_Instruction_Set#page:_Refresh_page
	// para obter a lista de comandos validos

	switch (command)
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	2b71      	cmp	r3, #113	@ 0x71
 8001524:	d01f      	beq.n	8001566 <nextion_parse_command+0x5e>
 8001526:	2b71      	cmp	r3, #113	@ 0x71
 8001528:	dc2c      	bgt.n	8001584 <nextion_parse_command+0x7c>
 800152a:	2b65      	cmp	r3, #101	@ 0x65
 800152c:	d00b      	beq.n	8001546 <nextion_parse_command+0x3e>
 800152e:	2b66      	cmp	r3, #102	@ 0x66
 8001530:	d128      	bne.n	8001584 <nextion_parse_command+0x7c>
	{
	case 0x66: //pagina atual - estrutura: 0x66 + Page ID
	{
		if (size >= 2)
 8001532:	887b      	ldrh	r3, [r7, #2]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d920      	bls.n	800157a <nextion_parse_command+0x72>
		{
			nextion_ihm.active_page = data[1];
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3301      	adds	r3, #1
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	b25a      	sxtb	r2, r3
 8001540:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <nextion_parse_command+0x88>)
 8001542:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001544:	e019      	b.n	800157a <nextion_parse_command+0x72>
	}
	case 0x65: //// Touch Event - estrutura: 0x65 + Page ID + Component ID + Event (0x01 press, 0x00 release)
	{
		if (size >= 2)
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d918      	bls.n	800157e <nextion_parse_command+0x76>
		{
			nextion_ihm.touch_event.page_id = data[1];
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	785a      	ldrb	r2, [r3, #1]
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <nextion_parse_command+0x88>)
 8001552:	705a      	strb	r2, [r3, #1]
			nextion_ihm.touch_event.component_id = data[2];
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	789a      	ldrb	r2, [r3, #2]
 8001558:	4b0d      	ldr	r3, [pc, #52]	@ (8001590 <nextion_parse_command+0x88>)
 800155a:	709a      	strb	r2, [r3, #2]
			nextion_ihm.touch_event.event_type = data[1];
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	785a      	ldrb	r2, [r3, #1]
 8001560:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <nextion_parse_command+0x88>)
 8001562:	70da      	strb	r2, [r3, #3]
		}
		break;
 8001564:	e00b      	b.n	800157e <nextion_parse_command+0x76>
	}
	case OPERACAO_RETORNO_VALOR_NUMERICO:

		if(size >= 2){
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d90a      	bls.n	8001582 <nextion_parse_command+0x7a>
			nextion_ihm.touch_event.event_type = (char)data[1];
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	785a      	ldrb	r2, [r3, #1]
 8001570:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <nextion_parse_command+0x88>)
 8001572:	70da      	strb	r2, [r3, #3]

		}
		break;
 8001574:	e005      	b.n	8001582 <nextion_parse_command+0x7a>
		return;
 8001576:	bf00      	nop
 8001578:	e004      	b.n	8001584 <nextion_parse_command+0x7c>
		break;
 800157a:	bf00      	nop
 800157c:	e002      	b.n	8001584 <nextion_parse_command+0x7c>
		break;
 800157e:	bf00      	nop
 8001580:	e000      	b.n	8001584 <nextion_parse_command+0x7c>
		break;
 8001582:	bf00      	nop
	// nextion, entao vamos ter que fazer o seguinte
	// 1. receber o evento de botao pressionado;
	// 2. processar, e pedir o valor associado a ele. rsrsrsrsrsrsrsrs

	}
}
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	200002d8 	.word	0x200002d8

08001594 <nextion_get_component_value>:
    nex_send_cmd(cmd);
    snprintf(cmd, sizeof(cmd), "%s.y=%u", component_name, y);
    nex_send_cmd(cmd);
}

void nextion_get_component_value(const char *component_name){
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

	char cmd[30];
	snprintf(cmd, sizeof(cmd), "get %s.val", component_name);
 800159c:	f107 0008 	add.w	r0, r7, #8
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a06      	ldr	r2, [pc, #24]	@ (80015bc <nextion_get_component_value+0x28>)
 80015a4:	211e      	movs	r1, #30
 80015a6:	f00b ffe7 	bl	800d578 <sniprintf>
	nex_send_cmd(cmd);
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff ff5c 	bl	800146c <nex_send_cmd>
}
 80015b4:	bf00      	nop
 80015b6:	3728      	adds	r7, #40	@ 0x28
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	08010f18 	.word	0x08010f18

080015c0 <PWM_Init>:
 * 1. Inicializar o PWM indicado;
 * 2. Setar inicialmente o Duty Cicle para 0.
 * 3. Poder ser utilizado para ambos os PWMs, desde que o canal seja passado corretamente
 */

void PWM_Init(TIM_HandleTypeDef *htim, uint32_t canal){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_COMPARE(htim, canal, PWM_DUTY_CICLE_DESLIGADO); // Seta o Duty Cicle para 0
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d104      	bne.n	80015da <PWM_Init+0x1a>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2200      	movs	r2, #0
 80015d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80015d8:	e023      	b.n	8001622 <PWM_Init+0x62>
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	2b04      	cmp	r3, #4
 80015de:	d104      	bne.n	80015ea <PWM_Init+0x2a>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	2300      	movs	r3, #0
 80015e6:	6393      	str	r3, [r2, #56]	@ 0x38
 80015e8:	e01b      	b.n	8001622 <PWM_Init+0x62>
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	2b08      	cmp	r3, #8
 80015ee:	d104      	bne.n	80015fa <PWM_Init+0x3a>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80015f8:	e013      	b.n	8001622 <PWM_Init+0x62>
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	2b0c      	cmp	r3, #12
 80015fe:	d104      	bne.n	800160a <PWM_Init+0x4a>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2300      	movs	r3, #0
 8001606:	6413      	str	r3, [r2, #64]	@ 0x40
 8001608:	e00b      	b.n	8001622 <PWM_Init+0x62>
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	2b10      	cmp	r3, #16
 800160e:	d104      	bne.n	800161a <PWM_Init+0x5a>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	2300      	movs	r3, #0
 8001616:	6493      	str	r3, [r2, #72]	@ 0x48
 8001618:	e003      	b.n	8001622 <PWM_Init+0x62>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	2300      	movs	r3, #0
 8001620:	64d3      	str	r3, [r2, #76]	@ 0x4c

	HAL_TIM_PWM_Start(htim, canal);
 8001622:	6839      	ldr	r1, [r7, #0]
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f007 fff5 	bl	8009614 <HAL_TIM_PWM_Start>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <NMI_Handler+0x4>

08001648 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <HardFault_Handler+0x4>

08001650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <MemManage_Handler+0x4>

08001658 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <BusFault_Handler+0x4>

08001660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <UsageFault_Handler+0x4>

08001668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001696:	f000 fc4b 	bl	8001f30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
	...

080016a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80016a4:	4802      	ldr	r0, [pc, #8]	@ (80016b0 <USART3_IRQHandler+0x10>)
 80016a6:	f009 f90d 	bl	800a8c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000378 	.word	0x20000378

080016b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  return 1;
 80016b8:	2301      	movs	r3, #1
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <_kill>:

int _kill(int pid, int sig)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016ce:	f00c f841 	bl	800d754 <__errno>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2216      	movs	r2, #22
 80016d6:	601a      	str	r2, [r3, #0]
  return -1;
 80016d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <_exit>:

void _exit (int status)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ffe7 	bl	80016c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016f6:	bf00      	nop
 80016f8:	e7fd      	b.n	80016f6 <_exit+0x12>

080016fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	60f8      	str	r0, [r7, #12]
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	e00a      	b.n	8001722 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800170c:	f3af 8000 	nop.w
 8001710:	4601      	mov	r1, r0
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	60ba      	str	r2, [r7, #8]
 8001718:	b2ca      	uxtb	r2, r1
 800171a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	3301      	adds	r3, #1
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	429a      	cmp	r2, r3
 8001728:	dbf0      	blt.n	800170c <_read+0x12>
  }

  return len;
 800172a:	687b      	ldr	r3, [r7, #4]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	e009      	b.n	800175a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	60ba      	str	r2, [r7, #8]
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	3301      	adds	r3, #1
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	697a      	ldr	r2, [r7, #20]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	429a      	cmp	r2, r3
 8001760:	dbf1      	blt.n	8001746 <_write+0x12>
  }
  return len;
 8001762:	687b      	ldr	r3, [r7, #4]
}
 8001764:	4618      	mov	r0, r3
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <_close>:

int _close(int file)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001774:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001778:	4618      	mov	r0, r3
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001794:	605a      	str	r2, [r3, #4]
  return 0;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <_isatty>:

int _isatty(int file)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017ac:	2301      	movs	r3, #1
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b085      	sub	sp, #20
 80017be:	af00      	add	r7, sp, #0
 80017c0:	60f8      	str	r0, [r7, #12]
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017dc:	4a14      	ldr	r2, [pc, #80]	@ (8001830 <_sbrk+0x5c>)
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <_sbrk+0x60>)
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017e8:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <_sbrk+0x64>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d102      	bne.n	80017f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f0:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <_sbrk+0x64>)
 80017f2:	4a12      	ldr	r2, [pc, #72]	@ (800183c <_sbrk+0x68>)
 80017f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <_sbrk+0x64>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	429a      	cmp	r2, r3
 8001802:	d207      	bcs.n	8001814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001804:	f00b ffa6 	bl	800d754 <__errno>
 8001808:	4603      	mov	r3, r0
 800180a:	220c      	movs	r2, #12
 800180c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295
 8001812:	e009      	b.n	8001828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001814:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800181a:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <_sbrk+0x64>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4413      	add	r3, r2
 8001822:	4a05      	ldr	r2, [pc, #20]	@ (8001838 <_sbrk+0x64>)
 8001824:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001826:	68fb      	ldr	r3, [r7, #12]
}
 8001828:	4618      	mov	r0, r3
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	200a0000 	.word	0x200a0000
 8001834:	00000400 	.word	0x00000400
 8001838:	200002dc 	.word	0x200002dc
 800183c:	20000560 	.word	0x20000560

08001840 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001846:	4b35      	ldr	r3, [pc, #212]	@ (800191c <SystemInit+0xdc>)
 8001848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800184c:	4a33      	ldr	r2, [pc, #204]	@ (800191c <SystemInit+0xdc>)
 800184e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001852:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001856:	4b32      	ldr	r3, [pc, #200]	@ (8001920 <SystemInit+0xe0>)
 8001858:	2201      	movs	r2, #1
 800185a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800185c:	4b30      	ldr	r3, [pc, #192]	@ (8001920 <SystemInit+0xe0>)
 800185e:	2200      	movs	r2, #0
 8001860:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001862:	4b2f      	ldr	r3, [pc, #188]	@ (8001920 <SystemInit+0xe0>)
 8001864:	2200      	movs	r2, #0
 8001866:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001868:	4b2d      	ldr	r3, [pc, #180]	@ (8001920 <SystemInit+0xe0>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	492c      	ldr	r1, [pc, #176]	@ (8001920 <SystemInit+0xe0>)
 800186e:	4b2d      	ldr	r3, [pc, #180]	@ (8001924 <SystemInit+0xe4>)
 8001870:	4013      	ands	r3, r2
 8001872:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001874:	4b2a      	ldr	r3, [pc, #168]	@ (8001920 <SystemInit+0xe0>)
 8001876:	2200      	movs	r2, #0
 8001878:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800187a:	4b29      	ldr	r3, [pc, #164]	@ (8001920 <SystemInit+0xe0>)
 800187c:	2200      	movs	r2, #0
 800187e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001880:	4b27      	ldr	r3, [pc, #156]	@ (8001920 <SystemInit+0xe0>)
 8001882:	2200      	movs	r2, #0
 8001884:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001886:	4b26      	ldr	r3, [pc, #152]	@ (8001920 <SystemInit+0xe0>)
 8001888:	4a27      	ldr	r2, [pc, #156]	@ (8001928 <SystemInit+0xe8>)
 800188a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800188c:	4b24      	ldr	r3, [pc, #144]	@ (8001920 <SystemInit+0xe0>)
 800188e:	2200      	movs	r2, #0
 8001890:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001892:	4b23      	ldr	r3, [pc, #140]	@ (8001920 <SystemInit+0xe0>)
 8001894:	4a24      	ldr	r2, [pc, #144]	@ (8001928 <SystemInit+0xe8>)
 8001896:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001898:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <SystemInit+0xe0>)
 800189a:	2200      	movs	r2, #0
 800189c:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800189e:	4b20      	ldr	r3, [pc, #128]	@ (8001920 <SystemInit+0xe0>)
 80018a0:	4a21      	ldr	r2, [pc, #132]	@ (8001928 <SystemInit+0xe8>)
 80018a2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80018a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <SystemInit+0xe0>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80018aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001920 <SystemInit+0xe0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001920 <SystemInit+0xe0>)
 80018b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018b4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <SystemInit+0xe0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018bc:	4b17      	ldr	r3, [pc, #92]	@ (800191c <SystemInit+0xdc>)
 80018be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80018c2:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80018c4:	4b19      	ldr	r3, [pc, #100]	@ (800192c <SystemInit+0xec>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80018cc:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80018d4:	d003      	beq.n	80018de <SystemInit+0x9e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80018dc:	d117      	bne.n	800190e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80018de:	4b13      	ldr	r3, [pc, #76]	@ (800192c <SystemInit+0xec>)
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d005      	beq.n	80018f6 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <SystemInit+0xec>)
 80018ec:	4a10      	ldr	r2, [pc, #64]	@ (8001930 <SystemInit+0xf0>)
 80018ee:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80018f0:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <SystemInit+0xec>)
 80018f2:	4a10      	ldr	r2, [pc, #64]	@ (8001934 <SystemInit+0xf4>)
 80018f4:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80018f6:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <SystemInit+0xec>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	4a0c      	ldr	r2, [pc, #48]	@ (800192c <SystemInit+0xec>)
 80018fc:	f043 0302 	orr.w	r3, r3, #2
 8001900:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001902:	4b0a      	ldr	r3, [pc, #40]	@ (800192c <SystemInit+0xec>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	4a09      	ldr	r2, [pc, #36]	@ (800192c <SystemInit+0xec>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	61d3      	str	r3, [r2, #28]
  }
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00
 8001920:	44020c00 	.word	0x44020c00
 8001924:	eae2eae3 	.word	0xeae2eae3
 8001928:	01010280 	.word	0x01010280
 800192c:	40022000 	.word	0x40022000
 8001930:	08192a3b 	.word	0x08192a3b
 8001934:	4c5d6e7f 	.word	0x4c5d6e7f

08001938 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	@ 0x28
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800193e:	f107 031c 	add.w	r3, r7, #28
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194a:	463b      	mov	r3, r7
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
 8001958:	615a      	str	r2, [r3, #20]
 800195a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800195c:	4b21      	ldr	r3, [pc, #132]	@ (80019e4 <MX_TIM3_Init+0xac>)
 800195e:	4a22      	ldr	r2, [pc, #136]	@ (80019e8 <MX_TIM3_Init+0xb0>)
 8001960:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5-1;
 8001962:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <MX_TIM3_Init+0xac>)
 8001964:	2204      	movs	r2, #4
 8001966:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <MX_TIM3_Init+0xac>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 800196e:	4b1d      	ldr	r3, [pc, #116]	@ (80019e4 <MX_TIM3_Init+0xac>)
 8001970:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001974:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001976:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <MX_TIM3_Init+0xac>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <MX_TIM3_Init+0xac>)
 800197e:	2200      	movs	r2, #0
 8001980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001982:	4818      	ldr	r0, [pc, #96]	@ (80019e4 <MX_TIM3_Init+0xac>)
 8001984:	f007 fdee 	bl	8009564 <HAL_TIM_PWM_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800198e:	f7ff fd4b 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	4619      	mov	r1, r3
 80019a0:	4810      	ldr	r0, [pc, #64]	@ (80019e4 <MX_TIM3_Init+0xac>)
 80019a2:	f008 fdd1 	bl	800a548 <HAL_TIMEx_MasterConfigSynchronization>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80019ac:	f7ff fd3c 	bl	8001428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b0:	2360      	movs	r3, #96	@ 0x60
 80019b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019c0:	463b      	mov	r3, r7
 80019c2:	2200      	movs	r2, #0
 80019c4:	4619      	mov	r1, r3
 80019c6:	4807      	ldr	r0, [pc, #28]	@ (80019e4 <MX_TIM3_Init+0xac>)
 80019c8:	f007 ff84 	bl	80098d4 <HAL_TIM_PWM_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80019d2:	f7ff fd29 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80019d6:	4803      	ldr	r0, [pc, #12]	@ (80019e4 <MX_TIM3_Init+0xac>)
 80019d8:	f000 f89c 	bl	8001b14 <HAL_TIM_MspPostInit>

}
 80019dc:	bf00      	nop
 80019de:	3728      	adds	r7, #40	@ 0x28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200002e0 	.word	0x200002e0
 80019e8:	40000400 	.word	0x40000400

080019ec <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	@ 0x28
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f2:	f107 031c 	add.w	r3, r7, #28
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019fe:	463b      	mov	r3, r7
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
 8001a0c:	615a      	str	r2, [r3, #20]
 8001a0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a10:	4b21      	ldr	r3, [pc, #132]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a12:	4a22      	ldr	r2, [pc, #136]	@ (8001a9c <MX_TIM4_Init+0xb0>)
 8001a14:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5-1;
 8001a16:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a18:	2204      	movs	r2, #4
 8001a1a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2499;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a24:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001a28:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a36:	4818      	ldr	r0, [pc, #96]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a38:	f007 fd94 	bl	8009564 <HAL_TIM_PWM_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001a42:	f7ff fcf1 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	4810      	ldr	r0, [pc, #64]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a56:	f008 fd77 	bl	800a548 <HAL_TIMEx_MasterConfigSynchronization>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001a60:	f7ff fce2 	bl	8001428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a64:	2360      	movs	r3, #96	@ 0x60
 8001a66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a74:	463b      	mov	r3, r7
 8001a76:	2200      	movs	r2, #0
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4807      	ldr	r0, [pc, #28]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a7c:	f007 ff2a 	bl	80098d4 <HAL_TIM_PWM_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001a86:	f7ff fccf 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a8a:	4803      	ldr	r0, [pc, #12]	@ (8001a98 <MX_TIM4_Init+0xac>)
 8001a8c:	f000 f842 	bl	8001b14 <HAL_TIM_MspPostInit>

}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	@ 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	2000032c 	.word	0x2000032c
 8001a9c:	40000800 	.word	0x40000800

08001aa0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a16      	ldr	r2, [pc, #88]	@ (8001b08 <HAL_TIM_PWM_MspInit+0x68>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d10f      	bne.n	8001ad2 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ab2:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x6c>)
 8001ab4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ab8:	4a14      	ldr	r2, [pc, #80]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x6c>)
 8001aba:	f043 0302 	orr.w	r3, r3, #2
 8001abe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ac2:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x6c>)
 8001ac4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001ad0:	e013      	b.n	8001afa <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <HAL_TIM_PWM_MspInit+0x70>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d10e      	bne.n	8001afa <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001adc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x6c>)
 8001ade:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x6c>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001aec:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <HAL_TIM_PWM_MspInit+0x6c>)
 8001aee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40000400 	.word	0x40000400
 8001b0c:	44020c00 	.word	0x44020c00
 8001b10:	40000800 	.word	0x40000800

08001b14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08a      	sub	sp, #40	@ 0x28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a25      	ldr	r2, [pc, #148]	@ (8001bc8 <HAL_TIM_MspPostInit+0xb4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d11f      	bne.n	8001b76 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b36:	4b25      	ldr	r3, [pc, #148]	@ (8001bcc <HAL_TIM_MspPostInit+0xb8>)
 8001b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b3c:	4a23      	ldr	r2, [pc, #140]	@ (8001bcc <HAL_TIM_MspPostInit+0xb8>)
 8001b3e:	f043 0304 	orr.w	r3, r3, #4
 8001b42:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b46:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <HAL_TIM_MspPostInit+0xb8>)
 8001b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b54:	2340      	movs	r3, #64	@ 0x40
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b64:	2302      	movs	r3, #2
 8001b66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4818      	ldr	r0, [pc, #96]	@ (8001bd0 <HAL_TIM_MspPostInit+0xbc>)
 8001b70:	f001 fbb8 	bl	80032e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001b74:	e024      	b.n	8001bc0 <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM4)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a16      	ldr	r2, [pc, #88]	@ (8001bd4 <HAL_TIM_MspPostInit+0xc0>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d11f      	bne.n	8001bc0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b80:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <HAL_TIM_MspPostInit+0xb8>)
 8001b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b86:	4a11      	ldr	r2, [pc, #68]	@ (8001bcc <HAL_TIM_MspPostInit+0xb8>)
 8001b88:	f043 0308 	orr.w	r3, r3, #8
 8001b8c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b90:	4b0e      	ldr	r3, [pc, #56]	@ (8001bcc <HAL_TIM_MspPostInit+0xb8>)
 8001b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b96:	f003 0308 	and.w	r3, r3, #8
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bac:	2300      	movs	r3, #0
 8001bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <HAL_TIM_MspPostInit+0xc4>)
 8001bbc:	f001 fb92 	bl	80032e4 <HAL_GPIO_Init>
}
 8001bc0:	bf00      	nop
 8001bc2:	3728      	adds	r7, #40	@ 0x28
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40000400 	.word	0x40000400
 8001bcc:	44020c00 	.word	0x44020c00
 8001bd0:	42020800 	.word	0x42020800
 8001bd4:	40000800 	.word	0x40000800
 8001bd8:	42020c00 	.word	0x42020c00

08001bdc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001be0:	4b22      	ldr	r3, [pc, #136]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001be2:	4a23      	ldr	r2, [pc, #140]	@ (8001c70 <MX_USART3_UART_Init+0x94>)
 8001be4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001be6:	4b21      	ldr	r3, [pc, #132]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001be8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001bee:	4b1f      	ldr	r3, [pc, #124]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c00:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c02:	220c      	movs	r2, #12
 8001c04:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c0c:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c12:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c18:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c1e:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c24:	4811      	ldr	r0, [pc, #68]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c26:	f008 fd5f 	bl	800a6e8 <HAL_UART_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001c30:	f7ff fbfa 	bl	8001428 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c34:	2100      	movs	r1, #0
 8001c36:	480d      	ldr	r0, [pc, #52]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c38:	f00a fc4d 	bl	800c4d6 <HAL_UARTEx_SetTxFifoThreshold>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001c42:	f7ff fbf1 	bl	8001428 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c46:	2100      	movs	r1, #0
 8001c48:	4808      	ldr	r0, [pc, #32]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c4a:	f00a fc82 	bl	800c552 <HAL_UARTEx_SetRxFifoThreshold>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001c54:	f7ff fbe8 	bl	8001428 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001c58:	4804      	ldr	r0, [pc, #16]	@ (8001c6c <MX_USART3_UART_Init+0x90>)
 8001c5a:	f00a fc03 	bl	800c464 <HAL_UARTEx_DisableFifoMode>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001c64:	f7ff fbe0 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000378 	.word	0x20000378
 8001c70:	40004800 	.word	0x40004800

08001c74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b0cc      	sub	sp, #304	@ 0x130
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c7e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001c82:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c98:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	f00b fd02 	bl	800d6ae <memset>
  if(uartHandle->Instance==USART3)
 8001caa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001cae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a37      	ldr	r2, [pc, #220]	@ (8001d94 <HAL_UART_MspInit+0x120>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d165      	bne.n	8001d88 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001cbc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001cc0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001cc4:	f04f 0204 	mov.w	r2, #4
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001cd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001cd4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001cd8:	2200      	movs	r2, #0
 8001cda:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cdc:	f107 0310 	add.w	r3, r7, #16
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f002 fbe7 	bl	80044b4 <HAL_RCCEx_PeriphCLKConfig>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001cec:	f7ff fb9c 	bl	8001428 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cf0:	4b29      	ldr	r3, [pc, #164]	@ (8001d98 <HAL_UART_MspInit+0x124>)
 8001cf2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001cf6:	4a28      	ldr	r2, [pc, #160]	@ (8001d98 <HAL_UART_MspInit+0x124>)
 8001cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cfc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001d00:	4b25      	ldr	r3, [pc, #148]	@ (8001d98 <HAL_UART_MspInit+0x124>)
 8001d02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d06:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001d0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d0e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d18:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001d1c:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d98 <HAL_UART_MspInit+0x124>)
 8001d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d24:	4a1c      	ldr	r2, [pc, #112]	@ (8001d98 <HAL_UART_MspInit+0x124>)
 8001d26:	f043 0308 	orr.w	r3, r3, #8
 8001d2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d98 <HAL_UART_MspInit+0x124>)
 8001d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d34:	f003 0208 	and.w	r2, r3, #8
 8001d38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d3c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001d46:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001d4a:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d4c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d50:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d66:	2307      	movs	r3, #7
 8001d68:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d6c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001d70:	4619      	mov	r1, r3
 8001d72:	480a      	ldr	r0, [pc, #40]	@ (8001d9c <HAL_UART_MspInit+0x128>)
 8001d74:	f001 fab6 	bl	80032e4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	203c      	movs	r0, #60	@ 0x3c
 8001d7e:	f001 f933 	bl	8002fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d82:	203c      	movs	r0, #60	@ 0x3c
 8001d84:	f001 f94a 	bl	800301c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001d88:	bf00      	nop
 8001d8a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40004800 	.word	0x40004800
 8001d98:	44020c00 	.word	0x44020c00
 8001d9c:	42020c00 	.word	0x42020c00

08001da0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001da0:	480d      	ldr	r0, [pc, #52]	@ (8001dd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001da2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001da4:	f7ff fd4c 	bl	8001840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001da8:	480c      	ldr	r0, [pc, #48]	@ (8001ddc <LoopForever+0x6>)
  ldr r1, =_edata
 8001daa:	490d      	ldr	r1, [pc, #52]	@ (8001de0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dac:	4a0d      	ldr	r2, [pc, #52]	@ (8001de4 <LoopForever+0xe>)
  movs r3, #0
 8001dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db0:	e002      	b.n	8001db8 <LoopCopyDataInit>

08001db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001db6:	3304      	adds	r3, #4

08001db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dbc:	d3f9      	bcc.n	8001db2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001de8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8001dec <LoopForever+0x16>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc4:	e001      	b.n	8001dca <LoopFillZerobss>

08001dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc8:	3204      	adds	r2, #4

08001dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dcc:	d3fb      	bcc.n	8001dc6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001dce:	f00b fcc7 	bl	800d760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dd2:	f7ff fa8f 	bl	80012f4 <main>

08001dd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001dd6:	e7fe      	b.n	8001dd6 <LoopForever>
  ldr   r0, =_estack
 8001dd8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001de4:	0801139c 	.word	0x0801139c
  ldr r2, =_sbss
 8001de8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001dec:	2000055c 	.word	0x2000055c

08001df0 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001df0:	e7fe      	b.n	8001df0 <ADC1_IRQHandler>
	...

08001df4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df8:	2003      	movs	r0, #3
 8001dfa:	f001 f8ea 	bl	8002fd2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001dfe:	f002 f9cf 	bl	80041a0 <HAL_RCC_GetSysClockFreq>
 8001e02:	4602      	mov	r2, r0
 8001e04:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <HAL_Init+0x44>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	f003 030f 	and.w	r3, r3, #15
 8001e0c:	490b      	ldr	r1, [pc, #44]	@ (8001e3c <HAL_Init+0x48>)
 8001e0e:	5ccb      	ldrb	r3, [r1, r3]
 8001e10:	fa22 f303 	lsr.w	r3, r2, r3
 8001e14:	4a0a      	ldr	r2, [pc, #40]	@ (8001e40 <HAL_Init+0x4c>)
 8001e16:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e18:	2004      	movs	r0, #4
 8001e1a:	f001 f92f 	bl	800307c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e1e:	200f      	movs	r0, #15
 8001e20:	f000 f810 	bl	8001e44 <HAL_InitTick>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e002      	b.n	8001e34 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e2e:	f7ff fc00 	bl	8001632 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	44020c00 	.word	0x44020c00
 8001e3c:	08010f24 	.word	0x08010f24
 8001e40:	20000000 	.word	0x20000000

08001e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001e50:	4b33      	ldr	r3, [pc, #204]	@ (8001f20 <HAL_InitTick+0xdc>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e05c      	b.n	8001f16 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001e5c:	4b31      	ldr	r3, [pc, #196]	@ (8001f24 <HAL_InitTick+0xe0>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b04      	cmp	r3, #4
 8001e66:	d10c      	bne.n	8001e82 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001e68:	4b2f      	ldr	r3, [pc, #188]	@ (8001f28 <HAL_InitTick+0xe4>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4b2c      	ldr	r3, [pc, #176]	@ (8001f20 <HAL_InitTick+0xdc>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	4619      	mov	r1, r3
 8001e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	e037      	b.n	8001ef2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001e82:	f001 f953 	bl	800312c <HAL_SYSTICK_GetCLKSourceConfig>
 8001e86:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d023      	beq.n	8001ed6 <HAL_InitTick+0x92>
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d82d      	bhi.n	8001ef0 <HAL_InitTick+0xac>
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d003      	beq.n	8001ea2 <HAL_InitTick+0x5e>
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d00d      	beq.n	8001ebc <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001ea0:	e026      	b.n	8001ef0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001ea2:	4b21      	ldr	r3, [pc, #132]	@ (8001f28 <HAL_InitTick+0xe4>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <HAL_InitTick+0xdc>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001eb0:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb8:	60fb      	str	r3, [r7, #12]
        break;
 8001eba:	e01a      	b.n	8001ef2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001ebc:	4b18      	ldr	r3, [pc, #96]	@ (8001f20 <HAL_InitTick+0xdc>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec6:	fbb3 f3f2 	udiv	r3, r3, r2
 8001eca:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed2:	60fb      	str	r3, [r7, #12]
        break;
 8001ed4:	e00d      	b.n	8001ef2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001ed6:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_InitTick+0xdc>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	461a      	mov	r2, r3
 8001edc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ee0:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ee4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eec:	60fb      	str	r3, [r7, #12]
        break;
 8001eee:	e000      	b.n	8001ef2 <HAL_InitTick+0xae>
        break;
 8001ef0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f001 f8a0 	bl	8003038 <HAL_SYSTICK_Config>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e009      	b.n	8001f16 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f02:	2200      	movs	r2, #0
 8001f04:	6879      	ldr	r1, [r7, #4]
 8001f06:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0a:	f001 f86d 	bl	8002fe8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001f0e:	4a07      	ldr	r2, [pc, #28]	@ (8001f2c <HAL_InitTick+0xe8>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000008 	.word	0x20000008
 8001f24:	e000e010 	.word	0xe000e010
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	20000004 	.word	0x20000004

08001f30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_IncTick+0x20>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_IncTick+0x24>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4413      	add	r3, r2
 8001f40:	4a04      	ldr	r2, [pc, #16]	@ (8001f54 <HAL_IncTick+0x24>)
 8001f42:	6013      	str	r3, [r2, #0]
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	20000008 	.word	0x20000008
 8001f54:	2000040c 	.word	0x2000040c

08001f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f5c:	4b03      	ldr	r3, [pc, #12]	@ (8001f6c <HAL_GetTick+0x14>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	2000040c 	.word	0x2000040c

08001f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f78:	f7ff ffee 	bl	8001f58 <HAL_GetTick>
 8001f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f88:	d005      	beq.n	8001f96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <HAL_Delay+0x44>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4413      	add	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f96:	bf00      	nop
 8001f98:	f7ff ffde 	bl	8001f58 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d8f7      	bhi.n	8001f98 <HAL_Delay+0x28>
  {
  }
}
 8001fa8:	bf00      	nop
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000008 	.word	0x20000008

08001fb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800202e:	f043 0201 	orr.w	r2, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 800204c:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800204e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002052:	4a05      	ldr	r2, [pc, #20]	@ (8002068 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	42028000 	.word	0x42028000

0800206c <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	3360      	adds	r3, #96	@ 0x60
 800207e:	461a      	mov	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <LL_ADC_SetOffset+0x44>)
 800208e:	4013      	ands	r3, r2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	4313      	orrs	r3, r2
 800209c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	03fff000 	.word	0x03fff000

080020b4 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3360      	adds	r3, #96	@ 0x60
 80020c2:	461a      	mov	r2, r3
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b087      	sub	sp, #28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	3360      	adds	r3, #96	@ 0x60
 80020f0:	461a      	mov	r2, r3
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	431a      	orrs	r2, r3
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800210a:	bf00      	nop
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002116:	b480      	push	{r7}
 8002118:	b087      	sub	sp, #28
 800211a:	af00      	add	r7, sp, #0
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	3360      	adds	r3, #96	@ 0x60
 8002126:	461a      	mov	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4413      	add	r3, r2
 800212e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	431a      	orrs	r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002140:	bf00      	nop
 8002142:	371c      	adds	r7, #28
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	3360      	adds	r3, #96	@ 0x60
 800215c:	461a      	mov	r2, r3
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	431a      	orrs	r2, r3
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002176:	bf00      	nop
 8002178:	371c      	adds	r7, #28
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
 800218a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	615a      	str	r2, [r3, #20]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b087      	sub	sp, #28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	3330      	adds	r3, #48	@ 0x30
 80021b8:	461a      	mov	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	0a1b      	lsrs	r3, r3, #8
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	f003 030c 	and.w	r3, r3, #12
 80021c4:	4413      	add	r3, r2
 80021c6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	211f      	movs	r1, #31
 80021d4:	fa01 f303 	lsl.w	r3, r1, r3
 80021d8:	43db      	mvns	r3, r3
 80021da:	401a      	ands	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	0e9b      	lsrs	r3, r3, #26
 80021e0:	f003 011f 	and.w	r1, r3, #31
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	f003 031f 	and.w	r3, r3, #31
 80021ea:	fa01 f303 	lsl.w	r3, r1, r3
 80021ee:	431a      	orrs	r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021f4:	bf00      	nop
 80021f6:	371c      	adds	r7, #28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002200:	b480      	push	{r7}
 8002202:	b087      	sub	sp, #28
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	3314      	adds	r3, #20
 8002210:	461a      	mov	r2, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	0e5b      	lsrs	r3, r3, #25
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	4413      	add	r3, r2
 800221e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	0d1b      	lsrs	r3, r3, #20
 8002228:	f003 031f 	and.w	r3, r3, #31
 800222c:	2107      	movs	r1, #7
 800222e:	fa01 f303 	lsl.w	r3, r1, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	401a      	ands	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	0d1b      	lsrs	r3, r3, #20
 800223a:	f003 031f 	and.w	r3, r3, #31
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	fa01 f303 	lsl.w	r3, r1, r3
 8002244:	431a      	orrs	r2, r3
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800224a:	bf00      	nop
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
	...

08002258 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002270:	43db      	mvns	r3, r3
 8002272:	401a      	ands	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f003 0318 	and.w	r3, r3, #24
 800227a:	4908      	ldr	r1, [pc, #32]	@ (800229c <LL_ADC_SetChannelSingleDiff+0x44>)
 800227c:	40d9      	lsrs	r1, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	400b      	ands	r3, r1
 8002282:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002286:	431a      	orrs	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800228e:	bf00      	nop
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	000fffff 	.word	0x000fffff

080022a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80022b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6093      	str	r3, [r2, #8]
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022d8:	d101      	bne.n	80022de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80022fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002300:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002324:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002328:	d101      	bne.n	800232e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b01      	cmp	r3, #1
 800234e:	d101      	bne.n	8002354 <LL_ADC_IsEnabled+0x18>
 8002350:	2301      	movs	r3, #1
 8002352:	e000      	b.n	8002356 <LL_ADC_IsEnabled+0x1a>
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	2b04      	cmp	r3, #4
 8002374:	d101      	bne.n	800237a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002376:	2301      	movs	r3, #1
 8002378:	e000      	b.n	800237c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 0308 	and.w	r3, r3, #8
 8002398:	2b08      	cmp	r3, #8
 800239a:	d101      	bne.n	80023a0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023b0:	b590      	push	{r4, r7, lr}
 80023b2:	b089      	sub	sp, #36	@ 0x24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023bc:	2300      	movs	r3, #0
 80023be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e136      	b.n	8002638 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d109      	bne.n	80023ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7fe febf 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff67 	bl	80022c4 <LL_ADC_IsDeepPowerDownEnabled>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d004      	beq.n	8002406 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff4d 	bl	80022a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff ff82 	bl	8002314 <LL_ADC_IsInternalRegulatorEnabled>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d115      	bne.n	8002442 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff ff66 	bl	80022ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002420:	4b87      	ldr	r3, [pc, #540]	@ (8002640 <HAL_ADC_Init+0x290>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	099b      	lsrs	r3, r3, #6
 8002426:	4a87      	ldr	r2, [pc, #540]	@ (8002644 <HAL_ADC_Init+0x294>)
 8002428:	fba2 2303 	umull	r2, r3, r2, r3
 800242c:	099b      	lsrs	r3, r3, #6
 800242e:	3301      	adds	r3, #1
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002434:	e002      	b.n	800243c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3b01      	subs	r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f9      	bne.n	8002436 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff ff64 	bl	8002314 <LL_ADC_IsInternalRegulatorEnabled>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10d      	bne.n	800246e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002456:	f043 0210 	orr.w	r2, r3, #16
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002462:	f043 0201 	orr.w	r2, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff ff75 	bl	8002362 <LL_ADC_REG_IsConversionOngoing>
 8002478:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247e:	f003 0310 	and.w	r3, r3, #16
 8002482:	2b00      	cmp	r3, #0
 8002484:	f040 80cf 	bne.w	8002626 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	2b00      	cmp	r3, #0
 800248c:	f040 80cb 	bne.w	8002626 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002494:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002498:	f043 0202 	orr.w	r2, r3, #2
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff ff49 	bl	800233c <LL_ADC_IsEnabled>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d110      	bne.n	80024d2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024b0:	4865      	ldr	r0, [pc, #404]	@ (8002648 <HAL_ADC_Init+0x298>)
 80024b2:	f7ff ff43 	bl	800233c <LL_ADC_IsEnabled>
 80024b6:	4604      	mov	r4, r0
 80024b8:	4864      	ldr	r0, [pc, #400]	@ (800264c <HAL_ADC_Init+0x29c>)
 80024ba:	f7ff ff3f 	bl	800233c <LL_ADC_IsEnabled>
 80024be:	4603      	mov	r3, r0
 80024c0:	4323      	orrs	r3, r4
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d105      	bne.n	80024d2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	4619      	mov	r1, r3
 80024cc:	4860      	ldr	r0, [pc, #384]	@ (8002650 <HAL_ADC_Init+0x2a0>)
 80024ce:	f7ff fd73 	bl	8001fb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	7e5b      	ldrb	r3, [r3, #25]
 80024d6:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024dc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024e2:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024e8:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024f0:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d106      	bne.n	800250e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	3b01      	subs	r3, #1
 8002506:	045b      	lsls	r3, r3, #17
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4313      	orrs	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002512:	2b00      	cmp	r3, #0
 8002514:	d009      	beq.n	800252a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002522:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4313      	orrs	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	4b48      	ldr	r3, [pc, #288]	@ (8002654 <HAL_ADC_Init+0x2a4>)
 8002532:	4013      	ands	r3, r2
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	69b9      	ldr	r1, [r7, #24]
 800253a:	430b      	orrs	r3, r1
 800253c:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	430a      	orrs	r2, r1
 8002552:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff ff15 	bl	8002388 <LL_ADC_INJ_IsConversionOngoing>
 800255e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d13d      	bne.n	80025e2 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d13a      	bne.n	80025e2 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	7e1b      	ldrb	r3, [r3, #24]
 8002570:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002578:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002588:	f023 0302 	bic.w	r3, r3, #2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	69b9      	ldr	r1, [r7, #24]
 8002592:	430b      	orrs	r3, r1
 8002594:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800259c:	2b01      	cmp	r3, #1
 800259e:	d118      	bne.n	80025d2 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80025aa:	f023 0304 	bic.w	r3, r3, #4
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80025b6:	4311      	orrs	r1, r2
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025bc:	4311      	orrs	r1, r2
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80025c2:	430a      	orrs	r2, r1
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 0201 	orr.w	r2, r2, #1
 80025ce:	611a      	str	r2, [r3, #16]
 80025d0:	e007      	b.n	80025e2 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	691a      	ldr	r2, [r3, #16]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 0201 	bic.w	r2, r2, #1
 80025e0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d10c      	bne.n	8002604 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f0:	f023 010f 	bic.w	r1, r3, #15
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	69db      	ldr	r3, [r3, #28]
 80025f8:	1e5a      	subs	r2, r3, #1
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	631a      	str	r2, [r3, #48]	@ 0x30
 8002602:	e007      	b.n	8002614 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 020f 	bic.w	r2, r2, #15
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002618:	f023 0303 	bic.w	r3, r3, #3
 800261c:	f043 0201 	orr.w	r2, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	659a      	str	r2, [r3, #88]	@ 0x58
 8002624:	e007      	b.n	8002636 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262a:	f043 0210 	orr.w	r2, r3, #16
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002636:	7ffb      	ldrb	r3, [r7, #31]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3724      	adds	r7, #36	@ 0x24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd90      	pop	{r4, r7, pc}
 8002640:	20000000 	.word	0x20000000
 8002644:	053e2d63 	.word	0x053e2d63
 8002648:	42028000 	.word	0x42028000
 800264c:	42028100 	.word	0x42028100
 8002650:	42028300 	.word	0x42028300
 8002654:	fff04007 	.word	0xfff04007

08002658 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b0b6      	sub	sp, #216	@ 0xd8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002668:	2300      	movs	r3, #0
 800266a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_ADC_ConfigChannel+0x22>
 8002676:	2302      	movs	r3, #2
 8002678:	e3e6      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x7f0>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fe6b 	bl	8002362 <LL_ADC_REG_IsConversionOngoing>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 83cb 	bne.w	8002e2a <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d009      	beq.n	80026b0 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4ab0      	ldr	r2, [pc, #704]	@ (8002964 <HAL_ADC_ConfigChannel+0x30c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d109      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x62>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	4aaf      	ldr	r2, [pc, #700]	@ (8002968 <HAL_ADC_ConfigChannel+0x310>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d104      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fcc5 	bl	8002044 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6818      	ldr	r0, [r3, #0]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	6859      	ldr	r1, [r3, #4]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	f7ff fd6e 	bl	80021a8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fe46 	bl	8002362 <LL_ADC_REG_IsConversionOngoing>
 80026d6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fe52 	bl	8002388 <LL_ADC_INJ_IsConversionOngoing>
 80026e4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f040 81dd 	bne.w	8002aac <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f040 81d8 	bne.w	8002aac <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002704:	d10f      	bne.n	8002726 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2200      	movs	r2, #0
 8002710:	4619      	mov	r1, r3
 8002712:	f7ff fd75 	bl	8002200 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff fd2f 	bl	8002182 <LL_ADC_SetSamplingTimeCommonConfig>
 8002724:	e00e      	b.n	8002744 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	6819      	ldr	r1, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	461a      	mov	r2, r3
 8002734:	f7ff fd64 	bl	8002200 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2100      	movs	r1, #0
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff fd1f 	bl	8002182 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	08db      	lsrs	r3, r3, #3
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	2b04      	cmp	r3, #4
 8002764:	d022      	beq.n	80027ac <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	6919      	ldr	r1, [r3, #16]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002776:	f7ff fc79 	bl	800206c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	6919      	ldr	r1, [r3, #16]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	461a      	mov	r2, r3
 8002788:	f7ff fcc5 	bl	8002116 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6818      	ldr	r0, [r3, #0]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002798:	2b01      	cmp	r3, #1
 800279a:	d102      	bne.n	80027a2 <HAL_ADC_ConfigChannel+0x14a>
 800279c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027a0:	e000      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x14c>
 80027a2:	2300      	movs	r3, #0
 80027a4:	461a      	mov	r2, r3
 80027a6:	f7ff fcd1 	bl	800214c <LL_ADC_SetOffsetSaturation>
 80027aa:	e17f      	b.n	8002aac <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2100      	movs	r1, #0
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff fc7e 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80027b8:	4603      	mov	r3, r0
 80027ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10a      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x180>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2100      	movs	r1, #0
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fc73 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80027ce:	4603      	mov	r3, r0
 80027d0:	0e9b      	lsrs	r3, r3, #26
 80027d2:	f003 021f 	and.w	r2, r3, #31
 80027d6:	e01e      	b.n	8002816 <HAL_ADC_ConfigChannel+0x1be>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fc68 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80027ee:	fa93 f3a3 	rbit	r3, r3
 80027f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80027f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80027fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80027fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8002806:	2320      	movs	r3, #32
 8002808:	e004      	b.n	8002814 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 800280a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	b2db      	uxtb	r3, r3
 8002814:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800281e:	2b00      	cmp	r3, #0
 8002820:	d105      	bne.n	800282e <HAL_ADC_ConfigChannel+0x1d6>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	0e9b      	lsrs	r3, r3, #26
 8002828:	f003 031f 	and.w	r3, r3, #31
 800282c:	e018      	b.n	8002860 <HAL_ADC_ConfigChannel+0x208>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002846:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800284a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8002852:	2320      	movs	r3, #32
 8002854:	e004      	b.n	8002860 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8002856:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800285a:	fab3 f383 	clz	r3, r3
 800285e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002860:	429a      	cmp	r2, r3
 8002862:	d106      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2200      	movs	r2, #0
 800286a:	2100      	movs	r1, #0
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff fc37 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2101      	movs	r1, #1
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fc1b 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 800287e:	4603      	mov	r3, r0
 8002880:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10a      	bne.n	800289e <HAL_ADC_ConfigChannel+0x246>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2101      	movs	r1, #1
 800288e:	4618      	mov	r0, r3
 8002890:	f7ff fc10 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002894:	4603      	mov	r3, r0
 8002896:	0e9b      	lsrs	r3, r3, #26
 8002898:	f003 021f 	and.w	r2, r3, #31
 800289c:	e01e      	b.n	80028dc <HAL_ADC_ConfigChannel+0x284>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2101      	movs	r1, #1
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff fc05 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 80028aa:	4603      	mov	r3, r0
 80028ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80028b4:	fa93 f3a3 	rbit	r3, r3
 80028b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80028bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80028c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 80028cc:	2320      	movs	r3, #32
 80028ce:	e004      	b.n	80028da <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 80028d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028d4:	fab3 f383 	clz	r3, r3
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d105      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x29c>
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	0e9b      	lsrs	r3, r3, #26
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	e018      	b.n	8002926 <HAL_ADC_ConfigChannel+0x2ce>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002900:	fa93 f3a3 	rbit	r3, r3
 8002904:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002908:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800290c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002910:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002918:	2320      	movs	r3, #32
 800291a:	e004      	b.n	8002926 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 800291c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002920:	fab3 f383 	clz	r3, r3
 8002924:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002926:	429a      	cmp	r2, r3
 8002928:	d106      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2200      	movs	r2, #0
 8002930:	2101      	movs	r1, #1
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff fbd4 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2102      	movs	r1, #2
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff fbb8 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002944:	4603      	mov	r3, r0
 8002946:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10e      	bne.n	800296c <HAL_ADC_ConfigChannel+0x314>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2102      	movs	r1, #2
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff fbad 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 800295a:	4603      	mov	r3, r0
 800295c:	0e9b      	lsrs	r3, r3, #26
 800295e:	f003 021f 	and.w	r2, r3, #31
 8002962:	e022      	b.n	80029aa <HAL_ADC_ConfigChannel+0x352>
 8002964:	04300002 	.word	0x04300002
 8002968:	407f0000 	.word	0x407f0000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2102      	movs	r1, #2
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fb9e 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002978:	4603      	mov	r3, r0
 800297a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002982:	fa93 f3a3 	rbit	r3, r3
 8002986:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800298a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800298e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002992:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 800299a:	2320      	movs	r3, #32
 800299c:	e004      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800299e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029a2:	fab3 f383 	clz	r3, r3
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d105      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x36a>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	0e9b      	lsrs	r3, r3, #26
 80029bc:	f003 031f 	and.w	r3, r3, #31
 80029c0:	e016      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x398>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80029d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80029da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 80029e2:	2320      	movs	r3, #32
 80029e4:	e004      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 80029e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029ea:	fab3 f383 	clz	r3, r3
 80029ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d106      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2200      	movs	r2, #0
 80029fa:	2102      	movs	r1, #2
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff fb6f 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2103      	movs	r1, #3
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fb53 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10a      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x3d6>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2103      	movs	r1, #3
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff fb48 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002a24:	4603      	mov	r3, r0
 8002a26:	0e9b      	lsrs	r3, r3, #26
 8002a28:	f003 021f 	and.w	r2, r3, #31
 8002a2c:	e017      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x406>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2103      	movs	r1, #3
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fb3d 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a40:	fa93 f3a3 	rbit	r3, r3
 8002a44:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002a46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a48:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002a4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002a50:	2320      	movs	r3, #32
 8002a52:	e003      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002a54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d105      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x41e>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	0e9b      	lsrs	r3, r3, #26
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	e011      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x442>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002a84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a86:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002a88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8002a8e:	2320      	movs	r3, #32
 8002a90:	e003      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8002a92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d106      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2103      	movs	r1, #3
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fb1a 	bl	80020e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff fc43 	bl	800233c <LL_ADC_IsEnabled>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f040 813f 	bne.w	8002d3c <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6819      	ldr	r1, [r3, #0]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	461a      	mov	r2, r3
 8002acc:	f7ff fbc4 	bl	8002258 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	4a8e      	ldr	r2, [pc, #568]	@ (8002d10 <HAL_ADC_ConfigChannel+0x6b8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	f040 8130 	bne.w	8002d3c <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10b      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x4ac>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	0e9b      	lsrs	r3, r3, #26
 8002af2:	3301      	adds	r3, #1
 8002af4:	f003 031f 	and.w	r3, r3, #31
 8002af8:	2b09      	cmp	r3, #9
 8002afa:	bf94      	ite	ls
 8002afc:	2301      	movls	r3, #1
 8002afe:	2300      	movhi	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	e019      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x4e0>
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b0c:	fa93 f3a3 	rbit	r3, r3
 8002b10:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002b12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b14:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002b16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002b1c:	2320      	movs	r3, #32
 8002b1e:	e003      	b.n	8002b28 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002b20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b22:	fab3 f383 	clz	r3, r3
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	3301      	adds	r3, #1
 8002b2a:	f003 031f 	and.w	r3, r3, #31
 8002b2e:	2b09      	cmp	r3, #9
 8002b30:	bf94      	ite	ls
 8002b32:	2301      	movls	r3, #1
 8002b34:	2300      	movhi	r3, #0
 8002b36:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d079      	beq.n	8002c30 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d107      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x500>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	0e9b      	lsrs	r3, r3, #26
 8002b4e:	3301      	adds	r3, #1
 8002b50:	069b      	lsls	r3, r3, #26
 8002b52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b56:	e015      	b.n	8002b84 <HAL_ADC_ConfigChannel+0x52c>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b60:	fa93 f3a3 	rbit	r3, r3
 8002b64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b68:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002b6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002b70:	2320      	movs	r3, #32
 8002b72:	e003      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8002b74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	069b      	lsls	r3, r3, #26
 8002b80:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d109      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x54c>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	0e9b      	lsrs	r3, r3, #26
 8002b96:	3301      	adds	r3, #1
 8002b98:	f003 031f 	and.w	r3, r3, #31
 8002b9c:	2101      	movs	r1, #1
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	e017      	b.n	8002bd4 <HAL_ADC_ConfigChannel+0x57c>
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002baa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002bb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8002bbc:	2320      	movs	r3, #32
 8002bbe:	e003      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8002bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	3301      	adds	r3, #1
 8002bca:	f003 031f 	and.w	r3, r3, #31
 8002bce:	2101      	movs	r1, #1
 8002bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd4:	ea42 0103 	orr.w	r1, r2, r3
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10a      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x5a2>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	0e9b      	lsrs	r3, r3, #26
 8002bea:	3301      	adds	r3, #1
 8002bec:	f003 021f 	and.w	r2, r3, #31
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4413      	add	r3, r2
 8002bf6:	051b      	lsls	r3, r3, #20
 8002bf8:	e018      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x5d4>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c02:	fa93 f3a3 	rbit	r3, r3
 8002c06:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002c12:	2320      	movs	r3, #32
 8002c14:	e003      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8002c16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c18:	fab3 f383 	clz	r3, r3
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	3301      	adds	r3, #1
 8002c20:	f003 021f 	and.w	r2, r3, #31
 8002c24:	4613      	mov	r3, r2
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	4413      	add	r3, r2
 8002c2a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	e080      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d107      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x5f4>
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	0e9b      	lsrs	r3, r3, #26
 8002c42:	3301      	adds	r3, #1
 8002c44:	069b      	lsls	r3, r3, #26
 8002c46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c4a:	e015      	b.n	8002c78 <HAL_ADC_ConfigChannel+0x620>
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c54:	fa93 f3a3 	rbit	r3, r3
 8002c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c5c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8002c64:	2320      	movs	r3, #32
 8002c66:	e003      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8002c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c6a:	fab3 f383 	clz	r3, r3
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	3301      	adds	r3, #1
 8002c72:	069b      	lsls	r3, r3, #26
 8002c74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d109      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x640>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	0e9b      	lsrs	r3, r3, #26
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	f003 031f 	and.w	r3, r3, #31
 8002c90:	2101      	movs	r1, #1
 8002c92:	fa01 f303 	lsl.w	r3, r1, r3
 8002c96:	e017      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x670>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	6a3b      	ldr	r3, [r7, #32]
 8002ca0:	fa93 f3a3 	rbit	r3, r3
 8002ca4:	61fb      	str	r3, [r7, #28]
  return result;
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8002cb0:	2320      	movs	r3, #32
 8002cb2:	e003      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb6:	fab3 f383 	clz	r3, r3
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f003 031f 	and.w	r3, r3, #31
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc8:	ea42 0103 	orr.w	r1, r2, r3
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10d      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x69c>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	0e9b      	lsrs	r3, r3, #26
 8002cde:	3301      	adds	r3, #1
 8002ce0:	f003 021f 	and.w	r2, r3, #31
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	4413      	add	r3, r2
 8002cea:	3b1e      	subs	r3, #30
 8002cec:	051b      	lsls	r3, r3, #20
 8002cee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cf2:	e01d      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x6d8>
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	fa93 f3a3 	rbit	r3, r3
 8002d00:	613b      	str	r3, [r7, #16]
  return result;
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d103      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002d0c:	2320      	movs	r3, #32
 8002d0e:	e005      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x6c4>
 8002d10:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	f003 021f 	and.w	r2, r3, #31
 8002d22:	4613      	mov	r3, r2
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	4413      	add	r3, r2
 8002d28:	3b1e      	subs	r3, #30
 8002d2a:	051b      	lsls	r3, r3, #20
 8002d2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d30:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d36:	4619      	mov	r1, r3
 8002d38:	f7ff fa62 	bl	8002200 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	4b43      	ldr	r3, [pc, #268]	@ (8002e50 <HAL_ADC_ConfigChannel+0x7f8>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d079      	beq.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d48:	4842      	ldr	r0, [pc, #264]	@ (8002e54 <HAL_ADC_ConfigChannel+0x7fc>)
 8002d4a:	f7ff f95b 	bl	8002004 <LL_ADC_GetCommonPathInternalCh>
 8002d4e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a40      	ldr	r2, [pc, #256]	@ (8002e58 <HAL_ADC_ConfigChannel+0x800>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d124      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d11e      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e5c <HAL_ADC_ConfigChannel+0x804>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d164      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d76:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4835      	ldr	r0, [pc, #212]	@ (8002e54 <HAL_ADC_ConfigChannel+0x7fc>)
 8002d7e:	f7ff f92e 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d82:	4b37      	ldr	r3, [pc, #220]	@ (8002e60 <HAL_ADC_ConfigChannel+0x808>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	099b      	lsrs	r3, r3, #6
 8002d88:	4a36      	ldr	r2, [pc, #216]	@ (8002e64 <HAL_ADC_ConfigChannel+0x80c>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	099b      	lsrs	r3, r3, #6
 8002d90:	3301      	adds	r3, #1
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d96:	e002      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f9      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002da4:	e04a      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a2f      	ldr	r2, [pc, #188]	@ (8002e68 <HAL_ADC_ConfigChannel+0x810>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d113      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002db0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002db4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10d      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8002e6c <HAL_ADC_ConfigChannel+0x814>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d13a      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4820      	ldr	r0, [pc, #128]	@ (8002e54 <HAL_ADC_ConfigChannel+0x7fc>)
 8002dd2:	f7ff f904 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dd6:	e031      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a24      	ldr	r2, [pc, #144]	@ (8002e70 <HAL_ADC_ConfigChannel+0x818>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d113      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002de2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002de6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10d      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e5c <HAL_ADC_ConfigChannel+0x804>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d121      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002df8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e00:	4619      	mov	r1, r3
 8002e02:	4814      	ldr	r0, [pc, #80]	@ (8002e54 <HAL_ADC_ConfigChannel+0x7fc>)
 8002e04:	f7ff f8eb 	bl	8001fde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e08:	e018      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a19      	ldr	r2, [pc, #100]	@ (8002e74 <HAL_ADC_ConfigChannel+0x81c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d113      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a10      	ldr	r2, [pc, #64]	@ (8002e5c <HAL_ADC_ConfigChannel+0x804>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00e      	beq.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff f8fc 	bl	8002020 <LL_ADC_EnableChannelVDDcore>
 8002e28:	e008      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	f043 0220 	orr.w	r2, r3, #32
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002e44:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	37d8      	adds	r7, #216	@ 0xd8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	80080000 	.word	0x80080000
 8002e54:	42028300 	.word	0x42028300
 8002e58:	c3210000 	.word	0xc3210000
 8002e5c:	42028000 	.word	0x42028000
 8002e60:	20000000 	.word	0x20000000
 8002e64:	053e2d63 	.word	0x053e2d63
 8002e68:	43290000 	.word	0x43290000
 8002e6c:	42028100 	.word	0x42028100
 8002e70:	c7520000 	.word	0xc7520000
 8002e74:	475a0000 	.word	0x475a0000

08002e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e88:	4b0c      	ldr	r3, [pc, #48]	@ (8002ebc <__NVIC_SetPriorityGrouping+0x44>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e94:	4013      	ands	r3, r2
 8002e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ea0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eaa:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <__NVIC_SetPriorityGrouping+0x44>)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	60d3      	str	r3, [r2, #12]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	e000ed00 	.word	0xe000ed00

08002ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ec4:	4b04      	ldr	r3, [pc, #16]	@ (8002ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	0a1b      	lsrs	r3, r3, #8
 8002eca:	f003 0307 	and.w	r3, r3, #7
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ee6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	db0b      	blt.n	8002f06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	f003 021f 	and.w	r2, r3, #31
 8002ef4:	4907      	ldr	r1, [pc, #28]	@ (8002f14 <__NVIC_EnableIRQ+0x38>)
 8002ef6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002efa:	095b      	lsrs	r3, r3, #5
 8002efc:	2001      	movs	r0, #1
 8002efe:	fa00 f202 	lsl.w	r2, r0, r2
 8002f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	e000e100 	.word	0xe000e100

08002f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	6039      	str	r1, [r7, #0]
 8002f22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	db0a      	blt.n	8002f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	490c      	ldr	r1, [pc, #48]	@ (8002f64 <__NVIC_SetPriority+0x4c>)
 8002f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f36:	0112      	lsls	r2, r2, #4
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f40:	e00a      	b.n	8002f58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	4908      	ldr	r1, [pc, #32]	@ (8002f68 <__NVIC_SetPriority+0x50>)
 8002f48:	88fb      	ldrh	r3, [r7, #6]
 8002f4a:	f003 030f 	and.w	r3, r3, #15
 8002f4e:	3b04      	subs	r3, #4
 8002f50:	0112      	lsls	r2, r2, #4
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	440b      	add	r3, r1
 8002f56:	761a      	strb	r2, [r3, #24]
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	e000e100 	.word	0xe000e100
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b089      	sub	sp, #36	@ 0x24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f1c3 0307 	rsb	r3, r3, #7
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	bf28      	it	cs
 8002f8a:	2304      	movcs	r3, #4
 8002f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3304      	adds	r3, #4
 8002f92:	2b06      	cmp	r3, #6
 8002f94:	d902      	bls.n	8002f9c <NVIC_EncodePriority+0x30>
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3b03      	subs	r3, #3
 8002f9a:	e000      	b.n	8002f9e <NVIC_EncodePriority+0x32>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	43da      	mvns	r2, r3
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	401a      	ands	r2, r3
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbe:	43d9      	mvns	r1, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc4:	4313      	orrs	r3, r2
         );
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3724      	adds	r7, #36	@ 0x24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff ff4c 	bl	8002e78 <__NVIC_SetPriorityGrouping>
}
 8002fe0:	bf00      	nop
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ff6:	f7ff ff63 	bl	8002ec0 <__NVIC_GetPriorityGrouping>
 8002ffa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	68b9      	ldr	r1, [r7, #8]
 8003000:	6978      	ldr	r0, [r7, #20]
 8003002:	f7ff ffb3 	bl	8002f6c <NVIC_EncodePriority>
 8003006:	4602      	mov	r2, r0
 8003008:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800300c:	4611      	mov	r1, r2
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff ff82 	bl	8002f18 <__NVIC_SetPriority>
}
 8003014:	bf00      	nop
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff ff56 	bl	8002edc <__NVIC_EnableIRQ>
}
 8003030:	bf00      	nop
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003048:	d301      	bcc.n	800304e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800304a:	2301      	movs	r3, #1
 800304c:	e00d      	b.n	800306a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800304e:	4a0a      	ldr	r2, [pc, #40]	@ (8003078 <HAL_SYSTICK_Config+0x40>)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3b01      	subs	r3, #1
 8003054:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003056:	4b08      	ldr	r3, [pc, #32]	@ (8003078 <HAL_SYSTICK_Config+0x40>)
 8003058:	2200      	movs	r2, #0
 800305a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800305c:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <HAL_SYSTICK_Config+0x40>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a05      	ldr	r2, [pc, #20]	@ (8003078 <HAL_SYSTICK_Config+0x40>)
 8003062:	f043 0303 	orr.w	r3, r3, #3
 8003066:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000e010 	.word	0xe000e010

0800307c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b04      	cmp	r3, #4
 8003088:	d844      	bhi.n	8003114 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800308a:	a201      	add	r2, pc, #4	@ (adr r2, 8003090 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800308c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003090:	080030b3 	.word	0x080030b3
 8003094:	080030d1 	.word	0x080030d1
 8003098:	080030f3 	.word	0x080030f3
 800309c:	08003115 	.word	0x08003115
 80030a0:	080030a5 	.word	0x080030a5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030aa:	f043 0304 	orr.w	r3, r3, #4
 80030ae:	6013      	str	r3, [r2, #0]
      break;
 80030b0:	e031      	b.n	8003116 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030b8:	f023 0304 	bic.w	r3, r3, #4
 80030bc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80030be:	4b1a      	ldr	r3, [pc, #104]	@ (8003128 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030c4:	4a18      	ldr	r2, [pc, #96]	@ (8003128 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030c6:	f023 030c 	bic.w	r3, r3, #12
 80030ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80030ce:	e022      	b.n	8003116 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030d0:	4b14      	ldr	r3, [pc, #80]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a13      	ldr	r2, [pc, #76]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030d6:	f023 0304 	bic.w	r3, r3, #4
 80030da:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80030dc:	4b12      	ldr	r3, [pc, #72]	@ (8003128 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030e2:	f023 030c 	bic.w	r3, r3, #12
 80030e6:	4a10      	ldr	r2, [pc, #64]	@ (8003128 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80030e8:	f043 0304 	orr.w	r3, r3, #4
 80030ec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80030f0:	e011      	b.n	8003116 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a0b      	ldr	r2, [pc, #44]	@ (8003124 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030f8:	f023 0304 	bic.w	r3, r3, #4
 80030fc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80030fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003128 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003100:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003104:	f023 030c 	bic.w	r3, r3, #12
 8003108:	4a07      	ldr	r2, [pc, #28]	@ (8003128 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800310a:	f043 0308 	orr.w	r3, r3, #8
 800310e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003112:	e000      	b.n	8003116 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003114:	bf00      	nop
  }
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	e000e010 	.word	0xe000e010
 8003128:	44020c00 	.word	0x44020c00

0800312c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003132:	4b17      	ldr	r3, [pc, #92]	@ (8003190 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0304 	and.w	r3, r3, #4
 800313a:	2b00      	cmp	r3, #0
 800313c:	d002      	beq.n	8003144 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800313e:	2304      	movs	r3, #4
 8003140:	607b      	str	r3, [r7, #4]
 8003142:	e01e      	b.n	8003182 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003144:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8003146:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800314a:	f003 030c 	and.w	r3, r3, #12
 800314e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	2b08      	cmp	r3, #8
 8003154:	d00f      	beq.n	8003176 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	2b08      	cmp	r3, #8
 800315a:	d80f      	bhi.n	800317c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b04      	cmp	r3, #4
 8003166:	d003      	beq.n	8003170 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003168:	e008      	b.n	800317c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800316a:	2300      	movs	r3, #0
 800316c:	607b      	str	r3, [r7, #4]
        break;
 800316e:	e008      	b.n	8003182 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003170:	2301      	movs	r3, #1
 8003172:	607b      	str	r3, [r7, #4]
        break;
 8003174:	e005      	b.n	8003182 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003176:	2302      	movs	r3, #2
 8003178:	607b      	str	r3, [r7, #4]
        break;
 800317a:	e002      	b.n	8003182 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800317c:	2300      	movs	r3, #0
 800317e:	607b      	str	r3, [r7, #4]
        break;
 8003180:	bf00      	nop
    }
  }
  return systick_source;
 8003182:	687b      	ldr	r3, [r7, #4]
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	e000e010 	.word	0xe000e010
 8003194:	44020c00 	.word	0x44020c00

08003198 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80031a0:	f7fe feda 	bl	8001f58 <HAL_GetTick>
 80031a4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e06b      	b.n	8003288 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d008      	beq.n	80031ce <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2220      	movs	r2, #32
 80031c0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e05c      	b.n	8003288 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	695a      	ldr	r2, [r3, #20]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f042 0204 	orr.w	r2, r2, #4
 80031dc:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2205      	movs	r2, #5
 80031e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80031e6:	e020      	b.n	800322a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80031e8:	f7fe feb6 	bl	8001f58 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b05      	cmp	r3, #5
 80031f4:	d919      	bls.n	800322a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fa:	f043 0210 	orr.w	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2203      	movs	r2, #3
 8003206:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800321a:	2201      	movs	r2, #1
 800321c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e02e      	b.n	8003288 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0d7      	beq.n	80031e8 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0202 	orr.w	r2, r2, #2
 8003246:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2204      	movs	r2, #4
 800324c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8003258:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003272:	2201      	movs	r2, #1
 8003274:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2200      	movs	r2, #0
 800327c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3710      	adds	r7, #16
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e019      	b.n	80032d6 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d004      	beq.n	80032b8 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e00e      	b.n	80032d6 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2204      	movs	r2, #4
 80032bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80032ce:	f043 0304 	orr.w	r3, r3, #4
 80032d2:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b087      	sub	sp, #28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80032f2:	e142      	b.n	800357a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	2101      	movs	r1, #1
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003300:	4013      	ands	r3, r2
 8003302:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 8134 	beq.w	8003574 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2b02      	cmp	r3, #2
 8003312:	d003      	beq.n	800331c <HAL_GPIO_Init+0x38>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b12      	cmp	r3, #18
 800331a:	d125      	bne.n	8003368 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	08da      	lsrs	r2, r3, #3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3208      	adds	r2, #8
 8003324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003328:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	220f      	movs	r2, #15
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	4013      	ands	r3, r2
 800333e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	f003 020f 	and.w	r2, r3, #15
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	4313      	orrs	r3, r2
 8003358:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	08da      	lsrs	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3208      	adds	r2, #8
 8003362:	6979      	ldr	r1, [r7, #20]
 8003364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	2203      	movs	r2, #3
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	4013      	ands	r3, r2
 800337e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0203 	and.w	r2, r3, #3
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	697a      	ldr	r2, [r7, #20]
 800339a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d00b      	beq.n	80033bc <HAL_GPIO_Init+0xd8>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d007      	beq.n	80033bc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033b0:	2b11      	cmp	r3, #17
 80033b2:	d003      	beq.n	80033bc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b12      	cmp	r3, #18
 80033ba:	d130      	bne.n	800341e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	2203      	movs	r2, #3
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	697a      	ldr	r2, [r7, #20]
 80033d0:	4013      	ands	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	697a      	ldr	r2, [r7, #20]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033f2:	2201      	movs	r2, #1
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43db      	mvns	r3, r3
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	4013      	ands	r3, r2
 8003400:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	091b      	lsrs	r3, r3, #4
 8003408:	f003 0201 	and.w	r2, r3, #1
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	2b03      	cmp	r3, #3
 8003428:	d109      	bne.n	800343e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003432:	2b03      	cmp	r3, #3
 8003434:	d11b      	bne.n	800346e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d017      	beq.n	800346e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	2203      	movs	r2, #3
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	4013      	ands	r3, r2
 8003454:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4313      	orrs	r3, r2
 8003466:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d07c      	beq.n	8003574 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800347a:	4a47      	ldr	r2, [pc, #284]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	089b      	lsrs	r3, r3, #2
 8003480:	3318      	adds	r3, #24
 8003482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003486:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	220f      	movs	r2, #15
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43db      	mvns	r3, r3
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	4013      	ands	r3, r2
 800349c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	0a9a      	lsrs	r2, r3, #10
 80034a2:	4b3e      	ldr	r3, [pc, #248]	@ (800359c <HAL_GPIO_Init+0x2b8>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	f002 0203 	and.w	r2, r2, #3
 80034ac:	00d2      	lsls	r2, r2, #3
 80034ae:	4093      	lsls	r3, r2
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80034b6:	4938      	ldr	r1, [pc, #224]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	089b      	lsrs	r3, r3, #2
 80034bc:	3318      	adds	r3, #24
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80034c4:	4b34      	ldr	r3, [pc, #208]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	4013      	ands	r3, r2
 80034d2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80034e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80034ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	43db      	mvns	r3, r3
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	4013      	ands	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4313      	orrs	r3, r2
 8003510:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003512:	4a21      	ldr	r2, [pc, #132]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003518:	4b1f      	ldr	r3, [pc, #124]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 800351a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800351e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	43db      	mvns	r3, r3
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	4013      	ands	r3, r2
 8003528:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4313      	orrs	r3, r2
 800353c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800353e:	4a16      	ldr	r2, [pc, #88]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003546:	4b14      	ldr	r3, [pc, #80]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 8003548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800354c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	43db      	mvns	r3, r3
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4013      	ands	r3, r2
 8003556:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4313      	orrs	r3, r2
 800356a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800356c:	4a0a      	ldr	r2, [pc, #40]	@ (8003598 <HAL_GPIO_Init+0x2b4>)
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	3301      	adds	r3, #1
 8003578:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	f47f aeb5 	bne.w	80032f4 <HAL_GPIO_Init+0x10>
  }
}
 800358a:	bf00      	nop
 800358c:	bf00      	nop
 800358e:	371c      	adds	r7, #28
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	44022000 	.word	0x44022000
 800359c:	002f7f7f 	.word	0x002f7f7f

080035a0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <HAL_ICACHE_Enable+0x1c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a04      	ldr	r2, [pc, #16]	@ (80035bc <HAL_ICACHE_Enable+0x1c>)
 80035aa:	f043 0301 	orr.w	r3, r3, #1
 80035ae:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	40030400 	.word	0x40030400

080035c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d102      	bne.n	80035d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	f000 bc28 	b.w	8003e24 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d4:	4b94      	ldr	r3, [pc, #592]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	f003 0318 	and.w	r3, r3, #24
 80035dc:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80035de:	4b92      	ldr	r3, [pc, #584]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80035e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0310 	and.w	r3, r3, #16
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d05b      	beq.n	80036ac <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d005      	beq.n	8003606 <HAL_RCC_OscConfig+0x46>
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	2b18      	cmp	r3, #24
 80035fe:	d114      	bne.n	800362a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	2b02      	cmp	r3, #2
 8003604:	d111      	bne.n	800362a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d102      	bne.n	8003614 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	f000 bc08 	b.w	8003e24 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003614:	4b84      	ldr	r3, [pc, #528]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	041b      	lsls	r3, r3, #16
 8003622:	4981      	ldr	r1, [pc, #516]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003624:	4313      	orrs	r3, r2
 8003626:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003628:	e040      	b.n	80036ac <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d023      	beq.n	800367a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003632:	4b7d      	ldr	r3, [pc, #500]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a7c      	ldr	r2, [pc, #496]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800363c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363e:	f7fe fc8b 	bl	8001f58 <HAL_GetTick>
 8003642:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003644:	e008      	b.n	8003658 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003646:	f7fe fc87 	bl	8001f58 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e3e5      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003658:	4b73      	ldr	r3, [pc, #460]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0f0      	beq.n	8003646 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003664:	4b70      	ldr	r3, [pc, #448]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	041b      	lsls	r3, r3, #16
 8003672:	496d      	ldr	r1, [pc, #436]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003674:	4313      	orrs	r3, r2
 8003676:	618b      	str	r3, [r1, #24]
 8003678:	e018      	b.n	80036ac <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800367a:	4b6b      	ldr	r3, [pc, #428]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a6a      	ldr	r2, [pc, #424]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003684:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003686:	f7fe fc67 	bl	8001f58 <HAL_GetTick>
 800368a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800368e:	f7fe fc63 	bl	8001f58 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e3c1      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80036a0:	4b61      	ldr	r3, [pc, #388]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1f0      	bne.n	800368e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80a0 	beq.w	80037fa <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	2b10      	cmp	r3, #16
 80036be:	d005      	beq.n	80036cc <HAL_RCC_OscConfig+0x10c>
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	2b18      	cmp	r3, #24
 80036c4:	d109      	bne.n	80036da <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d106      	bne.n	80036da <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f040 8092 	bne.w	80037fa <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e3a4      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e2:	d106      	bne.n	80036f2 <HAL_RCC_OscConfig+0x132>
 80036e4:	4b50      	ldr	r3, [pc, #320]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80036ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	e058      	b.n	80037a4 <HAL_RCC_OscConfig+0x1e4>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d112      	bne.n	8003720 <HAL_RCC_OscConfig+0x160>
 80036fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a4a      	ldr	r2, [pc, #296]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003700:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	4b48      	ldr	r3, [pc, #288]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a47      	ldr	r2, [pc, #284]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800370c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003710:	6013      	str	r3, [r2, #0]
 8003712:	4b45      	ldr	r3, [pc, #276]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a44      	ldr	r2, [pc, #272]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003718:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800371c:	6013      	str	r3, [r2, #0]
 800371e:	e041      	b.n	80037a4 <HAL_RCC_OscConfig+0x1e4>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003728:	d112      	bne.n	8003750 <HAL_RCC_OscConfig+0x190>
 800372a:	4b3f      	ldr	r3, [pc, #252]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a3e      	ldr	r2, [pc, #248]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003730:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	4b3c      	ldr	r3, [pc, #240]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a3b      	ldr	r2, [pc, #236]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800373c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003740:	6013      	str	r3, [r2, #0]
 8003742:	4b39      	ldr	r3, [pc, #228]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a38      	ldr	r2, [pc, #224]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	e029      	b.n	80037a4 <HAL_RCC_OscConfig+0x1e4>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003758:	d112      	bne.n	8003780 <HAL_RCC_OscConfig+0x1c0>
 800375a:	4b33      	ldr	r3, [pc, #204]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a32      	ldr	r2, [pc, #200]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003760:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	4b30      	ldr	r3, [pc, #192]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a2f      	ldr	r2, [pc, #188]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800376c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	4b2d      	ldr	r3, [pc, #180]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a2c      	ldr	r2, [pc, #176]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e011      	b.n	80037a4 <HAL_RCC_OscConfig+0x1e4>
 8003780:	4b29      	ldr	r3, [pc, #164]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a28      	ldr	r2, [pc, #160]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800378a:	6013      	str	r3, [r2, #0]
 800378c:	4b26      	ldr	r3, [pc, #152]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a25      	ldr	r2, [pc, #148]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 8003792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	4b23      	ldr	r3, [pc, #140]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a22      	ldr	r2, [pc, #136]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 800379e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80037a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ac:	f7fe fbd4 	bl	8001f58 <HAL_GetTick>
 80037b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80037b4:	f7fe fbd0 	bl	8001f58 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	@ 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e32e      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037c6:	4b18      	ldr	r3, [pc, #96]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x1f4>
 80037d2:	e012      	b.n	80037fa <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fe fbc0 	bl	8001f58 <HAL_GetTick>
 80037d8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80037dc:	f7fe fbbc 	bl	8001f58 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b64      	cmp	r3, #100	@ 0x64
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e31a      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003828 <HAL_RCC_OscConfig+0x268>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 809a 	beq.w	800393c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_RCC_OscConfig+0x25a>
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	2b18      	cmp	r3, #24
 8003812:	d149      	bne.n	80038a8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d146      	bne.n	80038a8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d104      	bne.n	800382c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e2fe      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
 8003826:	bf00      	nop
 8003828:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d11c      	bne.n	800386c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003832:	4b9a      	ldr	r3, [pc, #616]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0218 	and.w	r2, r3, #24
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	429a      	cmp	r2, r3
 8003840:	d014      	beq.n	800386c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003842:	4b96      	ldr	r3, [pc, #600]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f023 0218 	bic.w	r2, r3, #24
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	4993      	ldr	r1, [pc, #588]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003850:	4313      	orrs	r3, r2
 8003852:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003854:	f000 fdd0 	bl	80043f8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003858:	4b91      	ldr	r3, [pc, #580]	@ (8003aa0 <HAL_RCC_OscConfig+0x4e0>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	f7fe faf1 	bl	8001e44 <HAL_InitTick>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e2db      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7fe fb74 	bl	8001f58 <HAL_GetTick>
 8003870:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003874:	f7fe fb70 	bl	8001f58 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e2ce      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003886:	4b85      	ldr	r3, [pc, #532]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d0f0      	beq.n	8003874 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003892:	4b82      	ldr	r3, [pc, #520]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	041b      	lsls	r3, r3, #16
 80038a0:	497e      	ldr	r1, [pc, #504]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80038a6:	e049      	b.n	800393c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d02c      	beq.n	800390a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80038b0:	4b7a      	ldr	r3, [pc, #488]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f023 0218 	bic.w	r2, r3, #24
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	4977      	ldr	r1, [pc, #476]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80038c2:	4b76      	ldr	r3, [pc, #472]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a75      	ldr	r2, [pc, #468]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038c8:	f043 0301 	orr.w	r3, r3, #1
 80038cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ce:	f7fe fb43 	bl	8001f58 <HAL_GetTick>
 80038d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038d4:	e008      	b.n	80038e8 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80038d6:	f7fe fb3f 	bl	8001f58 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d901      	bls.n	80038e8 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e29d      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038e8:	4b6c      	ldr	r3, [pc, #432]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d0f0      	beq.n	80038d6 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80038f4:	4b69      	ldr	r3, [pc, #420]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	041b      	lsls	r3, r3, #16
 8003902:	4966      	ldr	r1, [pc, #408]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003904:	4313      	orrs	r3, r2
 8003906:	610b      	str	r3, [r1, #16]
 8003908:	e018      	b.n	800393c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800390a:	4b64      	ldr	r3, [pc, #400]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a63      	ldr	r2, [pc, #396]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003910:	f023 0301 	bic.w	r3, r3, #1
 8003914:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003916:	f7fe fb1f 	bl	8001f58 <HAL_GetTick>
 800391a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800391e:	f7fe fb1b 	bl	8001f58 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e279      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003930:	4b5a      	ldr	r3, [pc, #360]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1f0      	bne.n	800391e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b00      	cmp	r3, #0
 8003946:	d03c      	beq.n	80039c2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d01c      	beq.n	800398a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003950:	4b52      	ldr	r3, [pc, #328]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003952:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003956:	4a51      	ldr	r2, [pc, #324]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003958:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800395c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003960:	f7fe fafa 	bl	8001f58 <HAL_GetTick>
 8003964:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003968:	f7fe faf6 	bl	8001f58 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e254      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800397a:	4b48      	ldr	r3, [pc, #288]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 800397c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0ef      	beq.n	8003968 <HAL_RCC_OscConfig+0x3a8>
 8003988:	e01b      	b.n	80039c2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800398a:	4b44      	ldr	r3, [pc, #272]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 800398c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003990:	4a42      	ldr	r2, [pc, #264]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003992:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003996:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399a:	f7fe fadd 	bl	8001f58 <HAL_GetTick>
 800399e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80039a2:	f7fe fad9 	bl	8001f58 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e237      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80039b4:	4b39      	ldr	r3, [pc, #228]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 80039b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1ef      	bne.n	80039a2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0304 	and.w	r3, r3, #4
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 80d2 	beq.w	8003b74 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80039d0:	4b34      	ldr	r3, [pc, #208]	@ (8003aa4 <HAL_RCC_OscConfig+0x4e4>)
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d118      	bne.n	8003a0e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80039dc:	4b31      	ldr	r3, [pc, #196]	@ (8003aa4 <HAL_RCC_OscConfig+0x4e4>)
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	4a30      	ldr	r2, [pc, #192]	@ (8003aa4 <HAL_RCC_OscConfig+0x4e4>)
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039e8:	f7fe fab6 	bl	8001f58 <HAL_GetTick>
 80039ec:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039f0:	f7fe fab2 	bl	8001f58 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e210      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003a02:	4b28      	ldr	r3, [pc, #160]	@ (8003aa4 <HAL_RCC_OscConfig+0x4e4>)
 8003a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f0      	beq.n	80039f0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d108      	bne.n	8003a28 <HAL_RCC_OscConfig+0x468>
 8003a16:	4b21      	ldr	r3, [pc, #132]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a26:	e074      	b.n	8003b12 <HAL_RCC_OscConfig+0x552>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d118      	bne.n	8003a62 <HAL_RCC_OscConfig+0x4a2>
 8003a30:	4b1a      	ldr	r3, [pc, #104]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a36:	4a19      	ldr	r2, [pc, #100]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a38:	f023 0301 	bic.w	r3, r3, #1
 8003a3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a40:	4b16      	ldr	r3, [pc, #88]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a46:	4a15      	ldr	r2, [pc, #84]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a4c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a50:	4b12      	ldr	r3, [pc, #72]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a56:	4a11      	ldr	r2, [pc, #68]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a58:	f023 0304 	bic.w	r3, r3, #4
 8003a5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a60:	e057      	b.n	8003b12 <HAL_RCC_OscConfig+0x552>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	2b05      	cmp	r3, #5
 8003a68:	d11e      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x4e8>
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a70:	4a0a      	ldr	r2, [pc, #40]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a72:	f043 0304 	orr.w	r3, r3, #4
 8003a76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a7a:	4b08      	ldr	r3, [pc, #32]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a80:	4a06      	ldr	r2, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a8a:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a90:	4a02      	ldr	r2, [pc, #8]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a9a:	e03a      	b.n	8003b12 <HAL_RCC_OscConfig+0x552>
 8003a9c:	44020c00 	.word	0x44020c00
 8003aa0:	20000004 	.word	0x20000004
 8003aa4:	44020800 	.word	0x44020800
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	2b85      	cmp	r3, #133	@ 0x85
 8003aae:	d118      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x522>
 8003ab0:	4ba2      	ldr	r3, [pc, #648]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ab2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ab6:	4aa1      	ldr	r2, [pc, #644]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ab8:	f043 0304 	orr.w	r3, r3, #4
 8003abc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ac0:	4b9e      	ldr	r3, [pc, #632]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ac2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ac6:	4a9d      	ldr	r2, [pc, #628]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003acc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ad0:	4b9a      	ldr	r3, [pc, #616]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ad2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ad6:	4a99      	ldr	r2, [pc, #612]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ae0:	e017      	b.n	8003b12 <HAL_RCC_OscConfig+0x552>
 8003ae2:	4b96      	ldr	r3, [pc, #600]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ae8:	4a94      	ldr	r2, [pc, #592]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003aea:	f023 0301 	bic.w	r3, r3, #1
 8003aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003af2:	4b92      	ldr	r3, [pc, #584]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003af4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003af8:	4a90      	ldr	r2, [pc, #576]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003afa:	f023 0304 	bic.w	r3, r3, #4
 8003afe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b02:	4b8e      	ldr	r3, [pc, #568]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003b04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b08:	4a8c      	ldr	r2, [pc, #560]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003b0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d016      	beq.n	8003b48 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1a:	f7fe fa1d 	bl	8001f58 <HAL_GetTick>
 8003b1e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b20:	e00a      	b.n	8003b38 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b22:	f7fe fa19 	bl	8001f58 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e175      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b38:	4b80      	ldr	r3, [pc, #512]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003b3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0ed      	beq.n	8003b22 <HAL_RCC_OscConfig+0x562>
 8003b46:	e015      	b.n	8003b74 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b48:	f7fe fa06 	bl	8001f58 <HAL_GetTick>
 8003b4c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b4e:	e00a      	b.n	8003b66 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b50:	f7fe fa02 	bl	8001f58 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e15e      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b66:	4b75      	ldr	r3, [pc, #468]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003b68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1ed      	bne.n	8003b50 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d036      	beq.n	8003bee <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d019      	beq.n	8003bbc <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b88:	4b6c      	ldr	r3, [pc, #432]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a6b      	ldr	r2, [pc, #428]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003b8e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b94:	f7fe f9e0 	bl	8001f58 <HAL_GetTick>
 8003b98:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003b9c:	f7fe f9dc 	bl	8001f58 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e13a      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003bae:	4b63      	ldr	r3, [pc, #396]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0f0      	beq.n	8003b9c <HAL_RCC_OscConfig+0x5dc>
 8003bba:	e018      	b.n	8003bee <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bbc:	4b5f      	ldr	r3, [pc, #380]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a5e      	ldr	r2, [pc, #376]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003bc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc8:	f7fe f9c6 	bl	8001f58 <HAL_GetTick>
 8003bcc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003bd0:	f7fe f9c2 	bl	8001f58 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e120      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003be2:	4b56      	ldr	r3, [pc, #344]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1f0      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 8115 	beq.w	8003e22 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	2b18      	cmp	r3, #24
 8003bfc:	f000 80af 	beq.w	8003d5e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	f040 8086 	bne.w	8003d16 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003c0a:	4b4c      	ldr	r3, [pc, #304]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a4b      	ldr	r2, [pc, #300]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c16:	f7fe f99f 	bl	8001f58 <HAL_GetTick>
 8003c1a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003c1e:	f7fe f99b 	bl	8001f58 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e0f9      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003c30:	4b42      	ldr	r3, [pc, #264]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1f0      	bne.n	8003c1e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003c3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c44:	f023 0303 	bic.w	r3, r3, #3
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c50:	0212      	lsls	r2, r2, #8
 8003c52:	430a      	orrs	r2, r1
 8003c54:	4939      	ldr	r1, [pc, #228]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	628b      	str	r3, [r1, #40]	@ 0x28
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	025b      	lsls	r3, r3, #9
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c74:	3b01      	subs	r3, #1
 8003c76:	041b      	lsls	r3, r3, #16
 8003c78:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	3b01      	subs	r3, #1
 8003c84:	061b      	lsls	r3, r3, #24
 8003c86:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003c8a:	492c      	ldr	r1, [pc, #176]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003c90:	4b2a      	ldr	r3, [pc, #168]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c94:	4a29      	ldr	r2, [pc, #164]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003c96:	f023 0310 	bic.w	r3, r3, #16
 8003c9a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca0:	4a26      	ldr	r2, [pc, #152]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003ca6:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003caa:	4a24      	ldr	r2, [pc, #144]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cac:	f043 0310 	orr.w	r3, r3, #16
 8003cb0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003cb2:	4b22      	ldr	r3, [pc, #136]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb6:	f023 020c 	bic.w	r2, r3, #12
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbe:	491f      	ldr	r1, [pc, #124]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc8:	f023 0220 	bic.w	r2, r3, #32
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cd0:	491a      	ldr	r1, [pc, #104]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003cd6:	4b19      	ldr	r3, [pc, #100]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cda:	4a18      	ldr	r2, [pc, #96]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003ce2:	4b16      	ldr	r3, [pc, #88]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a15      	ldr	r2, [pc, #84]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003ce8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cee:	f7fe f933 	bl	8001f58 <HAL_GetTick>
 8003cf2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003cf6:	f7fe f92f 	bl	8001f58 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e08d      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d08:	4b0c      	ldr	r3, [pc, #48]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x736>
 8003d14:	e085      	b.n	8003e22 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003d16:	4b09      	ldr	r3, [pc, #36]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a08      	ldr	r2, [pc, #32]	@ (8003d3c <HAL_RCC_OscConfig+0x77c>)
 8003d1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d22:	f7fe f919 	bl	8001f58 <HAL_GetTick>
 8003d26:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003d28:	e00a      	b.n	8003d40 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003d2a:	f7fe f915 	bl	8001f58 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d903      	bls.n	8003d40 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e073      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
 8003d3c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003d40:	4b3a      	ldr	r3, [pc, #232]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1ee      	bne.n	8003d2a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003d4c:	4b37      	ldr	r3, [pc, #220]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	4a36      	ldr	r2, [pc, #216]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003d52:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003d56:	f023 0303 	bic.w	r3, r3, #3
 8003d5a:	6293      	str	r3, [r2, #40]	@ 0x28
 8003d5c:	e061      	b.n	8003e22 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003d5e:	4b33      	ldr	r3, [pc, #204]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d62:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003d64:	4b31      	ldr	r3, [pc, #196]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d68:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d031      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f003 0203 	and.w	r2, r3, #3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d12a      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	0a1b      	lsrs	r3, r3, #8
 8003d84:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d122      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d9a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d11a      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	0a5b      	lsrs	r3, r3, #9
 8003da4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dac:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d111      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	0c1b      	lsrs	r3, r3, #16
 8003db6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dbe:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d108      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	0e1b      	lsrs	r3, r3, #24
 8003dc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d001      	beq.n	8003dda <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e024      	b.n	8003e24 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003dda:	4b14      	ldr	r3, [pc, #80]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dde:	08db      	lsrs	r3, r3, #3
 8003de0:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d01a      	beq.n	8003e22 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003dec:	4b0f      	ldr	r3, [pc, #60]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df0:	4a0e      	ldr	r2, [pc, #56]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003df2:	f023 0310 	bic.w	r3, r3, #16
 8003df6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe f8ae 	bl	8001f58 <HAL_GetTick>
 8003dfc:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003dfe:	bf00      	nop
 8003e00:	f7fe f8aa 	bl	8001f58 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d0f9      	beq.n	8003e00 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e10:	4a06      	ldr	r2, [pc, #24]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003e16:	4b05      	ldr	r3, [pc, #20]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	4a04      	ldr	r2, [pc, #16]	@ (8003e2c <HAL_RCC_OscConfig+0x86c>)
 8003e1c:	f043 0310 	orr.w	r3, r3, #16
 8003e20:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3720      	adds	r7, #32
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	44020c00 	.word	0x44020c00

08003e30 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e19e      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e44:	4b83      	ldr	r3, [pc, #524]	@ (8004054 <HAL_RCC_ClockConfig+0x224>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 030f 	and.w	r3, r3, #15
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d910      	bls.n	8003e74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e52:	4b80      	ldr	r3, [pc, #512]	@ (8004054 <HAL_RCC_ClockConfig+0x224>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f023 020f 	bic.w	r2, r3, #15
 8003e5a:	497e      	ldr	r1, [pc, #504]	@ (8004054 <HAL_RCC_ClockConfig+0x224>)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e62:	4b7c      	ldr	r3, [pc, #496]	@ (8004054 <HAL_RCC_ClockConfig+0x224>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d001      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e186      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0310 	and.w	r3, r3, #16
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d012      	beq.n	8003ea6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695a      	ldr	r2, [r3, #20]
 8003e84:	4b74      	ldr	r3, [pc, #464]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	0a1b      	lsrs	r3, r3, #8
 8003e8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d909      	bls.n	8003ea6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003e92:	4b71      	ldr	r3, [pc, #452]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	021b      	lsls	r3, r3, #8
 8003ea0:	496d      	ldr	r1, [pc, #436]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0308 	and.w	r3, r3, #8
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d012      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691a      	ldr	r2, [r3, #16]
 8003eb6:	4b68      	ldr	r3, [pc, #416]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	091b      	lsrs	r3, r3, #4
 8003ebc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d909      	bls.n	8003ed8 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003ec4:	4b64      	ldr	r3, [pc, #400]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	4961      	ldr	r1, [pc, #388]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d010      	beq.n	8003f06 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	4b5b      	ldr	r3, [pc, #364]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d908      	bls.n	8003f06 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003ef4:	4b58      	ldr	r3, [pc, #352]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	4955      	ldr	r1, [pc, #340]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d010      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	4b50      	ldr	r3, [pc, #320]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d908      	bls.n	8003f34 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003f22:	4b4d      	ldr	r3, [pc, #308]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	f023 020f 	bic.w	r2, r3, #15
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	494a      	ldr	r1, [pc, #296]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f000 8093 	beq.w	8004068 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d107      	bne.n	8003f5a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003f4a:	4b43      	ldr	r3, [pc, #268]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d121      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e113      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d107      	bne.n	8003f72 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f62:	4b3d      	ldr	r3, [pc, #244]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d115      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e107      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d107      	bne.n	8003f8a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003f7a:	4b37      	ldr	r3, [pc, #220]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d109      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e0fb      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f8a:	4b33      	ldr	r3, [pc, #204]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e0f3      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f023 0203 	bic.w	r2, r3, #3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	492c      	ldr	r1, [pc, #176]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fac:	f7fd ffd4 	bl	8001f58 <HAL_GetTick>
 8003fb0:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b03      	cmp	r3, #3
 8003fb8:	d112      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fba:	e00a      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003fbc:	f7fd ffcc 	bl	8001f58 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e0d7      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fd2:	4b21      	ldr	r3, [pc, #132]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	f003 0318 	and.w	r3, r3, #24
 8003fda:	2b18      	cmp	r3, #24
 8003fdc:	d1ee      	bne.n	8003fbc <HAL_RCC_ClockConfig+0x18c>
 8003fde:	e043      	b.n	8004068 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d112      	bne.n	800400e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fe8:	e00a      	b.n	8004000 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003fea:	f7fd ffb5 	bl	8001f58 <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e0c0      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004000:	4b15      	ldr	r3, [pc, #84]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	f003 0318 	and.w	r3, r3, #24
 8004008:	2b10      	cmp	r3, #16
 800400a:	d1ee      	bne.n	8003fea <HAL_RCC_ClockConfig+0x1ba>
 800400c:	e02c      	b.n	8004068 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d122      	bne.n	800405c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8004016:	e00a      	b.n	800402e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004018:	f7fd ff9e 	bl	8001f58 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004026:	4293      	cmp	r3, r2
 8004028:	d901      	bls.n	800402e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e0a9      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800402e:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <HAL_RCC_ClockConfig+0x228>)
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	f003 0318 	and.w	r3, r3, #24
 8004036:	2b08      	cmp	r3, #8
 8004038:	d1ee      	bne.n	8004018 <HAL_RCC_ClockConfig+0x1e8>
 800403a:	e015      	b.n	8004068 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800403c:	f7fd ff8c 	bl	8001f58 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800404a:	4293      	cmp	r3, r2
 800404c:	d906      	bls.n	800405c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e097      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
 8004052:	bf00      	nop
 8004054:	40022000 	.word	0x40022000
 8004058:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800405c:	4b4b      	ldr	r3, [pc, #300]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	f003 0318 	and.w	r3, r3, #24
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1e9      	bne.n	800403c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d010      	beq.n	8004096 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	4b44      	ldr	r3, [pc, #272]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	429a      	cmp	r2, r3
 8004082:	d208      	bcs.n	8004096 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004084:	4b41      	ldr	r3, [pc, #260]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	f023 020f 	bic.w	r2, r3, #15
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	493e      	ldr	r1, [pc, #248]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004092:	4313      	orrs	r3, r2
 8004094:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004096:	4b3e      	ldr	r3, [pc, #248]	@ (8004190 <HAL_RCC_ClockConfig+0x360>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d210      	bcs.n	80040c6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004190 <HAL_RCC_ClockConfig+0x360>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f023 020f 	bic.w	r2, r3, #15
 80040ac:	4938      	ldr	r1, [pc, #224]	@ (8004190 <HAL_RCC_ClockConfig+0x360>)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040b4:	4b36      	ldr	r3, [pc, #216]	@ (8004190 <HAL_RCC_ClockConfig+0x360>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 030f 	and.w	r3, r3, #15
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d001      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e05d      	b.n	8004182 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d010      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	4b2d      	ldr	r3, [pc, #180]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040de:	429a      	cmp	r2, r3
 80040e0:	d208      	bcs.n	80040f4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80040e2:	4b2a      	ldr	r3, [pc, #168]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	4927      	ldr	r1, [pc, #156]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0308 	and.w	r3, r3, #8
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d012      	beq.n	8004126 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691a      	ldr	r2, [r3, #16]
 8004104:	4b21      	ldr	r3, [pc, #132]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	091b      	lsrs	r3, r3, #4
 800410a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800410e:	429a      	cmp	r2, r3
 8004110:	d209      	bcs.n	8004126 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004112:	4b1e      	ldr	r3, [pc, #120]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	491a      	ldr	r1, [pc, #104]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004122:	4313      	orrs	r3, r2
 8004124:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0310 	and.w	r3, r3, #16
 800412e:	2b00      	cmp	r3, #0
 8004130:	d012      	beq.n	8004158 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695a      	ldr	r2, [r3, #20]
 8004136:	4b15      	ldr	r3, [pc, #84]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	0a1b      	lsrs	r3, r3, #8
 800413c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004140:	429a      	cmp	r2, r3
 8004142:	d209      	bcs.n	8004158 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004144:	4b11      	ldr	r3, [pc, #68]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	021b      	lsls	r3, r3, #8
 8004152:	490e      	ldr	r1, [pc, #56]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004154:	4313      	orrs	r3, r2
 8004156:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004158:	f000 f822 	bl	80041a0 <HAL_RCC_GetSysClockFreq>
 800415c:	4602      	mov	r2, r0
 800415e:	4b0b      	ldr	r3, [pc, #44]	@ (800418c <HAL_RCC_ClockConfig+0x35c>)
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	f003 030f 	and.w	r3, r3, #15
 8004166:	490b      	ldr	r1, [pc, #44]	@ (8004194 <HAL_RCC_ClockConfig+0x364>)
 8004168:	5ccb      	ldrb	r3, [r1, r3]
 800416a:	fa22 f303 	lsr.w	r3, r2, r3
 800416e:	4a0a      	ldr	r2, [pc, #40]	@ (8004198 <HAL_RCC_ClockConfig+0x368>)
 8004170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004172:	4b0a      	ldr	r3, [pc, #40]	@ (800419c <HAL_RCC_ClockConfig+0x36c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4618      	mov	r0, r3
 8004178:	f7fd fe64 	bl	8001e44 <HAL_InitTick>
 800417c:	4603      	mov	r3, r0
 800417e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004180:	7afb      	ldrb	r3, [r7, #11]
}
 8004182:	4618      	mov	r0, r3
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	44020c00 	.word	0x44020c00
 8004190:	40022000 	.word	0x40022000
 8004194:	08010f24 	.word	0x08010f24
 8004198:	20000000 	.word	0x20000000
 800419c:	20000004 	.word	0x20000004

080041a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b089      	sub	sp, #36	@ 0x24
 80041a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80041a6:	4b8c      	ldr	r3, [pc, #560]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f003 0318 	and.w	r3, r3, #24
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d102      	bne.n	80041b8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80041b2:	4b8a      	ldr	r3, [pc, #552]	@ (80043dc <HAL_RCC_GetSysClockFreq+0x23c>)
 80041b4:	61fb      	str	r3, [r7, #28]
 80041b6:	e107      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041b8:	4b87      	ldr	r3, [pc, #540]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	f003 0318 	and.w	r3, r3, #24
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d112      	bne.n	80041ea <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80041c4:	4b84      	ldr	r3, [pc, #528]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d009      	beq.n	80041e4 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80041d0:	4b81      	ldr	r3, [pc, #516]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	08db      	lsrs	r3, r3, #3
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	4a81      	ldr	r2, [pc, #516]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x240>)
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	e0f1      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80041e4:	4b7e      	ldr	r3, [pc, #504]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x240>)
 80041e6:	61fb      	str	r3, [r7, #28]
 80041e8:	e0ee      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041ea:	4b7b      	ldr	r3, [pc, #492]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	f003 0318 	and.w	r3, r3, #24
 80041f2:	2b10      	cmp	r3, #16
 80041f4:	d102      	bne.n	80041fc <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041f6:	4b7b      	ldr	r3, [pc, #492]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x244>)
 80041f8:	61fb      	str	r3, [r7, #28]
 80041fa:	e0e5      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041fc:	4b76      	ldr	r3, [pc, #472]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80041fe:	69db      	ldr	r3, [r3, #28]
 8004200:	f003 0318 	and.w	r3, r3, #24
 8004204:	2b18      	cmp	r3, #24
 8004206:	f040 80dd 	bne.w	80043c4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800420a:	4b73      	ldr	r3, [pc, #460]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800420c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004214:	4b70      	ldr	r3, [pc, #448]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004218:	0a1b      	lsrs	r3, r3, #8
 800421a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800421e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004220:	4b6d      	ldr	r3, [pc, #436]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 0301 	and.w	r3, r3, #1
 800422a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800422c:	4b6a      	ldr	r3, [pc, #424]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800422e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004230:	08db      	lsrs	r3, r3, #3
 8004232:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	fb02 f303 	mul.w	r3, r2, r3
 800423c:	ee07 3a90 	vmov	s15, r3
 8004240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004244:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	2b00      	cmp	r3, #0
 800424c:	f000 80b7 	beq.w	80043be <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d003      	beq.n	800425e <HAL_RCC_GetSysClockFreq+0xbe>
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2b03      	cmp	r3, #3
 800425a:	d056      	beq.n	800430a <HAL_RCC_GetSysClockFreq+0x16a>
 800425c:	e077      	b.n	800434e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800425e:	4b5e      	ldr	r3, [pc, #376]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0320 	and.w	r3, r3, #32
 8004266:	2b00      	cmp	r3, #0
 8004268:	d02d      	beq.n	80042c6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800426a:	4b5b      	ldr	r3, [pc, #364]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	08db      	lsrs	r3, r3, #3
 8004270:	f003 0303 	and.w	r3, r3, #3
 8004274:	4a5a      	ldr	r2, [pc, #360]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x240>)
 8004276:	fa22 f303 	lsr.w	r3, r2, r3
 800427a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	ee07 3a90 	vmov	s15, r3
 8004282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	ee07 3a90 	vmov	s15, r3
 800428c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004290:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004294:	4b50      	ldr	r3, [pc, #320]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800429c:	ee07 3a90 	vmov	s15, r3
 80042a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80042a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80042a8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80043e8 <HAL_RCC_GetSysClockFreq+0x248>
 80042ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80042b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80042c4:	e065      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	ee07 3a90 	vmov	s15, r3
 80042cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80043ec <HAL_RCC_GetSysClockFreq+0x24c>
 80042d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042d8:	4b3f      	ldr	r3, [pc, #252]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 80042da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e0:	ee07 3a90 	vmov	s15, r3
 80042e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80042e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80042ec:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80043e8 <HAL_RCC_GetSysClockFreq+0x248>
 80042f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80042f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80042f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004304:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004308:	e043      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	ee07 3a90 	vmov	s15, r3
 8004310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004314:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80043f0 <HAL_RCC_GetSysClockFreq+0x250>
 8004318:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800431c:	4b2e      	ldr	r3, [pc, #184]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 800431e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004324:	ee07 3a90 	vmov	s15, r3
 8004328:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800432c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004330:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80043e8 <HAL_RCC_GetSysClockFreq+0x248>
 8004334:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004338:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800433c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004340:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004344:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004348:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800434c:	e021      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	ee07 3a90 	vmov	s15, r3
 8004354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004358:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80043f4 <HAL_RCC_GetSysClockFreq+0x254>
 800435c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004360:	4b1d      	ldr	r3, [pc, #116]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004368:	ee07 3a90 	vmov	s15, r3
 800436c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004370:	ed97 6a02 	vldr	s12, [r7, #8]
 8004374:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80043e8 <HAL_RCC_GetSysClockFreq+0x248>
 8004378:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800437c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004380:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004384:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800438c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004390:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004392:	4b11      	ldr	r3, [pc, #68]	@ (80043d8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004396:	0a5b      	lsrs	r3, r3, #9
 8004398:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800439c:	3301      	adds	r3, #1
 800439e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	ee07 3a90 	vmov	s15, r3
 80043a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80043aa:	edd7 6a06 	vldr	s13, [r7, #24]
 80043ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043b6:	ee17 3a90 	vmov	r3, s15
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	e004      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	61fb      	str	r3, [r7, #28]
 80043c2:	e001      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80043c4:	4b06      	ldr	r3, [pc, #24]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x240>)
 80043c6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80043c8:	69fb      	ldr	r3, [r7, #28]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3724      	adds	r7, #36	@ 0x24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	44020c00 	.word	0x44020c00
 80043dc:	003d0900 	.word	0x003d0900
 80043e0:	03d09000 	.word	0x03d09000
 80043e4:	017d7840 	.word	0x017d7840
 80043e8:	46000000 	.word	0x46000000
 80043ec:	4c742400 	.word	0x4c742400
 80043f0:	4bbebc20 	.word	0x4bbebc20
 80043f4:	4a742400 	.word	0x4a742400

080043f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80043fc:	f7ff fed0 	bl	80041a0 <HAL_RCC_GetSysClockFreq>
 8004400:	4602      	mov	r2, r0
 8004402:	4b08      	ldr	r3, [pc, #32]	@ (8004424 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004404:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004406:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800440a:	4907      	ldr	r1, [pc, #28]	@ (8004428 <HAL_RCC_GetHCLKFreq+0x30>)
 800440c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800440e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004412:	fa22 f303 	lsr.w	r3, r2, r3
 8004416:	4a05      	ldr	r2, [pc, #20]	@ (800442c <HAL_RCC_GetHCLKFreq+0x34>)
 8004418:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800441a:	4b04      	ldr	r3, [pc, #16]	@ (800442c <HAL_RCC_GetHCLKFreq+0x34>)
 800441c:	681b      	ldr	r3, [r3, #0]
}
 800441e:	4618      	mov	r0, r3
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	44020c00 	.word	0x44020c00
 8004428:	08010f24 	.word	0x08010f24
 800442c:	20000000 	.word	0x20000000

08004430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004434:	f7ff ffe0 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8004438:	4602      	mov	r2, r0
 800443a:	4b06      	ldr	r3, [pc, #24]	@ (8004454 <HAL_RCC_GetPCLK1Freq+0x24>)
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	091b      	lsrs	r3, r3, #4
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	4904      	ldr	r1, [pc, #16]	@ (8004458 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004446:	5ccb      	ldrb	r3, [r1, r3]
 8004448:	f003 031f 	and.w	r3, r3, #31
 800444c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004450:	4618      	mov	r0, r3
 8004452:	bd80      	pop	{r7, pc}
 8004454:	44020c00 	.word	0x44020c00
 8004458:	08010f34 	.word	0x08010f34

0800445c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004460:	f7ff ffca 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8004464:	4602      	mov	r2, r0
 8004466:	4b06      	ldr	r3, [pc, #24]	@ (8004480 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	0a1b      	lsrs	r3, r3, #8
 800446c:	f003 0307 	and.w	r3, r3, #7
 8004470:	4904      	ldr	r1, [pc, #16]	@ (8004484 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004472:	5ccb      	ldrb	r3, [r1, r3]
 8004474:	f003 031f 	and.w	r3, r3, #31
 8004478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800447c:	4618      	mov	r0, r3
 800447e:	bd80      	pop	{r7, pc}
 8004480:	44020c00 	.word	0x44020c00
 8004484:	08010f34 	.word	0x08010f34

08004488 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800448c:	f7ff ffb4 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8004490:	4602      	mov	r2, r0
 8004492:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <HAL_RCC_GetPCLK3Freq+0x24>)
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	0b1b      	lsrs	r3, r3, #12
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	4904      	ldr	r1, [pc, #16]	@ (80044b0 <HAL_RCC_GetPCLK3Freq+0x28>)
 800449e:	5ccb      	ldrb	r3, [r1, r3]
 80044a0:	f003 031f 	and.w	r3, r3, #31
 80044a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	44020c00 	.word	0x44020c00
 80044b0:	08010f34 	.word	0x08010f34

080044b4 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80044b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044b8:	b0d8      	sub	sp, #352	@ 0x160
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044c0:	2300      	movs	r3, #0
 80044c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044c6:	2300      	movs	r3, #0
 80044c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80044cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d4:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80044d8:	2500      	movs	r5, #0
 80044da:	ea54 0305 	orrs.w	r3, r4, r5
 80044de:	d00b      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80044e0:	4bcd      	ldr	r3, [pc, #820]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80044e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044e6:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80044ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f0:	4ac9      	ldr	r2, [pc, #804]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80044f2:	430b      	orrs	r3, r1
 80044f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004500:	f002 0801 	and.w	r8, r2, #1
 8004504:	f04f 0900 	mov.w	r9, #0
 8004508:	ea58 0309 	orrs.w	r3, r8, r9
 800450c:	d042      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800450e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004514:	2b05      	cmp	r3, #5
 8004516:	d823      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004518:	a201      	add	r2, pc, #4	@ (adr r2, 8004520 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800451a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451e:	bf00      	nop
 8004520:	08004569 	.word	0x08004569
 8004524:	08004539 	.word	0x08004539
 8004528:	0800454d 	.word	0x0800454d
 800452c:	08004569 	.word	0x08004569
 8004530:	08004569 	.word	0x08004569
 8004534:	08004569 	.word	0x08004569
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004538:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800453c:	3308      	adds	r3, #8
 800453e:	4618      	mov	r0, r3
 8004540:	f004 fee0 	bl	8009304 <RCCEx_PLL2_Config>
 8004544:	4603      	mov	r3, r0
 8004546:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800454a:	e00e      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800454c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004550:	3330      	adds	r3, #48	@ 0x30
 8004552:	4618      	mov	r0, r3
 8004554:	f004 ff6e 	bl	8009434 <RCCEx_PLL3_Config>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800455e:	e004      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004566:	e000      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004568:	bf00      	nop
    }

    if (ret == HAL_OK)
 800456a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10c      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004572:	4ba9      	ldr	r3, [pc, #676]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004574:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004578:	f023 0107 	bic.w	r1, r3, #7
 800457c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004582:	4aa5      	ldr	r2, [pc, #660]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004584:	430b      	orrs	r3, r1
 8004586:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800458a:	e003      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004590:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004594:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459c:	f002 0a02 	and.w	sl, r2, #2
 80045a0:	f04f 0b00 	mov.w	fp, #0
 80045a4:	ea5a 030b 	orrs.w	r3, sl, fp
 80045a8:	f000 8088 	beq.w	80046bc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80045ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045b2:	2b28      	cmp	r3, #40	@ 0x28
 80045b4:	d868      	bhi.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80045b6:	a201      	add	r2, pc, #4	@ (adr r2, 80045bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80045b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045bc:	08004691 	.word	0x08004691
 80045c0:	08004689 	.word	0x08004689
 80045c4:	08004689 	.word	0x08004689
 80045c8:	08004689 	.word	0x08004689
 80045cc:	08004689 	.word	0x08004689
 80045d0:	08004689 	.word	0x08004689
 80045d4:	08004689 	.word	0x08004689
 80045d8:	08004689 	.word	0x08004689
 80045dc:	08004661 	.word	0x08004661
 80045e0:	08004689 	.word	0x08004689
 80045e4:	08004689 	.word	0x08004689
 80045e8:	08004689 	.word	0x08004689
 80045ec:	08004689 	.word	0x08004689
 80045f0:	08004689 	.word	0x08004689
 80045f4:	08004689 	.word	0x08004689
 80045f8:	08004689 	.word	0x08004689
 80045fc:	08004675 	.word	0x08004675
 8004600:	08004689 	.word	0x08004689
 8004604:	08004689 	.word	0x08004689
 8004608:	08004689 	.word	0x08004689
 800460c:	08004689 	.word	0x08004689
 8004610:	08004689 	.word	0x08004689
 8004614:	08004689 	.word	0x08004689
 8004618:	08004689 	.word	0x08004689
 800461c:	08004691 	.word	0x08004691
 8004620:	08004689 	.word	0x08004689
 8004624:	08004689 	.word	0x08004689
 8004628:	08004689 	.word	0x08004689
 800462c:	08004689 	.word	0x08004689
 8004630:	08004689 	.word	0x08004689
 8004634:	08004689 	.word	0x08004689
 8004638:	08004689 	.word	0x08004689
 800463c:	08004691 	.word	0x08004691
 8004640:	08004689 	.word	0x08004689
 8004644:	08004689 	.word	0x08004689
 8004648:	08004689 	.word	0x08004689
 800464c:	08004689 	.word	0x08004689
 8004650:	08004689 	.word	0x08004689
 8004654:	08004689 	.word	0x08004689
 8004658:	08004689 	.word	0x08004689
 800465c:	08004691 	.word	0x08004691
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004660:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004664:	3308      	adds	r3, #8
 8004666:	4618      	mov	r0, r3
 8004668:	f004 fe4c 	bl	8009304 <RCCEx_PLL2_Config>
 800466c:	4603      	mov	r3, r0
 800466e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004672:	e00e      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004674:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004678:	3330      	adds	r3, #48	@ 0x30
 800467a:	4618      	mov	r0, r3
 800467c:	f004 feda 	bl	8009434 <RCCEx_PLL3_Config>
 8004680:	4603      	mov	r3, r0
 8004682:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004686:	e004      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800468e:	e000      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004692:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10c      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800469a:	4b5f      	ldr	r3, [pc, #380]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800469c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046a0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80046a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80046ac:	430b      	orrs	r3, r1
 80046ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80046b2:	e003      	b.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046b8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f002 0304 	and.w	r3, r2, #4
 80046c8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80046cc:	2300      	movs	r3, #0
 80046ce:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80046d2:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80046d6:	460b      	mov	r3, r1
 80046d8:	4313      	orrs	r3, r2
 80046da:	d04e      	beq.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80046dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046e2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80046e6:	d02c      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80046e8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80046ec:	d825      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80046ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046f2:	d028      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80046f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046f8:	d81f      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80046fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80046fc:	d025      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x296>
 80046fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004700:	d81b      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004702:	2b80      	cmp	r3, #128	@ 0x80
 8004704:	d00f      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004706:	2b80      	cmp	r3, #128	@ 0x80
 8004708:	d817      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d01f      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800470e:	2b40      	cmp	r3, #64	@ 0x40
 8004710:	d113      	bne.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004712:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004716:	3308      	adds	r3, #8
 8004718:	4618      	mov	r0, r3
 800471a:	f004 fdf3 	bl	8009304 <RCCEx_PLL2_Config>
 800471e:	4603      	mov	r3, r0
 8004720:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004724:	e014      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004726:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800472a:	3330      	adds	r3, #48	@ 0x30
 800472c:	4618      	mov	r0, r3
 800472e:	f004 fe81 	bl	8009434 <RCCEx_PLL3_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004738:	e00a      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004740:	e006      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004742:	bf00      	nop
 8004744:	e004      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004746:	bf00      	nop
 8004748:	e002      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800474a:	bf00      	nop
 800474c:	e000      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800474e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004750:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10c      	bne.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004758:	4b2f      	ldr	r3, [pc, #188]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800475a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800475e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004762:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004768:	4a2b      	ldr	r2, [pc, #172]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800476a:	430b      	orrs	r3, r1
 800476c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004770:	e003      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004772:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004776:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800477a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800477e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004782:	f002 0308 	and.w	r3, r2, #8
 8004786:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800478a:	2300      	movs	r3, #0
 800478c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004790:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004794:	460b      	mov	r3, r1
 8004796:	4313      	orrs	r3, r2
 8004798:	d056      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800479a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800479e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047a0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80047a4:	d031      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x356>
 80047a6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80047aa:	d82a      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80047ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047b0:	d02d      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80047b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047b6:	d824      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80047b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80047bc:	d029      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80047be:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80047c2:	d81e      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80047c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c8:	d011      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ce:	d818      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d023      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x368>
 80047d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047d8:	d113      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80047da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047de:	3308      	adds	r3, #8
 80047e0:	4618      	mov	r0, r3
 80047e2:	f004 fd8f 	bl	8009304 <RCCEx_PLL2_Config>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80047ec:	e017      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80047ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047f2:	3330      	adds	r3, #48	@ 0x30
 80047f4:	4618      	mov	r0, r3
 80047f6:	f004 fe1d 	bl	8009434 <RCCEx_PLL3_Config>
 80047fa:	4603      	mov	r3, r0
 80047fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004800:	e00d      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004808:	e009      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800480a:	bf00      	nop
 800480c:	e007      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800480e:	bf00      	nop
 8004810:	e005      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004812:	bf00      	nop
 8004814:	e003      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004816:	bf00      	nop
 8004818:	44020c00 	.word	0x44020c00
        break;
 800481c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800481e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10c      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004826:	4bbb      	ldr	r3, [pc, #748]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004828:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800482c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004830:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004834:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004836:	4ab7      	ldr	r2, [pc, #732]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004838:	430b      	orrs	r3, r1
 800483a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800483e:	e003      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004840:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004844:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004848:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004850:	f002 0310 	and.w	r3, r2, #16
 8004854:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004858:	2300      	movs	r3, #0
 800485a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800485e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004862:	460b      	mov	r3, r1
 8004864:	4313      	orrs	r3, r2
 8004866:	d053      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004868:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800486c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800486e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004872:	d031      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004874:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004878:	d82a      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800487a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800487e:	d02d      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004880:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004884:	d824      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004886:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800488a:	d029      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800488c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004890:	d81e      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004896:	d011      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800489c:	d818      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d020      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80048a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048a6:	d113      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80048a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048ac:	3308      	adds	r3, #8
 80048ae:	4618      	mov	r0, r3
 80048b0:	f004 fd28 	bl	8009304 <RCCEx_PLL2_Config>
 80048b4:	4603      	mov	r3, r0
 80048b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80048ba:	e014      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048c0:	3330      	adds	r3, #48	@ 0x30
 80048c2:	4618      	mov	r0, r3
 80048c4:	f004 fdb6 	bl	8009434 <RCCEx_PLL3_Config>
 80048c8:	4603      	mov	r3, r0
 80048ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80048ce:	e00a      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80048d6:	e006      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80048d8:	bf00      	nop
 80048da:	e004      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80048dc:	bf00      	nop
 80048de:	e002      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80048e0:	bf00      	nop
 80048e2:	e000      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80048e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10c      	bne.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80048ee:	4b89      	ldr	r3, [pc, #548]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80048f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80048f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80048f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048fe:	4a85      	ldr	r2, [pc, #532]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004900:	430b      	orrs	r3, r1
 8004902:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004906:	e003      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004908:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800490c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004910:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004918:	f002 0320 	and.w	r3, r2, #32
 800491c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004920:	2300      	movs	r3, #0
 8004922:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004926:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800492a:	460b      	mov	r3, r1
 800492c:	4313      	orrs	r3, r2
 800492e:	d053      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004930:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004936:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800493a:	d031      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800493c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004940:	d82a      	bhi.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004942:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004946:	d02d      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004948:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800494c:	d824      	bhi.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800494e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004952:	d029      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004954:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004958:	d81e      	bhi.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800495a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800495e:	d011      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004964:	d818      	bhi.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004966:	2b00      	cmp	r3, #0
 8004968:	d020      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800496a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800496e:	d113      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004970:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004974:	3308      	adds	r3, #8
 8004976:	4618      	mov	r0, r3
 8004978:	f004 fcc4 	bl	8009304 <RCCEx_PLL2_Config>
 800497c:	4603      	mov	r3, r0
 800497e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004982:	e014      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004984:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004988:	3330      	adds	r3, #48	@ 0x30
 800498a:	4618      	mov	r0, r3
 800498c:	f004 fd52 	bl	8009434 <RCCEx_PLL3_Config>
 8004990:	4603      	mov	r3, r0
 8004992:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004996:	e00a      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800499e:	e006      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80049a0:	bf00      	nop
 80049a2:	e004      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80049a4:	bf00      	nop
 80049a6:	e002      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80049a8:	bf00      	nop
 80049aa:	e000      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80049ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10c      	bne.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80049b6:	4b57      	ldr	r3, [pc, #348]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80049b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80049bc:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80049c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c6:	4a53      	ldr	r2, [pc, #332]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80049c8:	430b      	orrs	r3, r1
 80049ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80049ce:	e003      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80049d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80049e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80049e8:	2300      	movs	r3, #0
 80049ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80049ee:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80049f2:	460b      	mov	r3, r1
 80049f4:	4313      	orrs	r3, r2
 80049f6:	d053      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80049f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049fe:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004a02:	d031      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004a04:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004a08:	d82a      	bhi.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004a0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a0e:	d02d      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004a10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a14:	d824      	bhi.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004a16:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004a1a:	d029      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004a1c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004a20:	d81e      	bhi.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004a22:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a26:	d011      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004a28:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a2c:	d818      	bhi.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d020      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004a32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a36:	d113      	bne.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a3c:	3308      	adds	r3, #8
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f004 fc60 	bl	8009304 <RCCEx_PLL2_Config>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004a4a:	e014      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a50:	3330      	adds	r3, #48	@ 0x30
 8004a52:	4618      	mov	r0, r3
 8004a54:	f004 fcee 	bl	8009434 <RCCEx_PLL3_Config>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8004a5e:	e00a      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a66:	e006      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004a68:	bf00      	nop
 8004a6a:	e004      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004a6c:	bf00      	nop
 8004a6e:	e002      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004a70:	bf00      	nop
 8004a72:	e000      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004a74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a76:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d10c      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8004a7e:	4b25      	ldr	r3, [pc, #148]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004a80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a84:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a8e:	4a21      	ldr	r2, [pc, #132]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004a90:	430b      	orrs	r3, r1
 8004a92:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a96:	e003      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a98:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a9c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004aa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004aac:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004ab6:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8004aba:	460b      	mov	r3, r1
 8004abc:	4313      	orrs	r3, r2
 8004abe:	d055      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8004ac0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ac4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ac6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004aca:	d033      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8004acc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004ad0:	d82c      	bhi.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004ad2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ad6:	d02f      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004ad8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004adc:	d826      	bhi.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004ade:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004ae2:	d02b      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004ae4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004ae8:	d820      	bhi.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004aea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004aee:	d013      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004af0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004af4:	d81a      	bhi.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d022      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8004afa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004afe:	d115      	bne.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b04:	3308      	adds	r3, #8
 8004b06:	4618      	mov	r0, r3
 8004b08:	f004 fbfc 	bl	8009304 <RCCEx_PLL2_Config>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004b12:	e016      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004b14:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b1c:	3330      	adds	r3, #48	@ 0x30
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f004 fc88 	bl	8009434 <RCCEx_PLL3_Config>
 8004b24:	4603      	mov	r3, r0
 8004b26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004b2a:	e00a      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b32:	e006      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004b34:	bf00      	nop
 8004b36:	e004      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004b38:	bf00      	nop
 8004b3a:	e002      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004b3c:	bf00      	nop
 8004b3e:	e000      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10c      	bne.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8004b4a:	4bbb      	ldr	r3, [pc, #748]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b50:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004b54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b5a:	4ab7      	ldr	r2, [pc, #732]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b62:	e003      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b64:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b68:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8004b6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b74:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004b78:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004b82:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004b86:	460b      	mov	r3, r1
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	d053      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8004b8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b92:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004b96:	d031      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004b98:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004b9c:	d82a      	bhi.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004b9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ba2:	d02d      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004ba4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ba8:	d824      	bhi.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004baa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004bae:	d029      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004bb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004bb4:	d81e      	bhi.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004bb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bba:	d011      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8004bbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bc0:	d818      	bhi.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d020      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8004bc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bca:	d113      	bne.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bd0:	3308      	adds	r3, #8
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f004 fb96 	bl	8009304 <RCCEx_PLL2_Config>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004bde:	e014      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004be0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004be4:	3330      	adds	r3, #48	@ 0x30
 8004be6:	4618      	mov	r0, r3
 8004be8:	f004 fc24 	bl	8009434 <RCCEx_PLL3_Config>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004bf2:	e00a      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004bfa:	e006      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004bfc:	bf00      	nop
 8004bfe:	e004      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004c00:	bf00      	nop
 8004c02:	e002      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004c04:	bf00      	nop
 8004c06:	e000      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004c08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10c      	bne.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004c12:	4b89      	ldr	r3, [pc, #548]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004c1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c22:	4a85      	ldr	r2, [pc, #532]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004c24:	430b      	orrs	r3, r1
 8004c26:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c2a:	e003      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c2c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c30:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004c34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004c40:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004c44:	2300      	movs	r3, #0
 8004c46:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004c4a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4313      	orrs	r3, r2
 8004c52:	d055      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004c54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c5c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004c60:	d031      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004c62:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004c66:	d82a      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004c68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c6c:	d02d      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004c6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c72:	d824      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004c74:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004c78:	d029      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004c7a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004c7e:	d81e      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004c80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c84:	d011      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004c86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c8a:	d818      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d020      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004c90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c94:	d113      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c9a:	3308      	adds	r3, #8
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f004 fb31 	bl	8009304 <RCCEx_PLL2_Config>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004ca8:	e014      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004caa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cae:	3330      	adds	r3, #48	@ 0x30
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f004 fbbf 	bl	8009434 <RCCEx_PLL3_Config>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004cbc:	e00a      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004cc4:	e006      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004cc6:	bf00      	nop
 8004cc8:	e004      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004cca:	bf00      	nop
 8004ccc:	e002      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004cce:	bf00      	nop
 8004cd0:	e000      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10d      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8004cdc:	4b56      	ldr	r3, [pc, #344]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004cde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ce2:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8004ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cee:	4a52      	ldr	r2, [pc, #328]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004cf6:	e003      	b.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cf8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cfc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8004d00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d08:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004d0c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004d10:	2300      	movs	r3, #0
 8004d12:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004d16:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	d044      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004d20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d28:	2b05      	cmp	r3, #5
 8004d2a:	d823      	bhi.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d34 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d32:	bf00      	nop
 8004d34:	08004d7d 	.word	0x08004d7d
 8004d38:	08004d4d 	.word	0x08004d4d
 8004d3c:	08004d61 	.word	0x08004d61
 8004d40:	08004d7d 	.word	0x08004d7d
 8004d44:	08004d7d 	.word	0x08004d7d
 8004d48:	08004d7d 	.word	0x08004d7d
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d50:	3308      	adds	r3, #8
 8004d52:	4618      	mov	r0, r3
 8004d54:	f004 fad6 	bl	8009304 <RCCEx_PLL2_Config>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004d5e:	e00e      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d64:	3330      	adds	r3, #48	@ 0x30
 8004d66:	4618      	mov	r0, r3
 8004d68:	f004 fb64 	bl	8009434 <RCCEx_PLL3_Config>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004d72:	e004      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d7a:	e000      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10d      	bne.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004d86:	4b2c      	ldr	r3, [pc, #176]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004d88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d8c:	f023 0107 	bic.w	r1, r3, #7
 8004d90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d98:	4a27      	ldr	r2, [pc, #156]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004da0:	e003      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004da2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004da6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004daa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004db6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004dba:	2300      	movs	r3, #0
 8004dbc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004dc0:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	d04f      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004dca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd2:	2b50      	cmp	r3, #80	@ 0x50
 8004dd4:	d029      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004dd6:	2b50      	cmp	r3, #80	@ 0x50
 8004dd8:	d823      	bhi.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004dda:	2b40      	cmp	r3, #64	@ 0x40
 8004ddc:	d027      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004dde:	2b40      	cmp	r3, #64	@ 0x40
 8004de0:	d81f      	bhi.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004de2:	2b30      	cmp	r3, #48	@ 0x30
 8004de4:	d025      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004de6:	2b30      	cmp	r3, #48	@ 0x30
 8004de8:	d81b      	bhi.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004dea:	2b20      	cmp	r3, #32
 8004dec:	d00f      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004dee:	2b20      	cmp	r3, #32
 8004df0:	d817      	bhi.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d022      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004df6:	2b10      	cmp	r3, #16
 8004df8:	d113      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004dfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dfe:	3308      	adds	r3, #8
 8004e00:	4618      	mov	r0, r3
 8004e02:	f004 fa7f 	bl	8009304 <RCCEx_PLL2_Config>
 8004e06:	4603      	mov	r3, r0
 8004e08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004e0c:	e017      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e12:	3330      	adds	r3, #48	@ 0x30
 8004e14:	4618      	mov	r0, r3
 8004e16:	f004 fb0d 	bl	8009434 <RCCEx_PLL3_Config>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004e20:	e00d      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e28:	e009      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004e2a:	bf00      	nop
 8004e2c:	e007      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004e2e:	bf00      	nop
 8004e30:	e005      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004e32:	bf00      	nop
 8004e34:	e003      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004e36:	bf00      	nop
 8004e38:	44020c00 	.word	0x44020c00
        break;
 8004e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10d      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004e46:	4baf      	ldr	r3, [pc, #700]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004e4c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004e50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e58:	4aaa      	ldr	r2, [pc, #680]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e5a:	430b      	orrs	r3, r1
 8004e5c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004e60:	e003      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e66:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e72:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004e76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e80:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4313      	orrs	r3, r2
 8004e88:	d055      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004e8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e92:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004e96:	d031      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004e98:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004e9c:	d82a      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004e9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ea2:	d02d      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004ea4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ea8:	d824      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004eaa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eae:	d029      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004eb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eb4:	d81e      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004eb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eba:	d011      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004ebc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ec0:	d818      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d020      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004ec6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004eca:	d113      	bne.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ecc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ed0:	3308      	adds	r3, #8
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f004 fa16 	bl	8009304 <RCCEx_PLL2_Config>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004ede:	e014      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee4:	3330      	adds	r3, #48	@ 0x30
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f004 faa4 	bl	8009434 <RCCEx_PLL3_Config>
 8004eec:	4603      	mov	r3, r0
 8004eee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004ef2:	e00a      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004efa:	e006      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004efc:	bf00      	nop
 8004efe:	e004      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004f00:	bf00      	nop
 8004f02:	e002      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004f04:	bf00      	nop
 8004f06:	e000      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004f08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10d      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004f12:	4b7c      	ldr	r3, [pc, #496]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f18:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004f1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f24:	4a77      	ldr	r2, [pc, #476]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f26:	430b      	orrs	r3, r1
 8004f28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f2c:	e003      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f32:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004f42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f46:	2300      	movs	r3, #0
 8004f48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004f4c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004f50:	460b      	mov	r3, r1
 8004f52:	4313      	orrs	r3, r2
 8004f54:	d03d      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004f56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f62:	d01b      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004f64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f68:	d814      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004f6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f6e:	d017      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004f70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f74:	d80e      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d014      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7e:	d109      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f84:	3330      	adds	r3, #48	@ 0x30
 8004f86:	4618      	mov	r0, r3
 8004f88:	f004 fa54 	bl	8009434 <RCCEx_PLL3_Config>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004f92:	e008      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f9a:	e004      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004f9c:	bf00      	nop
 8004f9e:	e002      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004fa0:	bf00      	nop
 8004fa2:	e000      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fa6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10d      	bne.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004fae:	4b55      	ldr	r3, [pc, #340]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004fb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fb4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004fb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc0:	4a50      	ldr	r2, [pc, #320]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004fc2:	430b      	orrs	r3, r1
 8004fc4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fc8:	e003      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fda:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004fde:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004fe8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004fec:	460b      	mov	r3, r1
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	d03d      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004ff2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ffa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ffe:	d01b      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8005000:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005004:	d814      	bhi.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005006:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800500a:	d017      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 800500c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005010:	d80e      	bhi.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d014      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8005016:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800501a:	d109      	bne.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800501c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005020:	3330      	adds	r3, #48	@ 0x30
 8005022:	4618      	mov	r0, r3
 8005024:	f004 fa06 	bl	8009434 <RCCEx_PLL3_Config>
 8005028:	4603      	mov	r3, r0
 800502a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800502e:	e008      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005036:	e004      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005038:	bf00      	nop
 800503a:	e002      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800503c:	bf00      	nop
 800503e:	e000      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005042:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10d      	bne.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800504a:	4b2e      	ldr	r3, [pc, #184]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800504c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005050:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005054:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005058:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800505c:	4a29      	ldr	r2, [pc, #164]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800505e:	430b      	orrs	r3, r1
 8005060:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005064:	e003      	b.n	800506e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005066:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800506a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800506e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005076:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800507a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800507e:	2300      	movs	r3, #0
 8005080:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005084:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005088:	460b      	mov	r3, r1
 800508a:	4313      	orrs	r3, r2
 800508c:	d040      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800508e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005092:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005096:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800509a:	d01b      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 800509c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050a0:	d814      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80050a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050a6:	d017      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80050a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050ac:	d80e      	bhi.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d014      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80050b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050b6:	d109      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050bc:	3330      	adds	r3, #48	@ 0x30
 80050be:	4618      	mov	r0, r3
 80050c0:	f004 f9b8 	bl	8009434 <RCCEx_PLL3_Config>
 80050c4:	4603      	mov	r3, r0
 80050c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80050ca:	e008      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050d2:	e004      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80050d4:	bf00      	nop
 80050d6:	e002      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80050d8:	bf00      	nop
 80050da:	e000      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80050dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d110      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80050e6:	4b07      	ldr	r3, [pc, #28]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80050e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050ec:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050f8:	4a02      	ldr	r2, [pc, #8]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80050fa:	430b      	orrs	r3, r1
 80050fc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005100:	e006      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8005102:	bf00      	nop
 8005104:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005108:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800510c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005110:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005118:	2100      	movs	r1, #0
 800511a:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800511e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005122:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005126:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800512a:	460b      	mov	r3, r1
 800512c:	4313      	orrs	r3, r2
 800512e:	d03d      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8005130:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005134:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005138:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800513c:	d01b      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800513e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005142:	d814      	bhi.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005144:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005148:	d017      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800514a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800514e:	d80e      	bhi.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005150:	2b00      	cmp	r3, #0
 8005152:	d014      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005154:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005158:	d109      	bne.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800515a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800515e:	3330      	adds	r3, #48	@ 0x30
 8005160:	4618      	mov	r0, r3
 8005162:	f004 f967 	bl	8009434 <RCCEx_PLL3_Config>
 8005166:	4603      	mov	r3, r0
 8005168:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 800516c:	e008      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005174:	e004      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005176:	bf00      	nop
 8005178:	e002      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800517a:	bf00      	nop
 800517c:	e000      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800517e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005180:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10d      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005188:	4bbe      	ldr	r3, [pc, #760]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800518a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800518e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005192:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005196:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800519a:	4aba      	ldr	r2, [pc, #744]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800519c:	430b      	orrs	r3, r1
 800519e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80051a2:	e003      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051a8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80051ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80051b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051bc:	2300      	movs	r3, #0
 80051be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80051c6:	460b      	mov	r3, r1
 80051c8:	4313      	orrs	r3, r2
 80051ca:	d035      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80051cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051d8:	d015      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80051da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051de:	d80e      	bhi.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d012      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80051e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051e8:	d109      	bne.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051ee:	3330      	adds	r3, #48	@ 0x30
 80051f0:	4618      	mov	r0, r3
 80051f2:	f004 f91f 	bl	8009434 <RCCEx_PLL3_Config>
 80051f6:	4603      	mov	r3, r0
 80051f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80051fc:	e006      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005204:	e002      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8005206:	bf00      	nop
 8005208:	e000      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800520a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800520c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10d      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005214:	4b9b      	ldr	r3, [pc, #620]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005216:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800521a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800521e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005222:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005226:	4a97      	ldr	r2, [pc, #604]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005228:	430b      	orrs	r3, r1
 800522a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800522e:	e003      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005230:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005234:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005238:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800523c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005240:	2100      	movs	r1, #0
 8005242:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8005246:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800524a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800524e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005252:	460b      	mov	r3, r1
 8005254:	4313      	orrs	r3, r2
 8005256:	d00e      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005258:	4b8a      	ldr	r3, [pc, #552]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	4a89      	ldr	r2, [pc, #548]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800525e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005262:	61d3      	str	r3, [r2, #28]
 8005264:	4b87      	ldr	r3, [pc, #540]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005266:	69d9      	ldr	r1, [r3, #28]
 8005268:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800526c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005270:	4a84      	ldr	r2, [pc, #528]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005272:	430b      	orrs	r3, r1
 8005274:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005276:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800527a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005282:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005286:	2300      	movs	r3, #0
 8005288:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800528c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005290:	460b      	mov	r3, r1
 8005292:	4313      	orrs	r3, r2
 8005294:	d055      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005296:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800529a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800529e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80052a2:	d031      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80052a4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80052a8:	d82a      	bhi.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80052aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ae:	d02d      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80052b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052b4:	d824      	bhi.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80052b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ba:	d029      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80052bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052c0:	d81e      	bhi.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80052c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052c6:	d011      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80052c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052cc:	d818      	bhi.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d020      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80052d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052d6:	d113      	bne.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052dc:	3308      	adds	r3, #8
 80052de:	4618      	mov	r0, r3
 80052e0:	f004 f810 	bl	8009304 <RCCEx_PLL2_Config>
 80052e4:	4603      	mov	r3, r0
 80052e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80052ea:	e014      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052f0:	3330      	adds	r3, #48	@ 0x30
 80052f2:	4618      	mov	r0, r3
 80052f4:	f004 f89e 	bl	8009434 <RCCEx_PLL3_Config>
 80052f8:	4603      	mov	r3, r0
 80052fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80052fe:	e00a      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005306:	e006      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005308:	bf00      	nop
 800530a:	e004      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800530c:	bf00      	nop
 800530e:	e002      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005310:	bf00      	nop
 8005312:	e000      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005314:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005316:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10d      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800531e:	4b59      	ldr	r3, [pc, #356]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005320:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005324:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005328:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800532c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005330:	4a54      	ldr	r2, [pc, #336]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005332:	430b      	orrs	r3, r1
 8005334:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005338:	e003      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800533a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800533e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005342:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800534e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005352:	2300      	movs	r3, #0
 8005354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005358:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800535c:	460b      	mov	r3, r1
 800535e:	4313      	orrs	r3, r2
 8005360:	d055      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005362:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005366:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800536a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800536e:	d031      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8005370:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005374:	d82a      	bhi.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005376:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800537a:	d02d      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800537c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005380:	d824      	bhi.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005382:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005386:	d029      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005388:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800538c:	d81e      	bhi.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800538e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005392:	d011      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005398:	d818      	bhi.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800539a:	2b00      	cmp	r3, #0
 800539c:	d020      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800539e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a2:	d113      	bne.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053a8:	3308      	adds	r3, #8
 80053aa:	4618      	mov	r0, r3
 80053ac:	f003 ffaa 	bl	8009304 <RCCEx_PLL2_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80053b6:	e014      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053bc:	3330      	adds	r3, #48	@ 0x30
 80053be:	4618      	mov	r0, r3
 80053c0:	f004 f838 	bl	8009434 <RCCEx_PLL3_Config>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80053ca:	e00a      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80053d2:	e006      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80053d4:	bf00      	nop
 80053d6:	e004      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80053d8:	bf00      	nop
 80053da:	e002      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80053dc:	bf00      	nop
 80053de:	e000      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80053e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10d      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80053ea:	4b26      	ldr	r3, [pc, #152]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80053ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80053f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053f8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80053fc:	4a21      	ldr	r2, [pc, #132]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80053fe:	430b      	orrs	r3, r1
 8005400:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005404:	e003      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005406:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800540a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800540e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005416:	2100      	movs	r1, #0
 8005418:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005424:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005428:	460b      	mov	r3, r1
 800542a:	4313      	orrs	r3, r2
 800542c:	d057      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800542e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005432:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005436:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800543a:	d033      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800543c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005440:	d82c      	bhi.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005442:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005446:	d02f      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005448:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800544c:	d826      	bhi.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800544e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005452:	d02b      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005454:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005458:	d820      	bhi.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800545a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800545e:	d013      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005460:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005464:	d81a      	bhi.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d022      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800546a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800546e:	d115      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005470:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005474:	3308      	adds	r3, #8
 8005476:	4618      	mov	r0, r3
 8005478:	f003 ff44 	bl	8009304 <RCCEx_PLL2_Config>
 800547c:	4603      	mov	r3, r0
 800547e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005482:	e016      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005484:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005488:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800548c:	3330      	adds	r3, #48	@ 0x30
 800548e:	4618      	mov	r0, r3
 8005490:	f003 ffd0 	bl	8009434 <RCCEx_PLL3_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800549a:	e00a      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80054a2:	e006      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80054a4:	bf00      	nop
 80054a6:	e004      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80054a8:	bf00      	nop
 80054aa:	e002      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80054ac:	bf00      	nop
 80054ae:	e000      	b.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80054b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10d      	bne.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80054ba:	4bbb      	ldr	r3, [pc, #748]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80054bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80054c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80054c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80054cc:	4ab6      	ldr	r2, [pc, #728]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80054ce:	430b      	orrs	r3, r1
 80054d0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80054d4:	e003      	b.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80054de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	2100      	movs	r1, #0
 80054e8:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80054ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80054f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80054f8:	460b      	mov	r3, r1
 80054fa:	4313      	orrs	r3, r2
 80054fc:	d055      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80054fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005502:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005506:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800550a:	d031      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800550c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005510:	d82a      	bhi.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005512:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005516:	d02d      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8005518:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800551c:	d824      	bhi.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800551e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005522:	d029      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005524:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005528:	d81e      	bhi.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800552a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800552e:	d011      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005530:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005534:	d818      	bhi.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d020      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800553a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800553e:	d113      	bne.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005540:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005544:	3308      	adds	r3, #8
 8005546:	4618      	mov	r0, r3
 8005548:	f003 fedc 	bl	8009304 <RCCEx_PLL2_Config>
 800554c:	4603      	mov	r3, r0
 800554e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005552:	e014      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005554:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005558:	3330      	adds	r3, #48	@ 0x30
 800555a:	4618      	mov	r0, r3
 800555c:	f003 ff6a 	bl	8009434 <RCCEx_PLL3_Config>
 8005560:	4603      	mov	r3, r0
 8005562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005566:	e00a      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800556e:	e006      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005570:	bf00      	nop
 8005572:	e004      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005574:	bf00      	nop
 8005576:	e002      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005578:	bf00      	nop
 800557a:	e000      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800557c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800557e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10d      	bne.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005586:	4b88      	ldr	r3, [pc, #544]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005588:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800558c:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005594:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005598:	4a83      	ldr	r2, [pc, #524]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800559a:	430b      	orrs	r3, r1
 800559c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80055a0:	e003      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80055aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b2:	2100      	movs	r1, #0
 80055b4:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80055b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80055c0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80055c4:	460b      	mov	r3, r1
 80055c6:	4313      	orrs	r3, r2
 80055c8:	d055      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80055ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055d2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80055d6:	d031      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80055d8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80055dc:	d82a      	bhi.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80055de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055e2:	d02d      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80055e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055e8:	d824      	bhi.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80055ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80055ee:	d029      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80055f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80055f4:	d81e      	bhi.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80055f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055fa:	d011      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80055fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005600:	d818      	bhi.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005602:	2b00      	cmp	r3, #0
 8005604:	d020      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8005606:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800560a:	d113      	bne.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800560c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005610:	3308      	adds	r3, #8
 8005612:	4618      	mov	r0, r3
 8005614:	f003 fe76 	bl	8009304 <RCCEx_PLL2_Config>
 8005618:	4603      	mov	r3, r0
 800561a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800561e:	e014      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005620:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005624:	3330      	adds	r3, #48	@ 0x30
 8005626:	4618      	mov	r0, r3
 8005628:	f003 ff04 	bl	8009434 <RCCEx_PLL3_Config>
 800562c:	4603      	mov	r3, r0
 800562e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005632:	e00a      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800563a:	e006      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800563c:	bf00      	nop
 800563e:	e004      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005640:	bf00      	nop
 8005642:	e002      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005644:	bf00      	nop
 8005646:	e000      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005648:	bf00      	nop
    }

    if (ret == HAL_OK)
 800564a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10d      	bne.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005652:	4b55      	ldr	r3, [pc, #340]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005654:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005658:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800565c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005660:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005664:	4a50      	ldr	r2, [pc, #320]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005666:	430b      	orrs	r3, r1
 8005668:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800566c:	e003      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800566e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005672:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005676:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800567a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567e:	2100      	movs	r1, #0
 8005680:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005688:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800568c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005690:	460b      	mov	r3, r1
 8005692:	4313      	orrs	r3, r2
 8005694:	d055      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005696:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800569a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800569e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056a2:	d031      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80056a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056a8:	d82a      	bhi.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80056aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ae:	d02d      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80056b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056b4:	d824      	bhi.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80056b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056ba:	d029      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80056bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056c0:	d81e      	bhi.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80056c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056c6:	d011      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80056c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056cc:	d818      	bhi.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d020      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80056d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056d6:	d113      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056dc:	3308      	adds	r3, #8
 80056de:	4618      	mov	r0, r3
 80056e0:	f003 fe10 	bl	8009304 <RCCEx_PLL2_Config>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80056ea:	e014      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056f0:	3330      	adds	r3, #48	@ 0x30
 80056f2:	4618      	mov	r0, r3
 80056f4:	f003 fe9e 	bl	8009434 <RCCEx_PLL3_Config>
 80056f8:	4603      	mov	r3, r0
 80056fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80056fe:	e00a      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005706:	e006      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005708:	bf00      	nop
 800570a:	e004      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800570c:	bf00      	nop
 800570e:	e002      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005710:	bf00      	nop
 8005712:	e000      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005716:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10d      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800571e:	4b22      	ldr	r3, [pc, #136]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005720:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005724:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005728:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800572c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005730:	4a1d      	ldr	r2, [pc, #116]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005732:	430b      	orrs	r3, r1
 8005734:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005738:	e003      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800573e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005742:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800574e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005752:	2300      	movs	r3, #0
 8005754:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005758:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800575c:	460b      	mov	r3, r1
 800575e:	4313      	orrs	r3, r2
 8005760:	d055      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005762:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005766:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800576a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800576e:	d035      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005770:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005774:	d82e      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005776:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800577a:	d031      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800577c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005780:	d828      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005782:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005786:	d01b      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005788:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800578c:	d822      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005792:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005796:	d009      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005798:	e01c      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800579a:	4b03      	ldr	r3, [pc, #12]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800579c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579e:	4a02      	ldr	r2, [pc, #8]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80057a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057a4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80057a6:	e01c      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80057a8:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057b0:	3308      	adds	r3, #8
 80057b2:	4618      	mov	r0, r3
 80057b4:	f003 fda6 	bl	8009304 <RCCEx_PLL2_Config>
 80057b8:	4603      	mov	r3, r0
 80057ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80057be:	e010      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057c4:	3330      	adds	r3, #48	@ 0x30
 80057c6:	4618      	mov	r0, r3
 80057c8:	f003 fe34 	bl	8009434 <RCCEx_PLL3_Config>
 80057cc:	4603      	mov	r3, r0
 80057ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80057d2:	e006      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057da:	e002      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80057dc:	bf00      	nop
 80057de:	e000      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80057e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10d      	bne.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80057ea:	4bc3      	ldr	r3, [pc, #780]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057f0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80057f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80057fc:	4abe      	ldr	r2, [pc, #760]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057fe:	430b      	orrs	r3, r1
 8005800:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005804:	e003      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005806:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800580a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800580e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800581a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800581e:	2300      	movs	r3, #0
 8005820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005824:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005828:	460b      	mov	r3, r1
 800582a:	4313      	orrs	r3, r2
 800582c:	d051      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800582e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005832:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005836:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800583a:	d033      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800583c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005840:	d82c      	bhi.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005842:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005846:	d02d      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005848:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800584c:	d826      	bhi.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800584e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005852:	d019      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005854:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005858:	d820      	bhi.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800585e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005862:	d007      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005864:	e01a      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005866:	4ba4      	ldr	r3, [pc, #656]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800586a:	4aa3      	ldr	r2, [pc, #652]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800586c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005870:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005872:	e018      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005874:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005878:	3308      	adds	r3, #8
 800587a:	4618      	mov	r0, r3
 800587c:	f003 fd42 	bl	8009304 <RCCEx_PLL2_Config>
 8005880:	4603      	mov	r3, r0
 8005882:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005886:	e00e      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005888:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800588c:	3330      	adds	r3, #48	@ 0x30
 800588e:	4618      	mov	r0, r3
 8005890:	f003 fdd0 	bl	8009434 <RCCEx_PLL3_Config>
 8005894:	4603      	mov	r3, r0
 8005896:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800589a:	e004      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058a2:	e000      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80058a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d10d      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80058ae:	4b92      	ldr	r3, [pc, #584]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058b4:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80058b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80058c0:	4a8d      	ldr	r2, [pc, #564]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058c2:	430b      	orrs	r3, r1
 80058c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80058c8:	e003      	b.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058ce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80058d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058da:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80058de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058e0:	2300      	movs	r3, #0
 80058e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058e4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80058e8:	460b      	mov	r3, r1
 80058ea:	4313      	orrs	r3, r2
 80058ec:	d032      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80058ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80058f6:	2b05      	cmp	r3, #5
 80058f8:	d80f      	bhi.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d211      	bcs.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d911      	bls.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8005902:	2b02      	cmp	r3, #2
 8005904:	d109      	bne.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005906:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800590a:	3308      	adds	r3, #8
 800590c:	4618      	mov	r0, r3
 800590e:	f003 fcf9 	bl	8009304 <RCCEx_PLL2_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005918:	e006      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005920:	e002      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005922:	bf00      	nop
 8005924:	e000      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005926:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005928:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10d      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005930:	4b71      	ldr	r3, [pc, #452]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005932:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005936:	f023 0107 	bic.w	r1, r3, #7
 800593a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800593e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005942:	4a6d      	ldr	r2, [pc, #436]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005944:	430b      	orrs	r3, r1
 8005946:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800594a:	e003      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800594c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005950:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005954:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	2100      	movs	r1, #0
 800595e:	6739      	str	r1, [r7, #112]	@ 0x70
 8005960:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005964:	677b      	str	r3, [r7, #116]	@ 0x74
 8005966:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800596a:	460b      	mov	r3, r1
 800596c:	4313      	orrs	r3, r2
 800596e:	d024      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005970:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005974:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800597c:	2b08      	cmp	r3, #8
 800597e:	d005      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005986:	e002      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005988:	bf00      	nop
 800598a:	e000      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800598c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800598e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10d      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005996:	4b58      	ldr	r3, [pc, #352]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005998:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800599c:	f023 0108 	bic.w	r1, r3, #8
 80059a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80059a8:	4a53      	ldr	r2, [pc, #332]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80059aa:	430b      	orrs	r3, r1
 80059ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059b0:	e003      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80059c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059c8:	2300      	movs	r3, #0
 80059ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059cc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80059d0:	460b      	mov	r3, r1
 80059d2:	4313      	orrs	r3, r2
 80059d4:	f000 80b9 	beq.w	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80059d8:	4b48      	ldr	r3, [pc, #288]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80059da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059dc:	4a47      	ldr	r2, [pc, #284]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80059de:	f043 0301 	orr.w	r3, r3, #1
 80059e2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059e4:	f7fc fab8 	bl	8001f58 <HAL_GetTick>
 80059e8:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80059ec:	e00b      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ee:	f7fc fab3 	bl	8001f58 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d903      	bls.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a04:	e005      	b.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005a06:	4b3d      	ldr	r3, [pc, #244]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0ed      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005a12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f040 8093 	bne.w	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a1c:	4b36      	ldr	r3, [pc, #216]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a26:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005a2a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d023      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005a32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a36:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8005a3a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d01b      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a42:	4b2d      	ldr	r3, [pc, #180]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a4c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a50:	4b29      	ldr	r3, [pc, #164]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a56:	4a28      	ldr	r2, [pc, #160]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a60:	4b25      	ldr	r3, [pc, #148]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a66:	4a24      	ldr	r2, [pc, #144]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a70:	4a21      	ldr	r2, [pc, #132]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005a72:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005a76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a7a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d019      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a86:	f7fc fa67 	bl	8001f58 <HAL_GetTick>
 8005a8a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a8e:	e00d      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a90:	f7fc fa62 	bl	8001f58 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005a9a:	1ad2      	subs	r2, r2, r3
 8005a9c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d903      	bls.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8005aaa:	e006      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aac:	4b12      	ldr	r3, [pc, #72]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005aae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d0ea      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8005aba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d13a      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005ac2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ac6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ace:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ad2:	d115      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8005ad4:	4b08      	ldr	r3, [pc, #32]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005ad6:	69db      	ldr	r3, [r3, #28]
 8005ad8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005adc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ae0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005ae4:	091b      	lsrs	r3, r3, #4
 8005ae6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005aea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005aee:	4a02      	ldr	r2, [pc, #8]	@ (8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005af0:	430b      	orrs	r3, r1
 8005af2:	61d3      	str	r3, [r2, #28]
 8005af4:	e00a      	b.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8005af6:	bf00      	nop
 8005af8:	44020c00 	.word	0x44020c00
 8005afc:	44020800 	.word	0x44020800
 8005b00:	4b9f      	ldr	r3, [pc, #636]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b02:	69db      	ldr	r3, [r3, #28]
 8005b04:	4a9e      	ldr	r2, [pc, #632]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b06:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b0a:	61d3      	str	r3, [r2, #28]
 8005b0c:	4b9c      	ldr	r3, [pc, #624]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b12:	4a9b      	ldr	r2, [pc, #620]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b1c:	4b98      	ldr	r3, [pc, #608]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b1e:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005b22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b26:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b2e:	4a94      	ldr	r2, [pc, #592]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b30:	430b      	orrs	r3, r1
 8005b32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b36:	e008      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b3c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005b40:	e003      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b46:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b52:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005b56:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b58:	2300      	movs	r3, #0
 8005b5a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b5c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005b60:	460b      	mov	r3, r1
 8005b62:	4313      	orrs	r3, r2
 8005b64:	d035      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005b66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b6a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005b6e:	2b30      	cmp	r3, #48	@ 0x30
 8005b70:	d014      	beq.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005b72:	2b30      	cmp	r3, #48	@ 0x30
 8005b74:	d80e      	bhi.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005b76:	2b20      	cmp	r3, #32
 8005b78:	d012      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8005b7a:	2b20      	cmp	r3, #32
 8005b7c:	d80a      	bhi.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d010      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005b82:	2b10      	cmp	r3, #16
 8005b84:	d106      	bne.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b86:	4b7e      	ldr	r3, [pc, #504]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8a:	4a7d      	ldr	r2, [pc, #500]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b90:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005b92:	e008      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b9a:	e004      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005b9c:	bf00      	nop
 8005b9e:	e002      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005ba0:	bf00      	nop
 8005ba2:	e000      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ba6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10d      	bne.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005bae:	4b74      	ldr	r3, [pc, #464]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005bb4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005bb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bbc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005bc0:	4a6f      	ldr	r2, [pc, #444]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bc2:	430b      	orrs	r3, r1
 8005bc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005bc8:	e003      	b.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005bd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bda:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005bde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005be0:	2300      	movs	r3, #0
 8005be2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005be4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005be8:	460b      	mov	r3, r1
 8005bea:	4313      	orrs	r3, r2
 8005bec:	d033      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005bee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bf2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8005bfa:	2b40      	cmp	r3, #64	@ 0x40
 8005bfc:	d007      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8005bfe:	e010      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c00:	4b5f      	ldr	r3, [pc, #380]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c04:	4a5e      	ldr	r2, [pc, #376]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c0a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005c0c:	e00d      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c12:	3308      	adds	r3, #8
 8005c14:	4618      	mov	r0, r3
 8005c16:	f003 fb75 	bl	8009304 <RCCEx_PLL2_Config>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005c20:	e003      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10d      	bne.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005c32:	4b53      	ldr	r3, [pc, #332]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c38:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c40:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005c44:	4a4e      	ldr	r2, [pc, #312]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c46:	430b      	orrs	r3, r1
 8005c48:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005c4c:	e003      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005c56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005c62:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c64:	2300      	movs	r3, #0
 8005c66:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c68:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	d033      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005c72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c76:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d002      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005c7e:	2b80      	cmp	r3, #128	@ 0x80
 8005c80:	d007      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005c82:	e010      	b.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c84:	4b3e      	ldr	r3, [pc, #248]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c88:	4a3d      	ldr	r2, [pc, #244]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005c8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c8e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005c90:	e00d      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c96:	3308      	adds	r3, #8
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f003 fb33 	bl	8009304 <RCCEx_PLL2_Config>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005ca4:	e003      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10d      	bne.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005cb6:	4b32      	ldr	r3, [pc, #200]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005cb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005cbc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cc4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005cca:	430b      	orrs	r3, r1
 8005ccc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005cd0:	e003      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cd6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005cda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce2:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ce8:	2300      	movs	r3, #0
 8005cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	d04a      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005cf6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	d827      	bhi.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8005d02:	a201      	add	r2, pc, #4	@ (adr r2, 8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8005d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d08:	08005d1d 	.word	0x08005d1d
 8005d0c:	08005d2b 	.word	0x08005d2b
 8005d10:	08005d3f 	.word	0x08005d3f
 8005d14:	08005d5b 	.word	0x08005d5b
 8005d18:	08005d5b 	.word	0x08005d5b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d1c:	4b18      	ldr	r3, [pc, #96]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d20:	4a17      	ldr	r2, [pc, #92]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d26:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005d28:	e018      	b.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d2e:	3308      	adds	r3, #8
 8005d30:	4618      	mov	r0, r3
 8005d32:	f003 fae7 	bl	8009304 <RCCEx_PLL2_Config>
 8005d36:	4603      	mov	r3, r0
 8005d38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005d3c:	e00e      	b.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d42:	3330      	adds	r3, #48	@ 0x30
 8005d44:	4618      	mov	r0, r3
 8005d46:	f003 fb75 	bl	8009434 <RCCEx_PLL3_Config>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005d50:	e004      	b.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d58:	e000      	b.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005d5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10f      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d6a:	f023 0107 	bic.w	r1, r3, #7
 8005d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d76:	4a02      	ldr	r2, [pc, #8]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005d78:	430b      	orrs	r3, r1
 8005d7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005d7e:	e005      	b.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005d80:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005d8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005d98:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d9e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005da2:	460b      	mov	r3, r1
 8005da4:	4313      	orrs	r3, r2
 8005da6:	f000 8081 	beq.w	8005eac <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005daa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005db2:	2b20      	cmp	r3, #32
 8005db4:	d85f      	bhi.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005db6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005e41 	.word	0x08005e41
 8005dc0:	08005e77 	.word	0x08005e77
 8005dc4:	08005e77 	.word	0x08005e77
 8005dc8:	08005e77 	.word	0x08005e77
 8005dcc:	08005e77 	.word	0x08005e77
 8005dd0:	08005e77 	.word	0x08005e77
 8005dd4:	08005e77 	.word	0x08005e77
 8005dd8:	08005e77 	.word	0x08005e77
 8005ddc:	08005e4f 	.word	0x08005e4f
 8005de0:	08005e77 	.word	0x08005e77
 8005de4:	08005e77 	.word	0x08005e77
 8005de8:	08005e77 	.word	0x08005e77
 8005dec:	08005e77 	.word	0x08005e77
 8005df0:	08005e77 	.word	0x08005e77
 8005df4:	08005e77 	.word	0x08005e77
 8005df8:	08005e77 	.word	0x08005e77
 8005dfc:	08005e63 	.word	0x08005e63
 8005e00:	08005e77 	.word	0x08005e77
 8005e04:	08005e77 	.word	0x08005e77
 8005e08:	08005e77 	.word	0x08005e77
 8005e0c:	08005e77 	.word	0x08005e77
 8005e10:	08005e77 	.word	0x08005e77
 8005e14:	08005e77 	.word	0x08005e77
 8005e18:	08005e77 	.word	0x08005e77
 8005e1c:	08005e7f 	.word	0x08005e7f
 8005e20:	08005e77 	.word	0x08005e77
 8005e24:	08005e77 	.word	0x08005e77
 8005e28:	08005e77 	.word	0x08005e77
 8005e2c:	08005e77 	.word	0x08005e77
 8005e30:	08005e77 	.word	0x08005e77
 8005e34:	08005e77 	.word	0x08005e77
 8005e38:	08005e77 	.word	0x08005e77
 8005e3c:	08005e7f 	.word	0x08005e7f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e40:	4bab      	ldr	r3, [pc, #684]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e44:	4aaa      	ldr	r2, [pc, #680]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e4a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005e4c:	e018      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e52:	3308      	adds	r3, #8
 8005e54:	4618      	mov	r0, r3
 8005e56:	f003 fa55 	bl	8009304 <RCCEx_PLL2_Config>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005e60:	e00e      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e66:	3330      	adds	r3, #48	@ 0x30
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f003 fae3 	bl	8009434 <RCCEx_PLL3_Config>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005e74:	e004      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e7c:	e000      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10d      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005e88:	4b99      	ldr	r3, [pc, #612]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e8e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e9a:	4a95      	ldr	r2, [pc, #596]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005ea2:	e003      	b.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ea8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005eac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005eba:	2300      	movs	r3, #0
 8005ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ebe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	d04e      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005ec8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ecc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ed4:	d02e      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8005ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eda:	d827      	bhi.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005edc:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ede:	d02b      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8005ee0:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ee2:	d823      	bhi.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005ee4:	2b80      	cmp	r3, #128	@ 0x80
 8005ee6:	d017      	beq.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8005ee8:	2b80      	cmp	r3, #128	@ 0x80
 8005eea:	d81f      	bhi.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d002      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8005ef0:	2b40      	cmp	r3, #64	@ 0x40
 8005ef2:	d007      	beq.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8005ef4:	e01a      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ef6:	4b7e      	ldr	r3, [pc, #504]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efa:	4a7d      	ldr	r2, [pc, #500]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005efc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f00:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005f02:	e01a      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f08:	3308      	adds	r3, #8
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f003 f9fa 	bl	8009304 <RCCEx_PLL2_Config>
 8005f10:	4603      	mov	r3, r0
 8005f12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005f16:	e010      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f1c:	3330      	adds	r3, #48	@ 0x30
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f003 fa88 	bl	8009434 <RCCEx_PLL3_Config>
 8005f24:	4603      	mov	r3, r0
 8005f26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005f2a:	e006      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f32:	e002      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005f34:	bf00      	nop
 8005f36:	e000      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005f38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10d      	bne.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005f42:	4b6b      	ldr	r3, [pc, #428]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f48:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005f4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f54:	4a66      	ldr	r2, [pc, #408]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f56:	430b      	orrs	r3, r1
 8005f58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005f5c:	e003      	b.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f62:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005f66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005f72:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f74:	2300      	movs	r3, #0
 8005f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f78:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	d055      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005f82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f86:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005f8a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005f8e:	d031      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005f90:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005f94:	d82a      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005f96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f9a:	d02d      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fa0:	d824      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005fa2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fa6:	d029      	beq.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8005fa8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fac:	d81e      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb2:	d011      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8005fb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb8:	d818      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d020      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8005fbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fc2:	d113      	bne.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005fc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fc8:	3308      	adds	r3, #8
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f003 f99a 	bl	8009304 <RCCEx_PLL2_Config>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005fd6:	e014      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005fd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fdc:	3330      	adds	r3, #48	@ 0x30
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f003 fa28 	bl	8009434 <RCCEx_PLL3_Config>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005fea:	e00a      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ff2:	e006      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ff4:	bf00      	nop
 8005ff6:	e004      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ff8:	bf00      	nop
 8005ffa:	e002      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ffc:	bf00      	nop
 8005ffe:	e000      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8006000:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006002:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10d      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800600a:	4b39      	ldr	r3, [pc, #228]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800600c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006010:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006014:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006018:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800601c:	4a34      	ldr	r2, [pc, #208]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800601e:	430b      	orrs	r3, r1
 8006020:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006024:	e003      	b.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006026:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800602a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800602e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006036:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800603a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800603c:	2300      	movs	r3, #0
 800603e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006040:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006044:	460b      	mov	r3, r1
 8006046:	4313      	orrs	r3, r2
 8006048:	d058      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800604a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800604e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006052:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006056:	d031      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8006058:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800605c:	d82a      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800605e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006062:	d02d      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8006064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006068:	d824      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800606a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800606e:	d029      	beq.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8006070:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006074:	d81e      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800607a:	d011      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 800607c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006080:	d818      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006082:	2b00      	cmp	r3, #0
 8006084:	d020      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8006086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800608a:	d113      	bne.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800608c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006090:	3308      	adds	r3, #8
 8006092:	4618      	mov	r0, r3
 8006094:	f003 f936 	bl	8009304 <RCCEx_PLL2_Config>
 8006098:	4603      	mov	r3, r0
 800609a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800609e:	e014      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80060a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060a4:	3330      	adds	r3, #48	@ 0x30
 80060a6:	4618      	mov	r0, r3
 80060a8:	f003 f9c4 	bl	8009434 <RCCEx_PLL3_Config>
 80060ac:	4603      	mov	r3, r0
 80060ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80060b2:	e00a      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80060ba:	e006      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80060bc:	bf00      	nop
 80060be:	e004      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80060c0:	bf00      	nop
 80060c2:	e002      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80060c4:	bf00      	nop
 80060c6:	e000      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80060c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d110      	bne.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80060d2:	4b07      	ldr	r3, [pc, #28]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80060d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80060d8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80060dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060e4:	4902      	ldr	r1, [pc, #8]	@ (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80060ec:	e006      	b.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 80060ee:	bf00      	nop
 80060f0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060f4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060f8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80060fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006104:	2100      	movs	r1, #0
 8006106:	6239      	str	r1, [r7, #32]
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	627b      	str	r3, [r7, #36]	@ 0x24
 800610e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006112:	460b      	mov	r3, r1
 8006114:	4313      	orrs	r3, r2
 8006116:	d055      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8006118:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800611c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006120:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006124:	d031      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8006126:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800612a:	d82a      	bhi.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800612c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006130:	d02d      	beq.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8006132:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006136:	d824      	bhi.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006138:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800613c:	d029      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800613e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006142:	d81e      	bhi.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006148:	d011      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800614a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800614e:	d818      	bhi.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006150:	2b00      	cmp	r3, #0
 8006152:	d020      	beq.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006158:	d113      	bne.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800615a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800615e:	3308      	adds	r3, #8
 8006160:	4618      	mov	r0, r3
 8006162:	f003 f8cf 	bl	8009304 <RCCEx_PLL2_Config>
 8006166:	4603      	mov	r3, r0
 8006168:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800616c:	e014      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800616e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006172:	3330      	adds	r3, #48	@ 0x30
 8006174:	4618      	mov	r0, r3
 8006176:	f003 f95d 	bl	8009434 <RCCEx_PLL3_Config>
 800617a:	4603      	mov	r3, r0
 800617c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006180:	e00a      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006188:	e006      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800618a:	bf00      	nop
 800618c:	e004      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800618e:	bf00      	nop
 8006190:	e002      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006192:	bf00      	nop
 8006194:	e000      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006196:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006198:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800619c:	2b00      	cmp	r3, #0
 800619e:	d10d      	bne.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80061a0:	4b88      	ldr	r3, [pc, #544]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061a6:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80061aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80061b2:	4984      	ldr	r1, [pc, #528]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80061ba:	e003      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80061c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	2100      	movs	r1, #0
 80061ce:	61b9      	str	r1, [r7, #24]
 80061d0:	f003 0302 	and.w	r3, r3, #2
 80061d4:	61fb      	str	r3, [r7, #28]
 80061d6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80061da:	460b      	mov	r3, r1
 80061dc:	4313      	orrs	r3, r2
 80061de:	d03d      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80061e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80061e8:	2b03      	cmp	r3, #3
 80061ea:	d81c      	bhi.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 80061ec:	a201      	add	r2, pc, #4	@ (adr r2, 80061f4 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 80061ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f2:	bf00      	nop
 80061f4:	0800622f 	.word	0x0800622f
 80061f8:	08006205 	.word	0x08006205
 80061fc:	08006213 	.word	0x08006213
 8006200:	0800622f 	.word	0x0800622f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006204:	4b6f      	ldr	r3, [pc, #444]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006208:	4a6e      	ldr	r2, [pc, #440]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800620a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800620e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006210:	e00e      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006212:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006216:	3308      	adds	r3, #8
 8006218:	4618      	mov	r0, r3
 800621a:	f003 f873 	bl	8009304 <RCCEx_PLL2_Config>
 800621e:	4603      	mov	r3, r0
 8006220:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006224:	e004      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800622c:	e000      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800622e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006230:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10d      	bne.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006238:	4b62      	ldr	r3, [pc, #392]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800623a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800623e:	f023 0203 	bic.w	r2, r3, #3
 8006242:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006246:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800624a:	495e      	ldr	r1, [pc, #376]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800624c:	4313      	orrs	r3, r2
 800624e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006252:	e003      	b.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006254:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006258:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800625c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006264:	2100      	movs	r1, #0
 8006266:	6139      	str	r1, [r7, #16]
 8006268:	f003 0304 	and.w	r3, r3, #4
 800626c:	617b      	str	r3, [r7, #20]
 800626e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006272:	460b      	mov	r3, r1
 8006274:	4313      	orrs	r3, r2
 8006276:	d03a      	beq.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006278:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800627c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006284:	d00e      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8006286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800628a:	d815      	bhi.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 800628c:	2b00      	cmp	r3, #0
 800628e:	d017      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8006290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006294:	d110      	bne.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006296:	4b4b      	ldr	r3, [pc, #300]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629a:	4a4a      	ldr	r2, [pc, #296]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800629c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062a0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80062a2:	e00e      	b.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80062a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062a8:	3308      	adds	r3, #8
 80062aa:	4618      	mov	r0, r3
 80062ac:	f003 f82a 	bl	8009304 <RCCEx_PLL2_Config>
 80062b0:	4603      	mov	r3, r0
 80062b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80062b6:	e004      	b.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062be:	e000      	b.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80062c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d10d      	bne.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80062ca:	4b3e      	ldr	r3, [pc, #248]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80062cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062d8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80062dc:	4939      	ldr	r1, [pc, #228]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80062e4:	e003      	b.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f6:	2100      	movs	r1, #0
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	f003 0310 	and.w	r3, r3, #16
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006304:	460b      	mov	r3, r1
 8006306:	4313      	orrs	r3, r2
 8006308:	d038      	beq.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800630a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800630e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006312:	2b30      	cmp	r3, #48	@ 0x30
 8006314:	d01b      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8006316:	2b30      	cmp	r3, #48	@ 0x30
 8006318:	d815      	bhi.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800631a:	2b10      	cmp	r3, #16
 800631c:	d002      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800631e:	2b20      	cmp	r3, #32
 8006320:	d007      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006322:	e010      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006324:	4b27      	ldr	r3, [pc, #156]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006328:	4a26      	ldr	r2, [pc, #152]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800632a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800632e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006330:	e00e      	b.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006332:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006336:	3330      	adds	r3, #48	@ 0x30
 8006338:	4618      	mov	r0, r3
 800633a:	f003 f87b 	bl	8009434 <RCCEx_PLL3_Config>
 800633e:	4603      	mov	r3, r0
 8006340:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006344:	e004      	b.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800634c:	e000      	b.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800634e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006350:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006354:	2b00      	cmp	r3, #0
 8006356:	d10d      	bne.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006358:	4b1a      	ldr	r3, [pc, #104]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800635a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800635e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006362:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006366:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800636a:	4916      	ldr	r1, [pc, #88]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800636c:	4313      	orrs	r3, r2
 800636e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006372:	e003      	b.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006374:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006378:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800637c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006384:	2100      	movs	r1, #0
 8006386:	6039      	str	r1, [r7, #0]
 8006388:	f003 0308 	and.w	r3, r3, #8
 800638c:	607b      	str	r3, [r7, #4]
 800638e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006392:	460b      	mov	r3, r1
 8006394:	4313      	orrs	r3, r2
 8006396:	d00c      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006398:	4b0a      	ldr	r3, [pc, #40]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800639a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800639e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063a6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80063aa:	4906      	ldr	r1, [pc, #24]	@ (80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80063b2:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80063bc:	46bd      	mov	sp, r7
 80063be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063c2:	bf00      	nop
 80063c4:	44020c00 	.word	0x44020c00

080063c8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b08b      	sub	sp, #44	@ 0x2c
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80063d0:	4bae      	ldr	r3, [pc, #696]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063d8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80063da:	4bac      	ldr	r3, [pc, #688]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063de:	f003 0303 	and.w	r3, r3, #3
 80063e2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80063e4:	4ba9      	ldr	r3, [pc, #676]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e8:	0a1b      	lsrs	r3, r3, #8
 80063ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80063ee:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80063f0:	4ba6      	ldr	r3, [pc, #664]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f4:	091b      	lsrs	r3, r3, #4
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80063fc:	4ba3      	ldr	r3, [pc, #652]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006400:	08db      	lsrs	r3, r3, #3
 8006402:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	fb02 f303 	mul.w	r3, r2, r3
 800640c:	ee07 3a90 	vmov	s15, r3
 8006410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006414:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 8126 	beq.w	800666c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	2b03      	cmp	r3, #3
 8006424:	d053      	beq.n	80064ce <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	2b03      	cmp	r3, #3
 800642a:	d86f      	bhi.n	800650c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d003      	beq.n	800643a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	2b02      	cmp	r3, #2
 8006436:	d02b      	beq.n	8006490 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006438:	e068      	b.n	800650c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800643a:	4b94      	ldr	r3, [pc, #592]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	08db      	lsrs	r3, r3, #3
 8006440:	f003 0303 	and.w	r3, r3, #3
 8006444:	4a92      	ldr	r2, [pc, #584]	@ (8006690 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006446:	fa22 f303 	lsr.w	r3, r2, r3
 800644a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	ee07 3a90 	vmov	s15, r3
 8006452:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	ee07 3a90 	vmov	s15, r3
 800645c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	ee07 3a90 	vmov	s15, r3
 800646a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800646e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006472:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800647a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800647e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800648a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800648e:	e068      	b.n	8006562 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	ee07 3a90 	vmov	s15, r3
 8006496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800649a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006698 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800649e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064a2:	6a3b      	ldr	r3, [r7, #32]
 80064a4:	ee07 3a90 	vmov	s15, r3
 80064a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ac:	ed97 6a04 	vldr	s12, [r7, #16]
 80064b0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80064b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80064cc:	e049      	b.n	8006562 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	ee07 3a90 	vmov	s15, r3
 80064d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800669c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80064dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ea:	ed97 6a04 	vldr	s12, [r7, #16]
 80064ee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80064f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006506:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800650a:	e02a      	b.n	8006562 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800650c:	4b5f      	ldr	r3, [pc, #380]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	08db      	lsrs	r3, r3, #3
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	4a5e      	ldr	r2, [pc, #376]	@ (8006690 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006518:	fa22 f303 	lsr.w	r3, r2, r3
 800651c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	ee07 3a90 	vmov	s15, r3
 8006524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	ee07 3a90 	vmov	s15, r3
 800652e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	ee07 3a90 	vmov	s15, r3
 800653c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006540:	ed97 6a04 	vldr	s12, [r7, #16]
 8006544:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006694 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006548:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800654c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006550:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006554:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800655c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006560:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006562:	4b4a      	ldr	r3, [pc, #296]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800656a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800656e:	d121      	bne.n	80065b4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006570:	4b46      	ldr	r3, [pc, #280]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d017      	beq.n	80065ac <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800657c:	4b43      	ldr	r3, [pc, #268]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800657e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006580:	0a5b      	lsrs	r3, r3, #9
 8006582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800658e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006592:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006596:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800659a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800659e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065a2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	601a      	str	r2, [r3, #0]
 80065aa:	e006      	b.n	80065ba <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	e002      	b.n	80065ba <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065ba:	4b34      	ldr	r3, [pc, #208]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065c6:	d121      	bne.n	800660c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80065c8:	4b30      	ldr	r3, [pc, #192]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80065ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d017      	beq.n	8006604 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80065d4:	4b2d      	ldr	r3, [pc, #180]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80065d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065d8:	0c1b      	lsrs	r3, r3, #16
 80065da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065de:	ee07 3a90 	vmov	s15, r3
 80065e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80065e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80065ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80065f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065fa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	605a      	str	r2, [r3, #4]
 8006602:	e006      	b.n	8006612 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	605a      	str	r2, [r3, #4]
 800660a:	e002      	b.n	8006612 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006612:	4b1e      	ldr	r3, [pc, #120]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800661e:	d121      	bne.n	8006664 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006620:	4b1a      	ldr	r3, [pc, #104]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006624:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d017      	beq.n	800665c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800662c:	4b17      	ldr	r3, [pc, #92]	@ (800668c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800662e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006630:	0e1b      	lsrs	r3, r3, #24
 8006632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800663e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006642:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006646:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800664a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800664e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006652:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800665a:	e010      	b.n	800667e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	609a      	str	r2, [r3, #8]
}
 8006662:	e00c      	b.n	800667e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	609a      	str	r2, [r3, #8]
}
 800666a:	e008      	b.n	800667e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	609a      	str	r2, [r3, #8]
}
 800667e:	bf00      	nop
 8006680:	372c      	adds	r7, #44	@ 0x2c
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	44020c00 	.word	0x44020c00
 8006690:	03d09000 	.word	0x03d09000
 8006694:	46000000 	.word	0x46000000
 8006698:	4a742400 	.word	0x4a742400
 800669c:	4bbebc20 	.word	0x4bbebc20

080066a0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b08b      	sub	sp, #44	@ 0x2c
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80066a8:	4bae      	ldr	r3, [pc, #696]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066b0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80066b2:	4bac      	ldr	r3, [pc, #688]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80066bc:	4ba9      	ldr	r3, [pc, #676]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c0:	0a1b      	lsrs	r3, r3, #8
 80066c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066c6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80066c8:	4ba6      	ldr	r3, [pc, #664]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066cc:	091b      	lsrs	r3, r3, #4
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80066d4:	4ba3      	ldr	r3, [pc, #652]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d8:	08db      	lsrs	r3, r3, #3
 80066da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	fb02 f303 	mul.w	r3, r2, r3
 80066e4:	ee07 3a90 	vmov	s15, r3
 80066e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ec:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 8126 	beq.w	8006944 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	2b03      	cmp	r3, #3
 80066fc:	d053      	beq.n	80067a6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	2b03      	cmp	r3, #3
 8006702:	d86f      	bhi.n	80067e4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d003      	beq.n	8006712 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	2b02      	cmp	r3, #2
 800670e:	d02b      	beq.n	8006768 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006710:	e068      	b.n	80067e4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006712:	4b94      	ldr	r3, [pc, #592]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	08db      	lsrs	r3, r3, #3
 8006718:	f003 0303 	and.w	r3, r3, #3
 800671c:	4a92      	ldr	r2, [pc, #584]	@ (8006968 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800671e:	fa22 f303 	lsr.w	r3, r2, r3
 8006722:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	ee07 3a90 	vmov	s15, r3
 800672a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	ee07 3a90 	vmov	s15, r3
 8006734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800673c:	6a3b      	ldr	r3, [r7, #32]
 800673e:	ee07 3a90 	vmov	s15, r3
 8006742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006746:	ed97 6a04 	vldr	s12, [r7, #16]
 800674a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800696c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800674e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800675a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800675e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006762:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006766:	e068      	b.n	800683a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	ee07 3a90 	vmov	s15, r3
 800676e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006772:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006970 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800677a:	6a3b      	ldr	r3, [r7, #32]
 800677c:	ee07 3a90 	vmov	s15, r3
 8006780:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006784:	ed97 6a04 	vldr	s12, [r7, #16]
 8006788:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800696c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800678c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006790:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006794:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006798:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800679c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80067a4:	e049      	b.n	800683a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	ee07 3a90 	vmov	s15, r3
 80067ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006974 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80067b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	ee07 3a90 	vmov	s15, r3
 80067be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067c2:	ed97 6a04 	vldr	s12, [r7, #16]
 80067c6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800696c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80067ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80067e2:	e02a      	b.n	800683a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067e4:	4b5f      	ldr	r3, [pc, #380]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	08db      	lsrs	r3, r3, #3
 80067ea:	f003 0303 	and.w	r3, r3, #3
 80067ee:	4a5e      	ldr	r2, [pc, #376]	@ (8006968 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80067f0:	fa22 f303 	lsr.w	r3, r2, r3
 80067f4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	ee07 3a90 	vmov	s15, r3
 80067fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	ee07 3a90 	vmov	s15, r3
 8006806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800680a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006818:	ed97 6a04 	vldr	s12, [r7, #16]
 800681c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800696c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006828:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800682c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006834:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006838:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800683a:	4b4a      	ldr	r3, [pc, #296]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006842:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006846:	d121      	bne.n	800688c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006848:	4b46      	ldr	r3, [pc, #280]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d017      	beq.n	8006884 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006854:	4b43      	ldr	r3, [pc, #268]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	0a5b      	lsrs	r3, r3, #9
 800685a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800685e:	ee07 3a90 	vmov	s15, r3
 8006862:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006866:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800686a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800686e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006876:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800687a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	601a      	str	r2, [r3, #0]
 8006882:	e006      	b.n	8006892 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	601a      	str	r2, [r3, #0]
 800688a:	e002      	b.n	8006892 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006892:	4b34      	ldr	r3, [pc, #208]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800689a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800689e:	d121      	bne.n	80068e4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80068a0:	4b30      	ldr	r3, [pc, #192]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d017      	beq.n	80068dc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80068ac:	4b2d      	ldr	r3, [pc, #180]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80068ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068b0:	0c1b      	lsrs	r3, r3, #16
 80068b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068b6:	ee07 3a90 	vmov	s15, r3
 80068ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80068be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80068c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80068ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068d2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	605a      	str	r2, [r3, #4]
 80068da:	e006      	b.n	80068ea <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	605a      	str	r2, [r3, #4]
 80068e2:	e002      	b.n	80068ea <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068ea:	4b1e      	ldr	r3, [pc, #120]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068f6:	d121      	bne.n	800693c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80068f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80068fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d017      	beq.n	8006934 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006904:	4b17      	ldr	r3, [pc, #92]	@ (8006964 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006908:	0e1b      	lsrs	r3, r3, #24
 800690a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800690e:	ee07 3a90 	vmov	s15, r3
 8006912:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006916:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800691a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800691e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006922:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800692a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006932:	e010      	b.n	8006956 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	609a      	str	r2, [r3, #8]
}
 800693a:	e00c      	b.n	8006956 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	609a      	str	r2, [r3, #8]
}
 8006942:	e008      	b.n	8006956 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	609a      	str	r2, [r3, #8]
}
 8006956:	bf00      	nop
 8006958:	372c      	adds	r7, #44	@ 0x2c
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	44020c00 	.word	0x44020c00
 8006968:	03d09000 	.word	0x03d09000
 800696c:	46000000 	.word	0x46000000
 8006970:	4a742400 	.word	0x4a742400
 8006974:	4bbebc20 	.word	0x4bbebc20

08006978 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006978:	b480      	push	{r7}
 800697a:	b08b      	sub	sp, #44	@ 0x2c
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006980:	4bae      	ldr	r3, [pc, #696]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006988:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800698a:	4bac      	ldr	r3, [pc, #688]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800698c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800698e:	f003 0303 	and.w	r3, r3, #3
 8006992:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006994:	4ba9      	ldr	r3, [pc, #676]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006998:	0a1b      	lsrs	r3, r3, #8
 800699a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800699e:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80069a0:	4ba6      	ldr	r3, [pc, #664]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069a4:	091b      	lsrs	r3, r3, #4
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80069ac:	4ba3      	ldr	r3, [pc, #652]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069b0:	08db      	lsrs	r3, r3, #3
 80069b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	fb02 f303 	mul.w	r3, r2, r3
 80069bc:	ee07 3a90 	vmov	s15, r3
 80069c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069c4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f000 8126 	beq.w	8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	2b03      	cmp	r3, #3
 80069d4:	d053      	beq.n	8006a7e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	2b03      	cmp	r3, #3
 80069da:	d86f      	bhi.n	8006abc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d003      	beq.n	80069ea <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d02b      	beq.n	8006a40 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80069e8:	e068      	b.n	8006abc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069ea:	4b94      	ldr	r3, [pc, #592]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	08db      	lsrs	r3, r3, #3
 80069f0:	f003 0303 	and.w	r3, r3, #3
 80069f4:	4a92      	ldr	r2, [pc, #584]	@ (8006c40 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80069f6:	fa22 f303 	lsr.w	r3, r2, r3
 80069fa:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	ee07 3a90 	vmov	s15, r3
 8006a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	ee07 3a90 	vmov	s15, r3
 8006a0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a14:	6a3b      	ldr	r3, [r7, #32]
 8006a16:	ee07 3a90 	vmov	s15, r3
 8006a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a1e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006a22:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006c44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a3a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006a3e:	e068      	b.n	8006b12 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	ee07 3a90 	vmov	s15, r3
 8006a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a4a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006c48 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8006a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	ee07 3a90 	vmov	s15, r3
 8006a58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a5c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006a60:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006c44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006a64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a78:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006a7c:	e049      	b.n	8006b12 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	ee07 3a90 	vmov	s15, r3
 8006a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a88:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006c4c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006a8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	ee07 3a90 	vmov	s15, r3
 8006a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a9a:	ed97 6a04 	vldr	s12, [r7, #16]
 8006a9e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006c44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006aba:	e02a      	b.n	8006b12 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006abc:	4b5f      	ldr	r3, [pc, #380]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	08db      	lsrs	r3, r3, #3
 8006ac2:	f003 0303 	and.w	r3, r3, #3
 8006ac6:	4a5e      	ldr	r2, [pc, #376]	@ (8006c40 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8006ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8006acc:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	ee07 3a90 	vmov	s15, r3
 8006ad4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	ee07 3a90 	vmov	s15, r3
 8006ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ae2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	ee07 3a90 	vmov	s15, r3
 8006aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006af0:	ed97 6a04 	vldr	s12, [r7, #16]
 8006af4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006c44 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006af8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006afc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b0c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006b10:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b12:	4b4a      	ldr	r3, [pc, #296]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b1e:	d121      	bne.n	8006b64 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006b20:	4b46      	ldr	r3, [pc, #280]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d017      	beq.n	8006b5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006b2c:	4b43      	ldr	r3, [pc, #268]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b30:	0a5b      	lsrs	r3, r3, #9
 8006b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b36:	ee07 3a90 	vmov	s15, r3
 8006b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006b3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b42:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006b46:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006b4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b52:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	e006      	b.n	8006b6a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	601a      	str	r2, [r3, #0]
 8006b62:	e002      	b.n	8006b6a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b6a:	4b34      	ldr	r3, [pc, #208]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b76:	d121      	bne.n	8006bbc <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006b78:	4b30      	ldr	r3, [pc, #192]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d017      	beq.n	8006bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006b84:	4b2d      	ldr	r3, [pc, #180]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b88:	0c1b      	lsrs	r3, r3, #16
 8006b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b8e:	ee07 3a90 	vmov	s15, r3
 8006b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006b96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b9a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006b9e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006baa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	605a      	str	r2, [r3, #4]
 8006bb2:	e006      	b.n	8006bc2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	605a      	str	r2, [r3, #4]
 8006bba:	e002      	b.n	8006bc2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006bc2:	4b1e      	ldr	r3, [pc, #120]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bce:	d121      	bne.n	8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bd4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d017      	beq.n	8006c0c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006bdc:	4b17      	ldr	r3, [pc, #92]	@ (8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006be0:	0e1b      	lsrs	r3, r3, #24
 8006be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006be6:	ee07 3a90 	vmov	s15, r3
 8006bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8006bee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bf2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006bf6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c02:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006c0a:	e010      	b.n	8006c2e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	609a      	str	r2, [r3, #8]
}
 8006c12:	e00c      	b.n	8006c2e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	609a      	str	r2, [r3, #8]
}
 8006c1a:	e008      	b.n	8006c2e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	609a      	str	r2, [r3, #8]
}
 8006c2e:	bf00      	nop
 8006c30:	372c      	adds	r7, #44	@ 0x2c
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	44020c00 	.word	0x44020c00
 8006c40:	03d09000 	.word	0x03d09000
 8006c44:	46000000 	.word	0x46000000
 8006c48:	4a742400 	.word	0x4a742400
 8006c4c:	4bbebc20 	.word	0x4bbebc20

08006c50 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006c50:	b590      	push	{r4, r7, lr}
 8006c52:	b08f      	sub	sp, #60	@ 0x3c
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006c5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c5e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006c62:	4321      	orrs	r1, r4
 8006c64:	d150      	bne.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006c66:	4b26      	ldr	r3, [pc, #152]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006c68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c70:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006c72:	4b23      	ldr	r3, [pc, #140]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006c74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c78:	f003 0302 	and.w	r3, r3, #2
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d108      	bne.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c86:	d104      	bne.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006c88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c8e:	f002 bb2a 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006c92:	4b1b      	ldr	r3, [pc, #108]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006c94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ca0:	d108      	bne.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ca8:	d104      	bne.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006caa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb0:	f002 bb19 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006cb4:	4b12      	ldr	r3, [pc, #72]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cc0:	d119      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cc8:	d115      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006cca:	4b0d      	ldr	r3, [pc, #52]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006cd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd6:	d30a      	bcc.n	8006cee <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006cd8:	4b09      	ldr	r3, [pc, #36]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	0a1b      	lsrs	r3, r3, #8
 8006cde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ce2:	4a08      	ldr	r2, [pc, #32]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ce8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006cea:	f002 bafc 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006cf2:	f002 baf8 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cfa:	f002 baf4 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006cfe:	bf00      	nop
 8006d00:	44020c00 	.word	0x44020c00
 8006d04:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006d08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d0c:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006d10:	ea50 0104 	orrs.w	r1, r0, r4
 8006d14:	f001 8275 	beq.w	8008202 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8006d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d1c:	2801      	cmp	r0, #1
 8006d1e:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006d22:	f082 82dd 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d2a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006d2e:	ea50 0104 	orrs.w	r1, r0, r4
 8006d32:	f001 816c 	beq.w	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006d36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d3a:	2801      	cmp	r0, #1
 8006d3c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006d40:	f082 82ce 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d48:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006d4c:	ea50 0104 	orrs.w	r1, r0, r4
 8006d50:	f001 8602 	beq.w	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006d54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d58:	2801      	cmp	r0, #1
 8006d5a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006d5e:	f082 82bf 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d66:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006d6a:	ea50 0104 	orrs.w	r1, r0, r4
 8006d6e:	f001 854c 	beq.w	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006d72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d76:	2801      	cmp	r0, #1
 8006d78:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006d7c:	f082 82b0 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d84:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006d88:	ea50 0104 	orrs.w	r1, r0, r4
 8006d8c:	f001 849e 	beq.w	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006d90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d94:	2801      	cmp	r0, #1
 8006d96:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006d9a:	f082 82a1 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da2:	f1a1 0420 	sub.w	r4, r1, #32
 8006da6:	ea50 0104 	orrs.w	r1, r0, r4
 8006daa:	f001 83e8 	beq.w	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006dae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006db2:	2801      	cmp	r0, #1
 8006db4:	f171 0120 	sbcs.w	r1, r1, #32
 8006db8:	f082 8292 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc0:	f1a1 0410 	sub.w	r4, r1, #16
 8006dc4:	ea50 0104 	orrs.w	r1, r0, r4
 8006dc8:	f002 8256 	beq.w	8009278 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006dcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd0:	2801      	cmp	r0, #1
 8006dd2:	f171 0110 	sbcs.w	r1, r1, #16
 8006dd6:	f082 8283 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dde:	f1a1 0408 	sub.w	r4, r1, #8
 8006de2:	ea50 0104 	orrs.w	r1, r0, r4
 8006de6:	f002 81cc 	beq.w	8009182 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006dea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dee:	2801      	cmp	r0, #1
 8006df0:	f171 0108 	sbcs.w	r1, r1, #8
 8006df4:	f082 8274 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfc:	1f0c      	subs	r4, r1, #4
 8006dfe:	ea50 0104 	orrs.w	r1, r0, r4
 8006e02:	f001 8648 	beq.w	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006e06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e0a:	2801      	cmp	r0, #1
 8006e0c:	f171 0104 	sbcs.w	r1, r1, #4
 8006e10:	f082 8266 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e18:	1e8c      	subs	r4, r1, #2
 8006e1a:	ea50 0104 	orrs.w	r1, r0, r4
 8006e1e:	f002 8143 	beq.w	80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006e22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e26:	2801      	cmp	r0, #1
 8006e28:	f171 0102 	sbcs.w	r1, r1, #2
 8006e2c:	f082 8258 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e34:	1e4c      	subs	r4, r1, #1
 8006e36:	ea50 0104 	orrs.w	r1, r0, r4
 8006e3a:	f002 80ce 	beq.w	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006e3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e42:	2801      	cmp	r0, #1
 8006e44:	f171 0101 	sbcs.w	r1, r1, #1
 8006e48:	f082 824a 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e50:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006e54:	4321      	orrs	r1, r4
 8006e56:	f002 8059 	beq.w	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006e5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e5e:	4cd9      	ldr	r4, [pc, #868]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006e60:	42a0      	cmp	r0, r4
 8006e62:	f171 0100 	sbcs.w	r1, r1, #0
 8006e66:	f082 823b 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e6e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006e72:	4321      	orrs	r1, r4
 8006e74:	f001 87d9 	beq.w	8008e2a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006e78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e7c:	4cd2      	ldr	r4, [pc, #840]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006e7e:	42a0      	cmp	r0, r4
 8006e80:	f171 0100 	sbcs.w	r1, r1, #0
 8006e84:	f082 822c 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e8c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006e90:	4321      	orrs	r1, r4
 8006e92:	f001 8751 	beq.w	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e9a:	4ccc      	ldr	r4, [pc, #816]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006e9c:	42a0      	cmp	r0, r4
 8006e9e:	f171 0100 	sbcs.w	r1, r1, #0
 8006ea2:	f082 821d 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ea6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eaa:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006eae:	4321      	orrs	r1, r4
 8006eb0:	f001 869a 	beq.w	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006eb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb8:	4cc5      	ldr	r4, [pc, #788]	@ (80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006eba:	42a0      	cmp	r0, r4
 8006ebc:	f171 0100 	sbcs.w	r1, r1, #0
 8006ec0:	f082 820e 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ec4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006ecc:	4321      	orrs	r1, r4
 8006ece:	f001 8612 	beq.w	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8006ed2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed6:	4cbf      	ldr	r4, [pc, #764]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8006ed8:	42a0      	cmp	r0, r4
 8006eda:	f171 0100 	sbcs.w	r1, r1, #0
 8006ede:	f082 81ff 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ee2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee6:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006eea:	4321      	orrs	r1, r4
 8006eec:	f002 817e 	beq.w	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8006ef0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ef4:	4cb8      	ldr	r4, [pc, #736]	@ (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006ef6:	42a0      	cmp	r0, r4
 8006ef8:	f171 0100 	sbcs.w	r1, r1, #0
 8006efc:	f082 81f0 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f04:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8006f08:	4321      	orrs	r1, r4
 8006f0a:	f000 829e 	beq.w	800744a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006f0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f12:	4cb2      	ldr	r4, [pc, #712]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f14:	42a0      	cmp	r0, r4
 8006f16:	f171 0100 	sbcs.w	r1, r1, #0
 8006f1a:	f082 81e1 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f22:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006f26:	4321      	orrs	r1, r4
 8006f28:	f000 826d 	beq.w	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006f2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f30:	4cab      	ldr	r4, [pc, #684]	@ (80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f32:	42a0      	cmp	r0, r4
 8006f34:	f171 0100 	sbcs.w	r1, r1, #0
 8006f38:	f082 81d2 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f40:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006f44:	4321      	orrs	r1, r4
 8006f46:	f001 800d 	beq.w	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8006f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f4e:	4ca5      	ldr	r4, [pc, #660]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006f50:	42a0      	cmp	r0, r4
 8006f52:	f171 0100 	sbcs.w	r1, r1, #0
 8006f56:	f082 81c3 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f5e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006f62:	4321      	orrs	r1, r4
 8006f64:	f000 81d0 	beq.w	8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8006f68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f6c:	4c9e      	ldr	r4, [pc, #632]	@ (80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006f6e:	42a0      	cmp	r0, r4
 8006f70:	f171 0100 	sbcs.w	r1, r1, #0
 8006f74:	f082 81b4 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f7c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006f80:	4321      	orrs	r1, r4
 8006f82:	f000 8142 	beq.w	800720a <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8006f86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f8a:	4c98      	ldr	r4, [pc, #608]	@ (80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006f8c:	42a0      	cmp	r0, r4
 8006f8e:	f171 0100 	sbcs.w	r1, r1, #0
 8006f92:	f082 81a5 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f9a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006f9e:	4321      	orrs	r1, r4
 8006fa0:	f001 824e 	beq.w	8008440 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006fa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fa8:	4c91      	ldr	r4, [pc, #580]	@ (80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006faa:	42a0      	cmp	r0, r4
 8006fac:	f171 0100 	sbcs.w	r1, r1, #0
 8006fb0:	f082 8196 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fb8:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006fbc:	4321      	orrs	r1, r4
 8006fbe:	f001 8197 	beq.w	80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8006fc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fc6:	4c8b      	ldr	r4, [pc, #556]	@ (80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006fc8:	42a0      	cmp	r0, r4
 8006fca:	f171 0100 	sbcs.w	r1, r1, #0
 8006fce:	f082 8187 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006fd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fd6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006fda:	4321      	orrs	r1, r4
 8006fdc:	f001 8154 	beq.w	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8006fe0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fe4:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006fe8:	f171 0100 	sbcs.w	r1, r1, #0
 8006fec:	f082 8178 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ff0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ff4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006ff8:	4321      	orrs	r1, r4
 8006ffa:	f001 80b7 	beq.w	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8006ffe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007002:	f248 0401 	movw	r4, #32769	@ 0x8001
 8007006:	42a0      	cmp	r0, r4
 8007008:	f171 0100 	sbcs.w	r1, r1, #0
 800700c:	f082 8168 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007010:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007014:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8007018:	4321      	orrs	r1, r4
 800701a:	f001 8064 	beq.w	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800701e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007022:	f244 0401 	movw	r4, #16385	@ 0x4001
 8007026:	42a0      	cmp	r0, r4
 8007028:	f171 0100 	sbcs.w	r1, r1, #0
 800702c:	f082 8158 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007030:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007034:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8007038:	4321      	orrs	r1, r4
 800703a:	f001 8011 	beq.w	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800703e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007042:	f242 0401 	movw	r4, #8193	@ 0x2001
 8007046:	42a0      	cmp	r0, r4
 8007048:	f171 0100 	sbcs.w	r1, r1, #0
 800704c:	f082 8148 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007050:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007054:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8007058:	4321      	orrs	r1, r4
 800705a:	f000 871e 	beq.w	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800705e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007062:	f241 0401 	movw	r4, #4097	@ 0x1001
 8007066:	42a0      	cmp	r0, r4
 8007068:	f171 0100 	sbcs.w	r1, r1, #0
 800706c:	f082 8138 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007070:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007074:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8007078:	4321      	orrs	r1, r4
 800707a:	f000 86a8 	beq.w	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800707e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007082:	f640 0401 	movw	r4, #2049	@ 0x801
 8007086:	42a0      	cmp	r0, r4
 8007088:	f171 0100 	sbcs.w	r1, r1, #0
 800708c:	f082 8128 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007090:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007094:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8007098:	4321      	orrs	r1, r4
 800709a:	f000 8632 	beq.w	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 800709e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070a2:	f240 4401 	movw	r4, #1025	@ 0x401
 80070a6:	42a0      	cmp	r0, r4
 80070a8:	f171 0100 	sbcs.w	r1, r1, #0
 80070ac:	f082 8118 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80070b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070b4:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80070b8:	4321      	orrs	r1, r4
 80070ba:	f000 85b0 	beq.w	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80070be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070c2:	f240 2401 	movw	r4, #513	@ 0x201
 80070c6:	42a0      	cmp	r0, r4
 80070c8:	f171 0100 	sbcs.w	r1, r1, #0
 80070cc:	f082 8108 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80070d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070d4:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80070d8:	4321      	orrs	r1, r4
 80070da:	f000 8535 	beq.w	8007b48 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80070de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070e2:	f240 1401 	movw	r4, #257	@ 0x101
 80070e6:	42a0      	cmp	r0, r4
 80070e8:	f171 0100 	sbcs.w	r1, r1, #0
 80070ec:	f082 80f8 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80070f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070f4:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 80070f8:	4321      	orrs	r1, r4
 80070fa:	f000 84ba 	beq.w	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 80070fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007102:	2881      	cmp	r0, #129	@ 0x81
 8007104:	f171 0100 	sbcs.w	r1, r1, #0
 8007108:	f082 80ea 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800710c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007110:	2821      	cmp	r0, #33	@ 0x21
 8007112:	f171 0100 	sbcs.w	r1, r1, #0
 8007116:	d26f      	bcs.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007118:	e9d7 0100 	ldrd	r0, r1, [r7]
 800711c:	4301      	orrs	r1, r0
 800711e:	f002 80df 	beq.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007122:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007126:	1e42      	subs	r2, r0, #1
 8007128:	f141 33ff 	adc.w	r3, r1, #4294967295
 800712c:	2a20      	cmp	r2, #32
 800712e:	f173 0100 	sbcs.w	r1, r3, #0
 8007132:	f082 80d5 	bcs.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007136:	2a1f      	cmp	r2, #31
 8007138:	f202 80d2 	bhi.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800713c:	a101      	add	r1, pc, #4	@ (adr r1, 8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800713e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007142:	bf00      	nop
 8007144:	080074a5 	.word	0x080074a5
 8007148:	08007571 	.word	0x08007571
 800714c:	080092e1 	.word	0x080092e1
 8007150:	08007631 	.word	0x08007631
 8007154:	080092e1 	.word	0x080092e1
 8007158:	080092e1 	.word	0x080092e1
 800715c:	080092e1 	.word	0x080092e1
 8007160:	08007701 	.word	0x08007701
 8007164:	080092e1 	.word	0x080092e1
 8007168:	080092e1 	.word	0x080092e1
 800716c:	080092e1 	.word	0x080092e1
 8007170:	080092e1 	.word	0x080092e1
 8007174:	080092e1 	.word	0x080092e1
 8007178:	080092e1 	.word	0x080092e1
 800717c:	080092e1 	.word	0x080092e1
 8007180:	080077e3 	.word	0x080077e3
 8007184:	080092e1 	.word	0x080092e1
 8007188:	080092e1 	.word	0x080092e1
 800718c:	080092e1 	.word	0x080092e1
 8007190:	080092e1 	.word	0x080092e1
 8007194:	080092e1 	.word	0x080092e1
 8007198:	080092e1 	.word	0x080092e1
 800719c:	080092e1 	.word	0x080092e1
 80071a0:	080092e1 	.word	0x080092e1
 80071a4:	080092e1 	.word	0x080092e1
 80071a8:	080092e1 	.word	0x080092e1
 80071ac:	080092e1 	.word	0x080092e1
 80071b0:	080092e1 	.word	0x080092e1
 80071b4:	080092e1 	.word	0x080092e1
 80071b8:	080092e1 	.word	0x080092e1
 80071bc:	080092e1 	.word	0x080092e1
 80071c0:	080078b9 	.word	0x080078b9
 80071c4:	80000001 	.word	0x80000001
 80071c8:	40000001 	.word	0x40000001
 80071cc:	20000001 	.word	0x20000001
 80071d0:	10000001 	.word	0x10000001
 80071d4:	08000001 	.word	0x08000001
 80071d8:	04000001 	.word	0x04000001
 80071dc:	00800001 	.word	0x00800001
 80071e0:	00400001 	.word	0x00400001
 80071e4:	00200001 	.word	0x00200001
 80071e8:	00100001 	.word	0x00100001
 80071ec:	00080001 	.word	0x00080001
 80071f0:	00040001 	.word	0x00040001
 80071f4:	00020001 	.word	0x00020001
 80071f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071fc:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007200:	430b      	orrs	r3, r1
 8007202:	f000 83c4 	beq.w	800798e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007206:	f002 b86b 	b.w	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800720a:	4ba1      	ldr	r3, [pc, #644]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800720c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007210:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007214:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800721c:	d036      	beq.n	800728c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800721e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007220:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007224:	d86b      	bhi.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007228:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800722c:	d02b      	beq.n	8007286 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007234:	d863      	bhi.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007238:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800723c:	d01b      	beq.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800723e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007240:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007244:	d85b      	bhi.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007248:	2b00      	cmp	r3, #0
 800724a:	d004      	beq.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800724c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007252:	d008      	beq.n	8007266 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007254:	e053      	b.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007256:	f107 0320 	add.w	r3, r7, #32
 800725a:	4618      	mov	r0, r3
 800725c:	f7ff f8b4 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007262:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007264:	e04e      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007266:	f107 0314 	add.w	r3, r7, #20
 800726a:	4618      	mov	r0, r3
 800726c:	f7ff fa18 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007274:	e046      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007276:	f107 0308 	add.w	r3, r7, #8
 800727a:	4618      	mov	r0, r3
 800727c:	f7ff fb7c 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007284:	e03e      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007286:	4b83      	ldr	r3, [pc, #524]	@ (8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007288:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800728a:	e03b      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800728c:	4b80      	ldr	r3, [pc, #512]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800728e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007292:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007296:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007298:	4b7d      	ldr	r3, [pc, #500]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0302 	and.w	r3, r3, #2
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d10c      	bne.n	80072be <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80072a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d109      	bne.n	80072be <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072aa:	4b79      	ldr	r3, [pc, #484]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	08db      	lsrs	r3, r3, #3
 80072b0:	f003 0303 	and.w	r3, r3, #3
 80072b4:	4a78      	ldr	r2, [pc, #480]	@ (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80072b6:	fa22 f303 	lsr.w	r3, r2, r3
 80072ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80072bc:	e01e      	b.n	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80072be:	4b74      	ldr	r3, [pc, #464]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072ca:	d106      	bne.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80072cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d2:	d102      	bne.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80072d4:	4b71      	ldr	r3, [pc, #452]	@ (800749c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80072d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80072d8:	e010      	b.n	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072da:	4b6d      	ldr	r3, [pc, #436]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072e6:	d106      	bne.n	80072f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 80072e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072ee:	d102      	bne.n	80072f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80072f0:	4b6b      	ldr	r3, [pc, #428]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80072f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f4:	e002      	b.n	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80072fa:	e003      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 80072fc:	e002      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 80072fe:	2300      	movs	r3, #0
 8007300:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007302:	bf00      	nop
          }
        }
        break;
 8007304:	f001 bfef 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007308:	4b61      	ldr	r3, [pc, #388]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800730a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800730e:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007312:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800731a:	d036      	beq.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007322:	d86b      	bhi.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800732a:	d02b      	beq.n	8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007332:	d863      	bhi.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007336:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800733a:	d01b      	beq.n	8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800733c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007342:	d85b      	bhi.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007346:	2b00      	cmp	r3, #0
 8007348:	d004      	beq.n	8007354 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800734a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007350:	d008      	beq.n	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007352:	e053      	b.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007354:	f107 0320 	add.w	r3, r7, #32
 8007358:	4618      	mov	r0, r3
 800735a:	f7ff f835 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800735e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007360:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007362:	e04e      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007364:	f107 0314 	add.w	r3, r7, #20
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff f999 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007372:	e046      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007374:	f107 0308 	add.w	r3, r7, #8
 8007378:	4618      	mov	r0, r3
 800737a:	f7ff fafd 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007382:	e03e      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007384:	4b43      	ldr	r3, [pc, #268]	@ (8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007386:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007388:	e03b      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800738a:	4b41      	ldr	r3, [pc, #260]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800738c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007390:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007394:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007396:	4b3e      	ldr	r3, [pc, #248]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0302 	and.w	r3, r3, #2
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d10c      	bne.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80073a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d109      	bne.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80073a8:	4b39      	ldr	r3, [pc, #228]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	08db      	lsrs	r3, r3, #3
 80073ae:	f003 0303 	and.w	r3, r3, #3
 80073b2:	4a39      	ldr	r2, [pc, #228]	@ (8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80073b4:	fa22 f303 	lsr.w	r3, r2, r3
 80073b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ba:	e01e      	b.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073bc:	4b34      	ldr	r3, [pc, #208]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073c8:	d106      	bne.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80073ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073d0:	d102      	bne.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80073d2:	4b32      	ldr	r3, [pc, #200]	@ (800749c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80073d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d6:	e010      	b.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073d8:	4b2d      	ldr	r3, [pc, #180]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073e4:	d106      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80073e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073ec:	d102      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80073ee:	4b2c      	ldr	r3, [pc, #176]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80073f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f2:	e002      	b.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80073f8:	e003      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80073fa:	e002      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80073fc:	2300      	movs	r3, #0
 80073fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007400:	bf00      	nop
          }
        }
        break;
 8007402:	f001 bf70 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007406:	4b22      	ldr	r3, [pc, #136]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007408:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800740c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007410:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	2b00      	cmp	r3, #0
 8007416:	d108      	bne.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007418:	f107 0320 	add.w	r3, r7, #32
 800741c:	4618      	mov	r0, r3
 800741e:	f7fe ffd3 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007424:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007426:	f001 bf5e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	2b40      	cmp	r3, #64	@ 0x40
 800742e:	d108      	bne.n	8007442 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007430:	f107 0314 	add.w	r3, r7, #20
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff f933 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800743e:	f001 bf52 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007442:	2300      	movs	r3, #0
 8007444:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007446:	f001 bf4e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800744a:	4b11      	ldr	r3, [pc, #68]	@ (8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800744c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007454:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007458:	2b00      	cmp	r3, #0
 800745a:	d108      	bne.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800745c:	f107 0320 	add.w	r3, r7, #32
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe ffb1 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007468:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800746a:	f001 bf3c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800746e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007470:	2b80      	cmp	r3, #128	@ 0x80
 8007472:	d108      	bne.n	8007486 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007474:	f107 0314 	add.w	r3, r7, #20
 8007478:	4618      	mov	r0, r3
 800747a:	f7ff f911 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007482:	f001 bf30 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007486:	2300      	movs	r3, #0
 8007488:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800748a:	f001 bf2c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800748e:	bf00      	nop
 8007490:	44020c00 	.word	0x44020c00
 8007494:	00bb8000 	.word	0x00bb8000
 8007498:	03d09000 	.word	0x03d09000
 800749c:	003d0900 	.word	0x003d0900
 80074a0:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80074a4:	4b9d      	ldr	r3, [pc, #628]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80074aa:	f003 0307 	and.w	r3, r3, #7
 80074ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80074b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d104      	bne.n	80074c0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80074b6:	f7fc ffd1 	bl	800445c <HAL_RCC_GetPCLK2Freq>
 80074ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80074bc:	f001 bf13 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80074c0:	4b96      	ldr	r3, [pc, #600]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074cc:	d10a      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80074ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d107      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074d4:	f107 0314 	add.w	r3, r7, #20
 80074d8:	4618      	mov	r0, r3
 80074da:	f7ff f8e1 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e2:	e043      	b.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80074e4:	4b8d      	ldr	r3, [pc, #564]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074f0:	d10a      	bne.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d107      	bne.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074f8:	f107 0308 	add.w	r3, r7, #8
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7ff fa3b 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	637b      	str	r3, [r7, #52]	@ 0x34
 8007506:	e031      	b.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007508:	4b84      	ldr	r3, [pc, #528]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b02      	cmp	r3, #2
 8007512:	d10c      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007516:	2b03      	cmp	r3, #3
 8007518:	d109      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800751a:	4b80      	ldr	r3, [pc, #512]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	08db      	lsrs	r3, r3, #3
 8007520:	f003 0303 	and.w	r3, r3, #3
 8007524:	4a7e      	ldr	r2, [pc, #504]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007526:	fa22 f303 	lsr.w	r3, r2, r3
 800752a:	637b      	str	r3, [r7, #52]	@ 0x34
 800752c:	e01e      	b.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800752e:	4b7b      	ldr	r3, [pc, #492]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007536:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800753a:	d105      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800753c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753e:	2b04      	cmp	r3, #4
 8007540:	d102      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007542:	4b78      	ldr	r3, [pc, #480]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007544:	637b      	str	r3, [r7, #52]	@ 0x34
 8007546:	e011      	b.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007548:	4b74      	ldr	r3, [pc, #464]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800754a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800754e:	f003 0302 	and.w	r3, r3, #2
 8007552:	2b02      	cmp	r3, #2
 8007554:	d106      	bne.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	2b05      	cmp	r3, #5
 800755a:	d103      	bne.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800755c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007560:	637b      	str	r3, [r7, #52]	@ 0x34
 8007562:	e003      	b.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007564:	2300      	movs	r3, #0
 8007566:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007568:	f001 bebd 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800756c:	f001 bebb 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007570:	4b6a      	ldr	r3, [pc, #424]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007572:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007576:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800757a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800757c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757e:	2b00      	cmp	r3, #0
 8007580:	d104      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007582:	f7fc ff55 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007586:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007588:	f001 bead 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800758c:	4b63      	ldr	r3, [pc, #396]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007594:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007598:	d10a      	bne.n	80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800759a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759c:	2b08      	cmp	r3, #8
 800759e:	d107      	bne.n	80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075a0:	f107 0314 	add.w	r3, r7, #20
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7ff f87b 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ae:	e03d      	b.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80075b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b2:	2b10      	cmp	r3, #16
 80075b4:	d108      	bne.n	80075c8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075b6:	f107 0308 	add.w	r3, r7, #8
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7ff f9dc 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075c4:	f001 be8f 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80075c8:	4b54      	ldr	r3, [pc, #336]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0302 	and.w	r3, r3, #2
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d10c      	bne.n	80075ee <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80075d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d6:	2b18      	cmp	r3, #24
 80075d8:	d109      	bne.n	80075ee <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075da:	4b50      	ldr	r3, [pc, #320]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	08db      	lsrs	r3, r3, #3
 80075e0:	f003 0303 	and.w	r3, r3, #3
 80075e4:	4a4e      	ldr	r2, [pc, #312]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80075e6:	fa22 f303 	lsr.w	r3, r2, r3
 80075ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ec:	e01e      	b.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80075ee:	4b4b      	ldr	r3, [pc, #300]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075fa:	d105      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80075fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fe:	2b20      	cmp	r3, #32
 8007600:	d102      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007602:	4b48      	ldr	r3, [pc, #288]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007604:	637b      	str	r3, [r7, #52]	@ 0x34
 8007606:	e011      	b.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007608:	4b44      	ldr	r3, [pc, #272]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800760a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b02      	cmp	r3, #2
 8007614:	d106      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007618:	2b28      	cmp	r3, #40	@ 0x28
 800761a:	d103      	bne.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 800761c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007620:	637b      	str	r3, [r7, #52]	@ 0x34
 8007622:	e003      	b.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007624:	2300      	movs	r3, #0
 8007626:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007628:	f001 be5d 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800762c:	f001 be5b 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007630:	4b3a      	ldr	r3, [pc, #232]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007632:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007636:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800763a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800763c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763e:	2b00      	cmp	r3, #0
 8007640:	d104      	bne.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007642:	f7fc fef5 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007646:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007648:	f001 be4d 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800764c:	4b33      	ldr	r3, [pc, #204]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007654:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007658:	d10a      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800765a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765c:	2b40      	cmp	r3, #64	@ 0x40
 800765e:	d107      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007660:	f107 0314 	add.w	r3, r7, #20
 8007664:	4618      	mov	r0, r3
 8007666:	f7ff f81b 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800766a:	69bb      	ldr	r3, [r7, #24]
 800766c:	637b      	str	r3, [r7, #52]	@ 0x34
 800766e:	e045      	b.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007670:	4b2a      	ldr	r3, [pc, #168]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007678:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800767c:	d10a      	bne.n	8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800767e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007680:	2b80      	cmp	r3, #128	@ 0x80
 8007682:	d107      	bne.n	8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007684:	f107 0308 	add.w	r3, r7, #8
 8007688:	4618      	mov	r0, r3
 800768a:	f7ff f975 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	637b      	str	r3, [r7, #52]	@ 0x34
 8007692:	e033      	b.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007694:	4b21      	ldr	r3, [pc, #132]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0302 	and.w	r3, r3, #2
 800769c:	2b02      	cmp	r3, #2
 800769e:	d10c      	bne.n	80076ba <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80076a4:	d109      	bne.n	80076ba <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80076a6:	4b1d      	ldr	r3, [pc, #116]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	08db      	lsrs	r3, r3, #3
 80076ac:	f003 0303 	and.w	r3, r3, #3
 80076b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80076b2:	fa22 f303 	lsr.w	r3, r2, r3
 80076b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80076b8:	e020      	b.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80076ba:	4b18      	ldr	r3, [pc, #96]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076c6:	d106      	bne.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80076c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076ce:	d102      	bne.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80076d0:	4b14      	ldr	r3, [pc, #80]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80076d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d4:	e012      	b.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80076d6:	4b11      	ldr	r3, [pc, #68]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80076d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076dc:	f003 0302 	and.w	r3, r3, #2
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	d107      	bne.n	80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80076e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80076ea:	d103      	bne.n	80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80076ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076f2:	e003      	b.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80076f4:	2300      	movs	r3, #0
 80076f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076f8:	f001 bdf5 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80076fc:	f001 bdf3 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007700:	4b06      	ldr	r3, [pc, #24]	@ (800771c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007702:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007706:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800770a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800770c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10a      	bne.n	8007728 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007712:	f7fc fe8d 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007716:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007718:	f001 bde5 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800771c:	44020c00 	.word	0x44020c00
 8007720:	03d09000 	.word	0x03d09000
 8007724:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007728:	4ba0      	ldr	r3, [pc, #640]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007730:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007734:	d10b      	bne.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800773c:	d107      	bne.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800773e:	f107 0314 	add.w	r3, r7, #20
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe ffac 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	637b      	str	r3, [r7, #52]	@ 0x34
 800774c:	e047      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800774e:	4b97      	ldr	r3, [pc, #604]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800775a:	d10b      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800775c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007762:	d107      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007764:	f107 0308 	add.w	r3, r7, #8
 8007768:	4618      	mov	r0, r3
 800776a:	f7ff f905 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	637b      	str	r3, [r7, #52]	@ 0x34
 8007772:	e034      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007774:	4b8d      	ldr	r3, [pc, #564]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b02      	cmp	r3, #2
 800777e:	d10d      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007782:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007786:	d109      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007788:	4b88      	ldr	r3, [pc, #544]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	08db      	lsrs	r3, r3, #3
 800778e:	f003 0303 	and.w	r3, r3, #3
 8007792:	4a87      	ldr	r2, [pc, #540]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007794:	fa22 f303 	lsr.w	r3, r2, r3
 8007798:	637b      	str	r3, [r7, #52]	@ 0x34
 800779a:	e020      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800779c:	4b83      	ldr	r3, [pc, #524]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077a8:	d106      	bne.n	80077b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b0:	d102      	bne.n	80077b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80077b2:	4b80      	ldr	r3, [pc, #512]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80077b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b6:	e012      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80077b8:	4b7c      	ldr	r3, [pc, #496]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d107      	bne.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80077cc:	d103      	bne.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80077ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d4:	e003      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80077d6:	2300      	movs	r3, #0
 80077d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077da:	f001 bd84 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80077de:	f001 bd82 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80077e2:	4b72      	ldr	r3, [pc, #456]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80077e8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80077ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d104      	bne.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80077f4:	f7fc fe1c 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 80077f8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80077fa:	f001 bd74 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80077fe:	4b6b      	ldr	r3, [pc, #428]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007806:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800780a:	d10b      	bne.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800780c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007812:	d107      	bne.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007814:	f107 0314 	add.w	r3, r7, #20
 8007818:	4618      	mov	r0, r3
 800781a:	f7fe ff41 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	637b      	str	r3, [r7, #52]	@ 0x34
 8007822:	e047      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007824:	4b61      	ldr	r3, [pc, #388]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800782c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007830:	d10b      	bne.n	800784a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007838:	d107      	bne.n	800784a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800783a:	f107 0308 	add.w	r3, r7, #8
 800783e:	4618      	mov	r0, r3
 8007840:	f7ff f89a 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	637b      	str	r3, [r7, #52]	@ 0x34
 8007848:	e034      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800784a:	4b58      	ldr	r3, [pc, #352]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b02      	cmp	r3, #2
 8007854:	d10d      	bne.n	8007872 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007858:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800785c:	d109      	bne.n	8007872 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800785e:	4b53      	ldr	r3, [pc, #332]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	08db      	lsrs	r3, r3, #3
 8007864:	f003 0303 	and.w	r3, r3, #3
 8007868:	4a51      	ldr	r2, [pc, #324]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800786a:	fa22 f303 	lsr.w	r3, r2, r3
 800786e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007870:	e020      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007872:	4b4e      	ldr	r3, [pc, #312]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800787a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800787e:	d106      	bne.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007882:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007886:	d102      	bne.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007888:	4b4a      	ldr	r3, [pc, #296]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800788a:	637b      	str	r3, [r7, #52]	@ 0x34
 800788c:	e012      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800788e:	4b47      	ldr	r3, [pc, #284]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007890:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007894:	f003 0302 	and.w	r3, r3, #2
 8007898:	2b02      	cmp	r3, #2
 800789a:	d107      	bne.n	80078ac <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800789c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80078a2:	d103      	bne.n	80078ac <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80078a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078aa:	e003      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80078ac:	2300      	movs	r3, #0
 80078ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078b0:	f001 bd19 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80078b4:	f001 bd17 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80078b8:	4b3c      	ldr	r3, [pc, #240]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80078be:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80078c2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80078c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d104      	bne.n	80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80078ca:	f7fc fdb1 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 80078ce:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80078d0:	f001 bd09 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80078d4:	4b35      	ldr	r3, [pc, #212]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078e0:	d10b      	bne.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80078e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078e8:	d107      	bne.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078ea:	f107 0314 	add.w	r3, r7, #20
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7fe fed6 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078f8:	e047      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80078fa:	4b2c      	ldr	r3, [pc, #176]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007902:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007906:	d10b      	bne.n	8007920 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8007908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800790e:	d107      	bne.n	8007920 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007910:	f107 0308 	add.w	r3, r7, #8
 8007914:	4618      	mov	r0, r3
 8007916:	f7ff f82f 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	637b      	str	r3, [r7, #52]	@ 0x34
 800791e:	e034      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007920:	4b22      	ldr	r3, [pc, #136]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0302 	and.w	r3, r3, #2
 8007928:	2b02      	cmp	r3, #2
 800792a:	d10d      	bne.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800792c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007932:	d109      	bne.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007934:	4b1d      	ldr	r3, [pc, #116]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	08db      	lsrs	r3, r3, #3
 800793a:	f003 0303 	and.w	r3, r3, #3
 800793e:	4a1c      	ldr	r2, [pc, #112]	@ (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007940:	fa22 f303 	lsr.w	r3, r2, r3
 8007944:	637b      	str	r3, [r7, #52]	@ 0x34
 8007946:	e020      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007948:	4b18      	ldr	r3, [pc, #96]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007954:	d106      	bne.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007958:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800795c:	d102      	bne.n	8007964 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800795e:	4b15      	ldr	r3, [pc, #84]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007960:	637b      	str	r3, [r7, #52]	@ 0x34
 8007962:	e012      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007964:	4b11      	ldr	r3, [pc, #68]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800796a:	f003 0302 	and.w	r3, r3, #2
 800796e:	2b02      	cmp	r3, #2
 8007970:	d107      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007974:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007978:	d103      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800797a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800797e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007980:	e003      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007986:	f001 bcae 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800798a:	f001 bcac 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800798e:	4b07      	ldr	r3, [pc, #28]	@ (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007990:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007994:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007998:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800799a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10b      	bne.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80079a0:	f7fc fd46 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 80079a4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80079a6:	f001 bc9e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80079aa:	bf00      	nop
 80079ac:	44020c00 	.word	0x44020c00
 80079b0:	03d09000 	.word	0x03d09000
 80079b4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80079b8:	4ba0      	ldr	r3, [pc, #640]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079c4:	d10b      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80079c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80079cc:	d107      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079ce:	f107 0314 	add.w	r3, r7, #20
 80079d2:	4618      	mov	r0, r3
 80079d4:	f7fe fe64 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	637b      	str	r3, [r7, #52]	@ 0x34
 80079dc:	e047      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80079de:	4b97      	ldr	r3, [pc, #604]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079ea:	d10b      	bne.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80079ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80079f2:	d107      	bne.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079f4:	f107 0308 	add.w	r3, r7, #8
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7fe ffbd 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a02:	e034      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8007a04:	4b8d      	ldr	r3, [pc, #564]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0302 	and.w	r3, r3, #2
 8007a0c:	2b02      	cmp	r3, #2
 8007a0e:	d10d      	bne.n	8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a12:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007a16:	d109      	bne.n	8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a18:	4b88      	ldr	r3, [pc, #544]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	08db      	lsrs	r3, r3, #3
 8007a1e:	f003 0303 	and.w	r3, r3, #3
 8007a22:	4a87      	ldr	r2, [pc, #540]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007a24:	fa22 f303 	lsr.w	r3, r2, r3
 8007a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a2a:	e020      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007a2c:	4b83      	ldr	r3, [pc, #524]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a38:	d106      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a40:	d102      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007a42:	4b80      	ldr	r3, [pc, #512]	@ (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a46:	e012      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007a48:	4b7c      	ldr	r3, [pc, #496]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	d107      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007a5c:	d103      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8007a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a64:	e003      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a6a:	f001 bc3c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a6e:	f001 bc3a 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007a72:	4b72      	ldr	r3, [pc, #456]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a78:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007a7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8007a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d104      	bne.n	8007a8e <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a84:	f7fc fcd4 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007a88:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a8a:	f001 bc2c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8007a8e:	4b6b      	ldr	r3, [pc, #428]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a9a:	d10b      	bne.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007aa2:	d107      	bne.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007aa4:	f107 0314 	add.w	r3, r7, #20
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7fe fdf9 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ab2:	e047      	b.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007ab4:	4b61      	ldr	r3, [pc, #388]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007abc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ac0:	d10b      	bne.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ac8:	d107      	bne.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007aca:	f107 0308 	add.w	r3, r7, #8
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f7fe ff52 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad8:	e034      	b.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8007ada:	4b58      	ldr	r3, [pc, #352]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d10d      	bne.n	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007aec:	d109      	bne.n	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007aee:	4b53      	ldr	r3, [pc, #332]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	08db      	lsrs	r3, r3, #3
 8007af4:	f003 0303 	and.w	r3, r3, #3
 8007af8:	4a51      	ldr	r2, [pc, #324]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007afa:	fa22 f303 	lsr.w	r3, r2, r3
 8007afe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b00:	e020      	b.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8007b02:	4b4e      	ldr	r3, [pc, #312]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b0e:	d106      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b16:	d102      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8007b18:	4b4a      	ldr	r3, [pc, #296]	@ (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b1c:	e012      	b.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007b1e:	4b47      	ldr	r3, [pc, #284]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d107      	bne.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007b32:	d103      	bne.n	8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007b34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b3a:	e003      	b.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b40:	f001 bbd1 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b44:	f001 bbcf 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8007b48:	4b3c      	ldr	r3, [pc, #240]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b4e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007b52:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d104      	bne.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b5a:	f7fc fc69 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007b5e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b60:	f001 bbc1 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007b64:	4b35      	ldr	r3, [pc, #212]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b70:	d10b      	bne.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b78:	d107      	bne.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b7a:	f107 0314 	add.w	r3, r7, #20
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7fe fd8e 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b88:	e047      	b.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8007b8a:	4b2c      	ldr	r3, [pc, #176]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b96:	d10b      	bne.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b9e:	d107      	bne.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ba0:	f107 0308 	add.w	r3, r7, #8
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7fe fee7 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bae:	e034      	b.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007bb0:	4b22      	ldr	r3, [pc, #136]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f003 0302 	and.w	r3, r3, #2
 8007bb8:	2b02      	cmp	r3, #2
 8007bba:	d10d      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007bc2:	d109      	bne.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	08db      	lsrs	r3, r3, #3
 8007bca:	f003 0303 	and.w	r3, r3, #3
 8007bce:	4a1c      	ldr	r2, [pc, #112]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd6:	e020      	b.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8007bd8:	4b18      	ldr	r3, [pc, #96]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be4:	d106      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8007be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bec:	d102      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8007bee:	4b15      	ldr	r3, [pc, #84]	@ (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf2:	e012      	b.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8007bf4:	4b11      	ldr	r3, [pc, #68]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bfa:	f003 0302 	and.w	r3, r3, #2
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d107      	bne.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8007c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c04:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007c08:	d103      	bne.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8007c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c10:	e003      	b.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007c12:	2300      	movs	r3, #0
 8007c14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c16:	f001 bb66 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c1a:	f001 bb64 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007c1e:	4b07      	ldr	r3, [pc, #28]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007c20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007c24:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007c28:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10b      	bne.n	8007c48 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c30:	f7fc fbfe 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007c34:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c36:	f001 bb56 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c3a:	bf00      	nop
 8007c3c:	44020c00 	.word	0x44020c00
 8007c40:	03d09000 	.word	0x03d09000
 8007c44:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007c48:	4ba1      	ldr	r3, [pc, #644]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c54:	d10b      	bne.n	8007c6e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c5c:	d107      	bne.n	8007c6e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c5e:	f107 0314 	add.w	r3, r7, #20
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fe fd1c 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c6c:	e047      	b.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007c6e:	4b98      	ldr	r3, [pc, #608]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c7a:	d10b      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c82:	d107      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c84:	f107 0308 	add.w	r3, r7, #8
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7fe fe75 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c92:	e034      	b.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007c94:	4b8e      	ldr	r3, [pc, #568]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0302 	and.w	r3, r3, #2
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d10d      	bne.n	8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007ca6:	d109      	bne.n	8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ca8:	4b89      	ldr	r3, [pc, #548]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	08db      	lsrs	r3, r3, #3
 8007cae:	f003 0303 	and.w	r3, r3, #3
 8007cb2:	4a88      	ldr	r2, [pc, #544]	@ (8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8007cb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cba:	e020      	b.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8007cbc:	4b84      	ldr	r3, [pc, #528]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cc8:	d106      	bne.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8007cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ccc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cd0:	d102      	bne.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8007cd2:	4b81      	ldr	r3, [pc, #516]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007cd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cd6:	e012      	b.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8007cd8:	4b7d      	ldr	r3, [pc, #500]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cde:	f003 0302 	and.w	r3, r3, #2
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d107      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce8:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007cec:	d103      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8007cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cf4:	e003      	b.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cfa:	f001 baf4 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cfe:	f001 baf2 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8007d02:	4b73      	ldr	r3, [pc, #460]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007d08:	f003 0307 	and.w	r3, r3, #7
 8007d0c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d104      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d14:	f7fc fb8c 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007d18:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d1a:	f001 bae4 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007d1e:	4b6c      	ldr	r3, [pc, #432]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d2a:	d10a      	bne.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d107      	bne.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d32:	f107 0314 	add.w	r3, r7, #20
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7fe fcb2 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d40:	e043      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007d42:	4b63      	ldr	r3, [pc, #396]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d4e:	d10a      	bne.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d107      	bne.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d56:	f107 0308 	add.w	r3, r7, #8
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7fe fe0c 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d64:	e031      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007d66:	4b5a      	ldr	r3, [pc, #360]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0302 	and.w	r3, r3, #2
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d10c      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	d109      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d78:	4b55      	ldr	r3, [pc, #340]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	08db      	lsrs	r3, r3, #3
 8007d7e:	f003 0303 	and.w	r3, r3, #3
 8007d82:	4a54      	ldr	r2, [pc, #336]	@ (8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007d84:	fa22 f303 	lsr.w	r3, r2, r3
 8007d88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d8a:	e01e      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007d8c:	4b50      	ldr	r3, [pc, #320]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d98:	d105      	bne.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d102      	bne.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007da0:	4b4d      	ldr	r3, [pc, #308]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007da4:	e011      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007da6:	4b4a      	ldr	r3, [pc, #296]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dac:	f003 0302 	and.w	r3, r3, #2
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	d106      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db6:	2b05      	cmp	r3, #5
 8007db8:	d103      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc0:	e003      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dc6:	f001 ba8e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dca:	f001 ba8c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007dce:	4b40      	ldr	r3, [pc, #256]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007dd0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007dd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007dd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d104      	bne.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007de0:	f7fc fb26 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8007de4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007de6:	f001 ba7e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007dea:	4b39      	ldr	r3, [pc, #228]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007df6:	d10a      	bne.n	8007e0e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfa:	2b10      	cmp	r3, #16
 8007dfc:	d107      	bne.n	8007e0e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dfe:	f107 0314 	add.w	r3, r7, #20
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7fe fc4c 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e0c:	e043      	b.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007e0e:	4b30      	ldr	r3, [pc, #192]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e1a:	d10a      	bne.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1e:	2b20      	cmp	r3, #32
 8007e20:	d107      	bne.n	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e22:	f107 0308 	add.w	r3, r7, #8
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fe fda6 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e30:	e031      	b.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007e32:	4b27      	ldr	r3, [pc, #156]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0302 	and.w	r3, r3, #2
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	d10c      	bne.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	2b30      	cmp	r3, #48	@ 0x30
 8007e42:	d109      	bne.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e44:	4b22      	ldr	r3, [pc, #136]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	08db      	lsrs	r3, r3, #3
 8007e4a:	f003 0303 	and.w	r3, r3, #3
 8007e4e:	4a21      	ldr	r2, [pc, #132]	@ (8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007e50:	fa22 f303 	lsr.w	r3, r2, r3
 8007e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e56:	e01e      	b.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007e58:	4b1d      	ldr	r3, [pc, #116]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e64:	d105      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	2b40      	cmp	r3, #64	@ 0x40
 8007e6a:	d102      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e70:	e011      	b.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007e72:	4b17      	ldr	r3, [pc, #92]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d106      	bne.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e82:	2b50      	cmp	r3, #80	@ 0x50
 8007e84:	d103      	bne.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e8c:	e003      	b.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e92:	f001 ba28 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e96:	f001 ba26 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ea0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007ea4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d104      	bne.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007eac:	f7fc faec 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 8007eb0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007eb2:	f001 ba18 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ebc:	d10e      	bne.n	8007edc <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ebe:	f107 0314 	add.w	r3, r7, #20
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7fe fbec 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007ec8:	69bb      	ldr	r3, [r7, #24]
 8007eca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ecc:	f001 ba0b 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ed0:	44020c00 	.word	0x44020c00
 8007ed4:	03d09000 	.word	0x03d09000
 8007ed8:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ee2:	d108      	bne.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ee4:	f107 0308 	add.w	r3, r7, #8
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7fe fd45 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ef2:	f001 b9f8 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007ef6:	4ba4      	ldr	r3, [pc, #656]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f003 0302 	and.w	r3, r3, #2
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	d10d      	bne.n	8007f1e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8007f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007f08:	d109      	bne.n	8007f1e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f0a:	4b9f      	ldr	r3, [pc, #636]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	08db      	lsrs	r3, r3, #3
 8007f10:	f003 0303 	and.w	r3, r3, #3
 8007f14:	4a9d      	ldr	r2, [pc, #628]	@ (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007f16:	fa22 f303 	lsr.w	r3, r2, r3
 8007f1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f1c:	e020      	b.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007f1e:	4b9a      	ldr	r3, [pc, #616]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f2a:	d106      	bne.n	8007f3a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f32:	d102      	bne.n	8007f3a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007f34:	4b96      	ldr	r3, [pc, #600]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007f36:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f38:	e012      	b.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007f3a:	4b93      	ldr	r3, [pc, #588]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f40:	f003 0302 	and.w	r3, r3, #2
 8007f44:	2b02      	cmp	r3, #2
 8007f46:	d107      	bne.n	8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8007f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007f4e:	d103      	bne.n	8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007f50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f56:	e003      	b.n	8007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f5c:	f001 b9c3 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f60:	f001 b9c1 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007f64:	4b88      	ldr	r3, [pc, #544]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f6a:	f003 0307 	and.w	r3, r3, #7
 8007f6e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d104      	bne.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007f76:	f7fc fa3f 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 8007f7a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007f7c:	f001 b9b3 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d104      	bne.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8007f86:	f7fc f90b 	bl	80041a0 <HAL_RCC_GetSysClockFreq>
 8007f8a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007f8c:	f001 b9ab 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f92:	2b02      	cmp	r3, #2
 8007f94:	d108      	bne.n	8007fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f96:	f107 0314 	add.w	r3, r7, #20
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7fe fb80 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fa4:	f001 b99f 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007fa8:	4b77      	ldr	r3, [pc, #476]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fb4:	d105      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8007fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb8:	2b03      	cmp	r3, #3
 8007fba:	d102      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8007fbc:	4b75      	ldr	r3, [pc, #468]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8007fbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fc0:	e023      	b.n	800800a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007fc2:	4b71      	ldr	r3, [pc, #452]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 0302 	and.w	r3, r3, #2
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d10c      	bne.n	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8007fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd0:	2b04      	cmp	r3, #4
 8007fd2:	d109      	bne.n	8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fd4:	4b6c      	ldr	r3, [pc, #432]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	08db      	lsrs	r3, r3, #3
 8007fda:	f003 0303 	and.w	r3, r3, #3
 8007fde:	4a6b      	ldr	r2, [pc, #428]	@ (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8007fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fe6:	e010      	b.n	800800a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007fe8:	4b67      	ldr	r3, [pc, #412]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ff4:	d105      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff8:	2b05      	cmp	r3, #5
 8007ffa:	d102      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8007ffc:	4b64      	ldr	r3, [pc, #400]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008000:	e003      	b.n	800800a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8008002:	2300      	movs	r3, #0
 8008004:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008006:	f001 b96e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800800a:	f001 b96c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800800e:	4b5e      	ldr	r3, [pc, #376]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008010:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008014:	f003 0308 	and.w	r3, r3, #8
 8008018:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800801a:	4b5b      	ldr	r3, [pc, #364]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800801c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008020:	f003 0302 	and.w	r3, r3, #2
 8008024:	2b02      	cmp	r3, #2
 8008026:	d106      	bne.n	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8008028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802a:	2b00      	cmp	r3, #0
 800802c:	d103      	bne.n	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800802e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008032:	637b      	str	r3, [r7, #52]	@ 0x34
 8008034:	e012      	b.n	800805c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8008036:	4b54      	ldr	r3, [pc, #336]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008038:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800803c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008040:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008044:	d106      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8008046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008048:	2b08      	cmp	r3, #8
 800804a:	d103      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800804c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008050:	637b      	str	r3, [r7, #52]	@ 0x34
 8008052:	e003      	b.n	800805c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8008054:	2300      	movs	r3, #0
 8008056:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008058:	f001 b945 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800805c:	f001 b943 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008060:	4b49      	ldr	r3, [pc, #292]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008062:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008066:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800806a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806e:	2b00      	cmp	r3, #0
 8008070:	d104      	bne.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008072:	f7fc f9dd 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 8008076:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008078:	f001 b935 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800807c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008082:	d108      	bne.n	8008096 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008084:	f107 0308 	add.w	r3, r7, #8
 8008088:	4618      	mov	r0, r3
 800808a:	f7fe fc75 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008092:	f001 b928 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008096:	4b3c      	ldr	r3, [pc, #240]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f003 0302 	and.w	r3, r3, #2
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d10d      	bne.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 80080a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080a8:	d109      	bne.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080aa:	4b37      	ldr	r3, [pc, #220]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	08db      	lsrs	r3, r3, #3
 80080b0:	f003 0303 	and.w	r3, r3, #3
 80080b4:	4a35      	ldr	r2, [pc, #212]	@ (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80080b6:	fa22 f303 	lsr.w	r3, r2, r3
 80080ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80080bc:	e011      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80080be:	4b32      	ldr	r3, [pc, #200]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ca:	d106      	bne.n	80080da <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80080cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80080d2:	d102      	bne.n	80080da <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 80080d4:	4b2e      	ldr	r3, [pc, #184]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80080d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80080d8:	e003      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 80080da:	2300      	movs	r3, #0
 80080dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080de:	f001 b902 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080e2:	f001 b900 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80080e6:	4b28      	ldr	r3, [pc, #160]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80080e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080ec:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80080f0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80080f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d104      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80080f8:	f7fc f99a 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 80080fc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80080fe:	f001 b8f2 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8008102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008104:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008108:	d108      	bne.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800810a:	f107 0308 	add.w	r3, r7, #8
 800810e:	4618      	mov	r0, r3
 8008110:	f7fe fc32 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008118:	f001 b8e5 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800811c:	4b1a      	ldr	r3, [pc, #104]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0302 	and.w	r3, r3, #2
 8008124:	2b02      	cmp	r3, #2
 8008126:	d10d      	bne.n	8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8008128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800812e:	d109      	bne.n	8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008130:	4b15      	ldr	r3, [pc, #84]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	08db      	lsrs	r3, r3, #3
 8008136:	f003 0303 	and.w	r3, r3, #3
 800813a:	4a14      	ldr	r2, [pc, #80]	@ (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800813c:	fa22 f303 	lsr.w	r3, r2, r3
 8008140:	637b      	str	r3, [r7, #52]	@ 0x34
 8008142:	e011      	b.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008144:	4b10      	ldr	r3, [pc, #64]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800814c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008150:	d106      	bne.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8008152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008154:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008158:	d102      	bne.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800815a:	4b0d      	ldr	r3, [pc, #52]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800815c:	637b      	str	r3, [r7, #52]	@ 0x34
 800815e:	e003      	b.n	8008168 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8008160:	2300      	movs	r3, #0
 8008162:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008164:	f001 b8bf 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008168:	f001 b8bd 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800816c:	4b06      	ldr	r3, [pc, #24]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800816e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008172:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008176:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817a:	2b00      	cmp	r3, #0
 800817c:	d10c      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800817e:	f7fc f983 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 8008182:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008184:	f001 b8af 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008188:	44020c00 	.word	0x44020c00
 800818c:	03d09000 	.word	0x03d09000
 8008190:	003d0900 	.word	0x003d0900
 8008194:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8008198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800819e:	d108      	bne.n	80081b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081a0:	f107 0308 	add.w	r3, r7, #8
 80081a4:	4618      	mov	r0, r3
 80081a6:	f7fe fbe7 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081ae:	f001 b89a 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80081b2:	4b9f      	ldr	r3, [pc, #636]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f003 0302 	and.w	r3, r3, #2
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d10d      	bne.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80081be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081c4:	d109      	bne.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081c6:	4b9a      	ldr	r3, [pc, #616]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	08db      	lsrs	r3, r3, #3
 80081cc:	f003 0303 	and.w	r3, r3, #3
 80081d0:	4a98      	ldr	r2, [pc, #608]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80081d2:	fa22 f303 	lsr.w	r3, r2, r3
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d8:	e011      	b.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80081da:	4b95      	ldr	r3, [pc, #596]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e6:	d106      	bne.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80081e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80081ee:	d102      	bne.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80081f0:	4b91      	ldr	r3, [pc, #580]	@ (8008438 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80081f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f4:	e003      	b.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081fa:	f001 b874 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80081fe:	f001 b872 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008202:	4b8b      	ldr	r3, [pc, #556]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008204:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008208:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800820c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800820e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008210:	2b00      	cmp	r3, #0
 8008212:	d104      	bne.n	800821e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008214:	f7fc f938 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 8008218:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800821a:	f001 b864 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008224:	d108      	bne.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008226:	f107 0308 	add.w	r3, r7, #8
 800822a:	4618      	mov	r0, r3
 800822c:	f7fe fba4 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008234:	f001 b857 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008238:	4b7d      	ldr	r3, [pc, #500]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 0302 	and.w	r3, r3, #2
 8008240:	2b02      	cmp	r3, #2
 8008242:	d10d      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008246:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800824a:	d109      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800824c:	4b78      	ldr	r3, [pc, #480]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	08db      	lsrs	r3, r3, #3
 8008252:	f003 0303 	and.w	r3, r3, #3
 8008256:	4a77      	ldr	r2, [pc, #476]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008258:	fa22 f303 	lsr.w	r3, r2, r3
 800825c:	637b      	str	r3, [r7, #52]	@ 0x34
 800825e:	e011      	b.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8008260:	4b73      	ldr	r3, [pc, #460]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800826c:	d106      	bne.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800826e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008270:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008274:	d102      	bne.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8008276:	4b70      	ldr	r3, [pc, #448]	@ (8008438 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008278:	637b      	str	r3, [r7, #52]	@ 0x34
 800827a:	e003      	b.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800827c:	2300      	movs	r3, #0
 800827e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008280:	f001 b831 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008284:	f001 b82f 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008288:	4b69      	ldr	r3, [pc, #420]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800828a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800828e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008292:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8008294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008296:	2b00      	cmp	r3, #0
 8008298:	d104      	bne.n	80082a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800829a:	f7fc f8c9 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 800829e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80082a0:	f001 b821 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082aa:	d108      	bne.n	80082be <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082ac:	f107 0308 	add.w	r3, r7, #8
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7fe fb61 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082ba:	f001 b814 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80082be:	4b5c      	ldr	r3, [pc, #368]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0302 	and.w	r3, r3, #2
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d10e      	bne.n	80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80082ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082d0:	d10a      	bne.n	80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80082d2:	4b57      	ldr	r3, [pc, #348]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	08db      	lsrs	r3, r3, #3
 80082d8:	f003 0303 	and.w	r3, r3, #3
 80082dc:	4a55      	ldr	r2, [pc, #340]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80082de:	fa22 f303 	lsr.w	r3, r2, r3
 80082e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082e4:	f000 bfff 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80082e8:	2300      	movs	r3, #0
 80082ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082ec:	f000 bffb 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80082f0:	4b4f      	ldr	r3, [pc, #316]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80082f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80082f6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80082fa:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80082fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082fe:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008302:	d056      	beq.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008306:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800830a:	f200 808b 	bhi.w	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008314:	d03e      	beq.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8008316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800831c:	f200 8082 	bhi.w	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008322:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008326:	d027      	beq.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800832e:	d879      	bhi.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008332:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008336:	d017      	beq.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800833e:	d871      	bhi.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008342:	2b00      	cmp	r3, #0
 8008344:	d004      	beq.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800834c:	d004      	beq.n	8008358 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800834e:	e069      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008350:	f7fc f89a 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 8008354:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008356:	e068      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008358:	f107 0314 	add.w	r3, r7, #20
 800835c:	4618      	mov	r0, r3
 800835e:	f7fe f99f 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008366:	e060      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008368:	f107 0308 	add.w	r3, r7, #8
 800836c:	4618      	mov	r0, r3
 800836e:	f7fe fb03 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008376:	e058      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008378:	4b2d      	ldr	r3, [pc, #180]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800837a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800837e:	f003 0302 	and.w	r3, r3, #2
 8008382:	2b02      	cmp	r3, #2
 8008384:	d103      	bne.n	800838e <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800838a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800838c:	e04d      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800838e:	2300      	movs	r3, #0
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008392:	e04a      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008394:	4b26      	ldr	r3, [pc, #152]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008396:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800839a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800839e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083a2:	d103      	bne.n	80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80083a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80083a8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80083aa:	e03e      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80083ac:	2300      	movs	r3, #0
 80083ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083b0:	e03b      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083b2:	4b1f      	ldr	r3, [pc, #124]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80083b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083b8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80083bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083be:	4b1c      	ldr	r3, [pc, #112]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d10c      	bne.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80083ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d109      	bne.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80083d0:	4b17      	ldr	r3, [pc, #92]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	08db      	lsrs	r3, r3, #3
 80083d6:	f003 0303 	and.w	r3, r3, #3
 80083da:	4a16      	ldr	r2, [pc, #88]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80083dc:	fa22 f303 	lsr.w	r3, r2, r3
 80083e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e2:	e01e      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083e4:	4b12      	ldr	r3, [pc, #72]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083f0:	d106      	bne.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80083f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f8:	d102      	bne.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80083fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008438 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80083fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80083fe:	e010      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008400:	4b0b      	ldr	r3, [pc, #44]	@ (8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008408:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800840c:	d106      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800840e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008410:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008414:	d102      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008416:	4b09      	ldr	r3, [pc, #36]	@ (800843c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
 800841a:	e002      	b.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800841c:	2300      	movs	r3, #0
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008420:	e003      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008422:	e002      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008424:	2300      	movs	r3, #0
 8008426:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008428:	bf00      	nop
          }
        }
        break;
 800842a:	f000 bf5c 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800842e:	bf00      	nop
 8008430:	44020c00 	.word	0x44020c00
 8008434:	03d09000 	.word	0x03d09000
 8008438:	003d0900 	.word	0x003d0900
 800843c:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008440:	4b9e      	ldr	r3, [pc, #632]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008442:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008446:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800844a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008452:	d056      	beq.n	8008502 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008456:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800845a:	f200 808b 	bhi.w	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800845e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008460:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008464:	d03e      	beq.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008468:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800846c:	f200 8082 	bhi.w	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008472:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008476:	d027      	beq.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800847e:	d879      	bhi.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008482:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008486:	d017      	beq.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800848e:	d871      	bhi.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008492:	2b00      	cmp	r3, #0
 8008494:	d004      	beq.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800849c:	d004      	beq.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800849e:	e069      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80084a0:	f7fb ffc6 	bl	8004430 <HAL_RCC_GetPCLK1Freq>
 80084a4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80084a6:	e068      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084a8:	f107 0314 	add.w	r3, r7, #20
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7fe f8f7 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084b6:	e060      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084b8:	f107 0308 	add.w	r3, r7, #8
 80084bc:	4618      	mov	r0, r3
 80084be:	f7fe fa5b 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084c6:	e058      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80084c8:	4b7c      	ldr	r3, [pc, #496]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084ce:	f003 0302 	and.w	r3, r3, #2
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d103      	bne.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80084d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084da:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80084dc:	e04d      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80084de:	2300      	movs	r3, #0
 80084e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084e2:	e04a      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80084e4:	4b75      	ldr	r3, [pc, #468]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084f2:	d103      	bne.n	80084fc <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80084f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80084f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80084fa:	e03e      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80084fc:	2300      	movs	r3, #0
 80084fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008500:	e03b      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008502:	4b6e      	ldr	r3, [pc, #440]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008504:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008508:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800850c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800850e:	4b6b      	ldr	r3, [pc, #428]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0302 	and.w	r3, r3, #2
 8008516:	2b02      	cmp	r3, #2
 8008518:	d10c      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800851a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800851c:	2b00      	cmp	r3, #0
 800851e:	d109      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008520:	4b66      	ldr	r3, [pc, #408]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	08db      	lsrs	r3, r3, #3
 8008526:	f003 0303 	and.w	r3, r3, #3
 800852a:	4a65      	ldr	r2, [pc, #404]	@ (80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800852c:	fa22 f303 	lsr.w	r3, r2, r3
 8008530:	637b      	str	r3, [r7, #52]	@ 0x34
 8008532:	e01e      	b.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008534:	4b61      	ldr	r3, [pc, #388]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800853c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008540:	d106      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008548:	d102      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800854a:	4b5e      	ldr	r3, [pc, #376]	@ (80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800854c:	637b      	str	r3, [r7, #52]	@ 0x34
 800854e:	e010      	b.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008550:	4b5a      	ldr	r3, [pc, #360]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800855c:	d106      	bne.n	800856c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800855e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008560:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008564:	d102      	bne.n	800856c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008566:	4b58      	ldr	r3, [pc, #352]	@ (80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008568:	637b      	str	r3, [r7, #52]	@ 0x34
 800856a:	e002      	b.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800856c:	2300      	movs	r3, #0
 800856e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008570:	e003      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008572:	e002      	b.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008574:	2300      	movs	r3, #0
 8008576:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008578:	bf00      	nop
          }
        }
        break;
 800857a:	f000 beb4 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800857e:	4b4f      	ldr	r3, [pc, #316]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008580:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008584:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008588:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800858a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008590:	d056      	beq.n	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008598:	f200 808b 	bhi.w	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800859c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80085a2:	d03e      	beq.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80085a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80085aa:	f200 8082 	bhi.w	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80085b4:	d027      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80085b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80085bc:	d879      	bhi.n	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80085be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085c4:	d017      	beq.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085cc:	d871      	bhi.n	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80085ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d004      	beq.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80085d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085da:	d004      	beq.n	80085e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80085dc:	e069      	b.n	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80085de:	f7fb ff53 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 80085e2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80085e4:	e068      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085e6:	f107 0314 	add.w	r3, r7, #20
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7fe f858 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085f4:	e060      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085f6:	f107 0308 	add.w	r3, r7, #8
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7fe f9bc 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008604:	e058      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008606:	4b2d      	ldr	r3, [pc, #180]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008608:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800860c:	f003 0302 	and.w	r3, r3, #2
 8008610:	2b02      	cmp	r3, #2
 8008612:	d103      	bne.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008614:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008618:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800861a:	e04d      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008620:	e04a      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008622:	4b26      	ldr	r3, [pc, #152]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008624:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008628:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800862c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008630:	d103      	bne.n	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008632:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008636:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008638:	e03e      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800863a:	2300      	movs	r3, #0
 800863c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800863e:	e03b      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008640:	4b1e      	ldr	r3, [pc, #120]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008642:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008646:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800864a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800864c:	4b1b      	ldr	r3, [pc, #108]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f003 0302 	and.w	r3, r3, #2
 8008654:	2b02      	cmp	r3, #2
 8008656:	d10c      	bne.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800865a:	2b00      	cmp	r3, #0
 800865c:	d109      	bne.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800865e:	4b17      	ldr	r3, [pc, #92]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	08db      	lsrs	r3, r3, #3
 8008664:	f003 0303 	and.w	r3, r3, #3
 8008668:	4a15      	ldr	r2, [pc, #84]	@ (80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800866a:	fa22 f303 	lsr.w	r3, r2, r3
 800866e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008670:	e01e      	b.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008672:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800867a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800867e:	d106      	bne.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008686:	d102      	bne.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008688:	4b0e      	ldr	r3, [pc, #56]	@ (80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800868a:	637b      	str	r3, [r7, #52]	@ 0x34
 800868c:	e010      	b.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800868e:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008696:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800869a:	d106      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800869c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800869e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086a2:	d102      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80086a4:	4b08      	ldr	r3, [pc, #32]	@ (80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80086a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80086a8:	e002      	b.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80086aa:	2300      	movs	r3, #0
 80086ac:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80086ae:	e003      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 80086b0:	e002      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086b6:	bf00      	nop
          }
        }
        break;
 80086b8:	f000 be15 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086bc:	44020c00 	.word	0x44020c00
 80086c0:	03d09000 	.word	0x03d09000
 80086c4:	003d0900 	.word	0x003d0900
 80086c8:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80086cc:	4b9e      	ldr	r3, [pc, #632]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086d2:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80086d6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80086de:	d056      	beq.n	800878e <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80086e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80086e6:	f200 808b 	bhi.w	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086f0:	d03e      	beq.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80086f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086f8:	f200 8082 	bhi.w	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008702:	d027      	beq.n	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008706:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800870a:	d879      	bhi.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800870c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008712:	d017      	beq.n	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800871a:	d871      	bhi.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	2b00      	cmp	r3, #0
 8008720:	d004      	beq.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008724:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008728:	d004      	beq.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800872a:	e069      	b.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800872c:	f7fb feac 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 8008730:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008732:	e068      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008734:	f107 0314 	add.w	r3, r7, #20
 8008738:	4618      	mov	r0, r3
 800873a:	f7fd ffb1 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008742:	e060      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008744:	f107 0308 	add.w	r3, r7, #8
 8008748:	4618      	mov	r0, r3
 800874a:	f7fe f915 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008752:	e058      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008754:	4b7c      	ldr	r3, [pc, #496]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008756:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800875a:	f003 0302 	and.w	r3, r3, #2
 800875e:	2b02      	cmp	r3, #2
 8008760:	d103      	bne.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008766:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008768:	e04d      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800876a:	2300      	movs	r3, #0
 800876c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800876e:	e04a      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008770:	4b75      	ldr	r3, [pc, #468]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008772:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008776:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800877a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800877e:	d103      	bne.n	8008788 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008780:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008784:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008786:	e03e      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008788:	2300      	movs	r3, #0
 800878a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800878c:	e03b      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800878e:	4b6e      	ldr	r3, [pc, #440]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008790:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008794:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008798:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800879a:	4b6b      	ldr	r3, [pc, #428]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 0302 	and.w	r3, r3, #2
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d10c      	bne.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80087a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d109      	bne.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087ac:	4b66      	ldr	r3, [pc, #408]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	08db      	lsrs	r3, r3, #3
 80087b2:	f003 0303 	and.w	r3, r3, #3
 80087b6:	4a65      	ldr	r2, [pc, #404]	@ (800894c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80087b8:	fa22 f303 	lsr.w	r3, r2, r3
 80087bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80087be:	e01e      	b.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087c0:	4b61      	ldr	r3, [pc, #388]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087cc:	d106      	bne.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80087ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087d4:	d102      	bne.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80087d6:	4b5e      	ldr	r3, [pc, #376]	@ (8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80087d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087da:	e010      	b.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087dc:	4b5a      	ldr	r3, [pc, #360]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087e8:	d106      	bne.n	80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80087ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087f0:	d102      	bne.n	80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80087f2:	4b58      	ldr	r3, [pc, #352]	@ (8008954 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80087f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087f6:	e002      	b.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80087f8:	2300      	movs	r3, #0
 80087fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80087fc:	e003      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80087fe:	e002      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008800:	2300      	movs	r3, #0
 8008802:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008804:	bf00      	nop
          }
        }
        break;
 8008806:	f000 bd6e 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800880a:	4b4f      	ldr	r3, [pc, #316]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800880c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008810:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008814:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008818:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800881c:	d056      	beq.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800881e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008820:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008824:	f200 808b 	bhi.w	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800882e:	d03e      	beq.n	80088ae <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008836:	f200 8082 	bhi.w	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800883a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008840:	d027      	beq.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008844:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008848:	d879      	bhi.n	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800884a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008850:	d017      	beq.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008854:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008858:	d871      	bhi.n	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	2b00      	cmp	r3, #0
 800885e:	d004      	beq.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008862:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008866:	d004      	beq.n	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008868:	e069      	b.n	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800886a:	f7fb fe0d 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 800886e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008870:	e068      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008872:	f107 0314 	add.w	r3, r7, #20
 8008876:	4618      	mov	r0, r3
 8008878:	f7fd ff12 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008880:	e060      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008882:	f107 0308 	add.w	r3, r7, #8
 8008886:	4618      	mov	r0, r3
 8008888:	f7fe f876 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008890:	e058      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008892:	4b2d      	ldr	r3, [pc, #180]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008894:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008898:	f003 0302 	and.w	r3, r3, #2
 800889c:	2b02      	cmp	r3, #2
 800889e:	d103      	bne.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80088a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088a4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088a6:	e04d      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80088a8:	2300      	movs	r3, #0
 80088aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088ac:	e04a      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80088ae:	4b26      	ldr	r3, [pc, #152]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088bc:	d103      	bne.n	80088c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80088be:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80088c2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80088c4:	e03e      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80088c6:	2300      	movs	r3, #0
 80088c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088ca:	e03b      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088cc:	4b1e      	ldr	r3, [pc, #120]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088d2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80088d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0302 	and.w	r3, r3, #2
 80088e0:	2b02      	cmp	r3, #2
 80088e2:	d10c      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80088e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d109      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088ea:	4b17      	ldr	r3, [pc, #92]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	08db      	lsrs	r3, r3, #3
 80088f0:	f003 0303 	and.w	r3, r3, #3
 80088f4:	4a15      	ldr	r2, [pc, #84]	@ (800894c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80088f6:	fa22 f303 	lsr.w	r3, r2, r3
 80088fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80088fc:	e01e      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088fe:	4b12      	ldr	r3, [pc, #72]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008906:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800890a:	d106      	bne.n	800891a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800890c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008912:	d102      	bne.n	800891a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008914:	4b0e      	ldr	r3, [pc, #56]	@ (8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8008916:	637b      	str	r3, [r7, #52]	@ 0x34
 8008918:	e010      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800891a:	4b0b      	ldr	r3, [pc, #44]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008922:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008926:	d106      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800892a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800892e:	d102      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008930:	4b08      	ldr	r3, [pc, #32]	@ (8008954 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008932:	637b      	str	r3, [r7, #52]	@ 0x34
 8008934:	e002      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008936:	2300      	movs	r3, #0
 8008938:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800893a:	e003      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800893c:	e002      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800893e:	2300      	movs	r3, #0
 8008940:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008942:	bf00      	nop
          }
        }
        break;
 8008944:	f000 bccf 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008948:	44020c00 	.word	0x44020c00
 800894c:	03d09000 	.word	0x03d09000
 8008950:	003d0900 	.word	0x003d0900
 8008954:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008958:	4b9e      	ldr	r3, [pc, #632]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800895a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800895e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008962:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800896a:	d056      	beq.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800896c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008972:	f200 808b 	bhi.w	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800897c:	d03e      	beq.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800897e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008984:	f200 8082 	bhi.w	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800898e:	d027      	beq.n	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008992:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008996:	d879      	bhi.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800899e:	d017      	beq.n	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 80089a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089a6:	d871      	bhi.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80089a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d004      	beq.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089b4:	d004      	beq.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80089b6:	e069      	b.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80089b8:	f7fb fd66 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 80089bc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80089be:	e068      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089c0:	f107 0314 	add.w	r3, r7, #20
 80089c4:	4618      	mov	r0, r3
 80089c6:	f7fd fe6b 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089ce:	e060      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089d0:	f107 0308 	add.w	r3, r7, #8
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7fd ffcf 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089de:	e058      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80089e0:	4b7c      	ldr	r3, [pc, #496]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089e6:	f003 0302 	and.w	r3, r3, #2
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d103      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80089ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089f2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80089f4:	e04d      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80089f6:	2300      	movs	r3, #0
 80089f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089fa:	e04a      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80089fc:	4b75      	ldr	r3, [pc, #468]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a0a:	d103      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8008a0c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008a10:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008a12:	e03e      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008a14:	2300      	movs	r3, #0
 8008a16:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a18:	e03b      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a1a:	4b6e      	ldr	r3, [pc, #440]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a20:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008a24:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a26:	4b6b      	ldr	r3, [pc, #428]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 0302 	and.w	r3, r3, #2
 8008a2e:	2b02      	cmp	r3, #2
 8008a30:	d10c      	bne.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d109      	bne.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a38:	4b66      	ldr	r3, [pc, #408]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	08db      	lsrs	r3, r3, #3
 8008a3e:	f003 0303 	and.w	r3, r3, #3
 8008a42:	4a65      	ldr	r2, [pc, #404]	@ (8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008a44:	fa22 f303 	lsr.w	r3, r2, r3
 8008a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a4a:	e01e      	b.n	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a4c:	4b61      	ldr	r3, [pc, #388]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a58:	d106      	bne.n	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8008a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a60:	d102      	bne.n	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008a62:	4b5e      	ldr	r3, [pc, #376]	@ (8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008a64:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a66:	e010      	b.n	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a68:	4b5a      	ldr	r3, [pc, #360]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a74:	d106      	bne.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a7c:	d102      	bne.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008a7e:	4b58      	ldr	r3, [pc, #352]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a82:	e002      	b.n	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008a84:	2300      	movs	r3, #0
 8008a86:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008a88:	e003      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8008a8a:	e002      	b.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a90:	bf00      	nop
          }
        }
        break;
 8008a92:	f000 bc28 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008a96:	4b4f      	ldr	r3, [pc, #316]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008a98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aa0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008aa2:	4b4c      	ldr	r3, [pc, #304]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aae:	d106      	bne.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d103      	bne.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8008ab6:	4b4a      	ldr	r3, [pc, #296]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008ab8:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8008aba:	f000 bc14 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8008abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ac4:	d108      	bne.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ac6:	f107 0320 	add.w	r3, r7, #32
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fd fc7c 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ad4:	f000 bc07 	b.w	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8008ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ade:	d107      	bne.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ae0:	f107 0314 	add.w	r3, r7, #20
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7fd fddb 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008aea:	69bb      	ldr	r3, [r7, #24]
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aee:	e3fa      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008af0:	2300      	movs	r3, #0
 8008af2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008af4:	e3f7      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008af6:	4b37      	ldr	r3, [pc, #220]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008afc:	f003 0307 	and.w	r3, r3, #7
 8008b00:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	2b04      	cmp	r3, #4
 8008b06:	d861      	bhi.n	8008bcc <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8008b08:	a201      	add	r2, pc, #4	@ (adr r2, 8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8008b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b0e:	bf00      	nop
 8008b10:	08008b25 	.word	0x08008b25
 8008b14:	08008b35 	.word	0x08008b35
 8008b18:	08008b45 	.word	0x08008b45
 8008b1c:	08008b55 	.word	0x08008b55
 8008b20:	08008b5b 	.word	0x08008b5b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b24:	f107 0320 	add.w	r3, r7, #32
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f7fd fc4d 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b30:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b32:	e04e      	b.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b34:	f107 0314 	add.w	r3, r7, #20
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7fd fdb1 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b42:	e046      	b.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b44:	f107 0308 	add.w	r3, r7, #8
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7fd ff15 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b52:	e03e      	b.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008b54:	4b23      	ldr	r3, [pc, #140]	@ (8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008b56:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b58:	e03b      	b.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b60:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008b64:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b66:	4b1b      	ldr	r3, [pc, #108]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f003 0302 	and.w	r3, r3, #2
 8008b6e:	2b02      	cmp	r3, #2
 8008b70:	d10c      	bne.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d109      	bne.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b78:	4b16      	ldr	r3, [pc, #88]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	08db      	lsrs	r3, r3, #3
 8008b7e:	f003 0303 	and.w	r3, r3, #3
 8008b82:	4a15      	ldr	r2, [pc, #84]	@ (8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008b84:	fa22 f303 	lsr.w	r3, r2, r3
 8008b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b8a:	e01e      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b8c:	4b11      	ldr	r3, [pc, #68]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b98:	d106      	bne.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8008b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ba0:	d102      	bne.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008ba4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ba6:	e010      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bb4:	d106      	bne.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bbc:	d102      	bne.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008bbe:	4b08      	ldr	r3, [pc, #32]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008bc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bc2:	e002      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008bc8:	e003      	b.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8008bca:	e002      	b.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bd0:	bf00      	nop
          }
        }
        break;
 8008bd2:	e388      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008bd4:	44020c00 	.word	0x44020c00
 8008bd8:	03d09000 	.word	0x03d09000
 8008bdc:	003d0900 	.word	0x003d0900
 8008be0:	017d7840 	.word	0x017d7840
 8008be4:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008be8:	4ba9      	ldr	r3, [pc, #676]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008bee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008bf2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf6:	2b20      	cmp	r3, #32
 8008bf8:	f200 809a 	bhi.w	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8008bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8008bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c02:	bf00      	nop
 8008c04:	08008c89 	.word	0x08008c89
 8008c08:	08008d31 	.word	0x08008d31
 8008c0c:	08008d31 	.word	0x08008d31
 8008c10:	08008d31 	.word	0x08008d31
 8008c14:	08008d31 	.word	0x08008d31
 8008c18:	08008d31 	.word	0x08008d31
 8008c1c:	08008d31 	.word	0x08008d31
 8008c20:	08008d31 	.word	0x08008d31
 8008c24:	08008c99 	.word	0x08008c99
 8008c28:	08008d31 	.word	0x08008d31
 8008c2c:	08008d31 	.word	0x08008d31
 8008c30:	08008d31 	.word	0x08008d31
 8008c34:	08008d31 	.word	0x08008d31
 8008c38:	08008d31 	.word	0x08008d31
 8008c3c:	08008d31 	.word	0x08008d31
 8008c40:	08008d31 	.word	0x08008d31
 8008c44:	08008ca9 	.word	0x08008ca9
 8008c48:	08008d31 	.word	0x08008d31
 8008c4c:	08008d31 	.word	0x08008d31
 8008c50:	08008d31 	.word	0x08008d31
 8008c54:	08008d31 	.word	0x08008d31
 8008c58:	08008d31 	.word	0x08008d31
 8008c5c:	08008d31 	.word	0x08008d31
 8008c60:	08008d31 	.word	0x08008d31
 8008c64:	08008cb9 	.word	0x08008cb9
 8008c68:	08008d31 	.word	0x08008d31
 8008c6c:	08008d31 	.word	0x08008d31
 8008c70:	08008d31 	.word	0x08008d31
 8008c74:	08008d31 	.word	0x08008d31
 8008c78:	08008d31 	.word	0x08008d31
 8008c7c:	08008d31 	.word	0x08008d31
 8008c80:	08008d31 	.word	0x08008d31
 8008c84:	08008cbf 	.word	0x08008cbf
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c88:	f107 0320 	add.w	r3, r7, #32
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f7fd fb9b 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c96:	e04e      	b.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c98:	f107 0314 	add.w	r3, r7, #20
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7fd fcff 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ca6:	e046      	b.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ca8:	f107 0308 	add.w	r3, r7, #8
 8008cac:	4618      	mov	r0, r3
 8008cae:	f7fd fe63 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cb6:	e03e      	b.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008cb8:	4b76      	ldr	r3, [pc, #472]	@ (8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008cba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008cbc:	e03b      	b.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008cbe:	4b74      	ldr	r3, [pc, #464]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008cc4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008cca:	4b71      	ldr	r3, [pc, #452]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f003 0302 	and.w	r3, r3, #2
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d10c      	bne.n	8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8008cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d109      	bne.n	8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	08db      	lsrs	r3, r3, #3
 8008ce2:	f003 0303 	and.w	r3, r3, #3
 8008ce6:	4a6c      	ldr	r2, [pc, #432]	@ (8008e98 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cee:	e01e      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008cf0:	4b67      	ldr	r3, [pc, #412]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cfc:	d106      	bne.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8008cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d04:	d102      	bne.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008d06:	4b65      	ldr	r3, [pc, #404]	@ (8008e9c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008d08:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d0a:	e010      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d0c:	4b60      	ldr	r3, [pc, #384]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d18:	d106      	bne.n	8008d28 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8008d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d20:	d102      	bne.n	8008d28 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008d22:	4b5f      	ldr	r3, [pc, #380]	@ (8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d26:	e002      	b.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008d2c:	e003      	b.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008d2e:	e002      	b.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008d30:	2300      	movs	r3, #0
 8008d32:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d34:	bf00      	nop
          }
        }
        break;
 8008d36:	e2d6      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008d38:	4b55      	ldr	r3, [pc, #340]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d3e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008d42:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d4a:	d031      	beq.n	8008db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d52:	d866      	bhi.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d56:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d58:	d027      	beq.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5c:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d5e:	d860      	bhi.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d62:	2b80      	cmp	r3, #128	@ 0x80
 8008d64:	d019      	beq.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d68:	2b80      	cmp	r3, #128	@ 0x80
 8008d6a:	d85a      	bhi.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d003      	beq.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d74:	2b40      	cmp	r3, #64	@ 0x40
 8008d76:	d008      	beq.n	8008d8a <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008d78:	e053      	b.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d7a:	f107 0320 	add.w	r3, r7, #32
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f7fd fb22 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d88:	e04e      	b.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d8a:	f107 0314 	add.w	r3, r7, #20
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f7fd fc86 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d98:	e046      	b.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d9a:	f107 0308 	add.w	r3, r7, #8
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7fd fdea 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008da8:	e03e      	b.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008daa:	4b3a      	ldr	r3, [pc, #232]	@ (8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008dac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dae:	e03b      	b.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008db0:	4b37      	ldr	r3, [pc, #220]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008db6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008dba:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008dbc:	4b34      	ldr	r3, [pc, #208]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 0302 	and.w	r3, r3, #2
 8008dc4:	2b02      	cmp	r3, #2
 8008dc6:	d10c      	bne.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d109      	bne.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008dce:	4b30      	ldr	r3, [pc, #192]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	08db      	lsrs	r3, r3, #3
 8008dd4:	f003 0303 	and.w	r3, r3, #3
 8008dd8:	4a2f      	ldr	r2, [pc, #188]	@ (8008e98 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008dda:	fa22 f303 	lsr.w	r3, r2, r3
 8008dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de0:	e01e      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008de2:	4b2b      	ldr	r3, [pc, #172]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dee:	d106      	bne.n	8008dfe <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008df6:	d102      	bne.n	8008dfe <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008df8:	4b28      	ldr	r3, [pc, #160]	@ (8008e9c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dfc:	e010      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008dfe:	4b24      	ldr	r3, [pc, #144]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e0a:	d106      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e12:	d102      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008e14:	4b22      	ldr	r3, [pc, #136]	@ (8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e18:	e002      	b.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008e1e:	e003      	b.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008e20:	e002      	b.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008e22:	2300      	movs	r3, #0
 8008e24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e26:	bf00      	nop
          }
        }
        break;
 8008e28:	e25d      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008e2a:	4b19      	ldr	r3, [pc, #100]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e30:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008e34:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d103      	bne.n	8008e44 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008e3c:	f7fb fb0e 	bl	800445c <HAL_RCC_GetPCLK2Freq>
 8008e40:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008e42:	e250      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008e44:	4b12      	ldr	r3, [pc, #72]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e50:	d10b      	bne.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e58:	d107      	bne.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e5a:	f107 0314 	add.w	r3, r7, #20
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f7fd fc1e 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e68:	e04f      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008e6a:	4b09      	ldr	r3, [pc, #36]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e76:	d115      	bne.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e7e:	d111      	bne.n	8008ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e80:	f107 0308 	add.w	r3, r7, #8
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7fd fd77 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e8e:	e03c      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008e90:	44020c00 	.word	0x44020c00
 8008e94:	00bb8000 	.word	0x00bb8000
 8008e98:	03d09000 	.word	0x03d09000
 8008e9c:	003d0900 	.word	0x003d0900
 8008ea0:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008ea4:	4b94      	ldr	r3, [pc, #592]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f003 0302 	and.w	r3, r3, #2
 8008eac:	2b02      	cmp	r3, #2
 8008eae:	d10d      	bne.n	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008eb6:	d109      	bne.n	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008eb8:	4b8f      	ldr	r3, [pc, #572]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	08db      	lsrs	r3, r3, #3
 8008ebe:	f003 0303 	and.w	r3, r3, #3
 8008ec2:	4a8e      	ldr	r2, [pc, #568]	@ (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eca:	e01e      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008ecc:	4b8a      	ldr	r3, [pc, #552]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ed8:	d106      	bne.n	8008ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8008eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ee0:	d102      	bne.n	8008ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8008ee2:	4b87      	ldr	r3, [pc, #540]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee6:	e010      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8008ee8:	4b83      	ldr	r3, [pc, #524]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ef0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ef4:	d106      	bne.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008efc:	d102      	bne.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8008efe:	4b81      	ldr	r3, [pc, #516]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f02:	e002      	b.n	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8008f04:	2300      	movs	r3, #0
 8008f06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f08:	e1ed      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f0a:	e1ec      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008f0c:	4b7a      	ldr	r3, [pc, #488]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f12:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008f16:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8008f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d103      	bne.n	8008f26 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008f1e:	f7fb fab3 	bl	8004488 <HAL_RCC_GetPCLK3Freq>
 8008f22:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008f24:	e1df      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8008f26:	4b74      	ldr	r3, [pc, #464]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f32:	d10b      	bne.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f3a:	d107      	bne.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f3c:	f107 0314 	add.w	r3, r7, #20
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7fd fbad 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f4a:	e045      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008f4c:	4b6a      	ldr	r3, [pc, #424]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f58:	d10b      	bne.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8008f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f60:	d107      	bne.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f62:	f107 0308 	add.w	r3, r7, #8
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fd fd06 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f70:	e032      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008f72:	4b61      	ldr	r3, [pc, #388]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0302 	and.w	r3, r3, #2
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d10d      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f84:	d109      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f86:	4b5c      	ldr	r3, [pc, #368]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	08db      	lsrs	r3, r3, #3
 8008f8c:	f003 0303 	and.w	r3, r3, #3
 8008f90:	4a5a      	ldr	r2, [pc, #360]	@ (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008f92:	fa22 f303 	lsr.w	r3, r2, r3
 8008f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f98:	e01e      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8008f9a:	4b57      	ldr	r3, [pc, #348]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fa6:	d106      	bne.n	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8008fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008faa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fae:	d102      	bne.n	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8008fb0:	4b53      	ldr	r3, [pc, #332]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fb4:	e010      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8008fb6:	4b50      	ldr	r3, [pc, #320]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fc2:	d106      	bne.n	8008fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8008fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008fca:	d102      	bne.n	8008fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8008fcc:	4b4d      	ldr	r3, [pc, #308]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fd0:	e002      	b.n	8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fd6:	e186      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008fd8:	e185      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008fda:	4b47      	ldr	r3, [pc, #284]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008fe0:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008fe4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8008fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d103      	bne.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008fec:	f7fb fa36 	bl	800445c <HAL_RCC_GetPCLK2Freq>
 8008ff0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008ff2:	e178      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8008ff4:	4b40      	ldr	r3, [pc, #256]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ffc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009000:	d10b      	bne.n	800901a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009008:	d107      	bne.n	800901a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800900a:	f107 0314 	add.w	r3, r7, #20
 800900e:	4618      	mov	r0, r3
 8009010:	f7fd fb46 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	637b      	str	r3, [r7, #52]	@ 0x34
 8009018:	e045      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800901a:	4b37      	ldr	r3, [pc, #220]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009022:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009026:	d10b      	bne.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800902e:	d107      	bne.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009030:	f107 0308 	add.w	r3, r7, #8
 8009034:	4618      	mov	r0, r3
 8009036:	f7fd fc9f 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	637b      	str	r3, [r7, #52]	@ 0x34
 800903e:	e032      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8009040:	4b2d      	ldr	r3, [pc, #180]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 0302 	and.w	r3, r3, #2
 8009048:	2b02      	cmp	r3, #2
 800904a:	d10d      	bne.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800904c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009052:	d109      	bne.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009054:	4b28      	ldr	r3, [pc, #160]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	08db      	lsrs	r3, r3, #3
 800905a:	f003 0303 	and.w	r3, r3, #3
 800905e:	4a27      	ldr	r2, [pc, #156]	@ (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009060:	fa22 f303 	lsr.w	r3, r2, r3
 8009064:	637b      	str	r3, [r7, #52]	@ 0x34
 8009066:	e01e      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8009068:	4b23      	ldr	r3, [pc, #140]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009074:	d106      	bne.n	8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8009076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009078:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800907c:	d102      	bne.n	8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800907e:	4b20      	ldr	r3, [pc, #128]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009080:	637b      	str	r3, [r7, #52]	@ 0x34
 8009082:	e010      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8009084:	4b1c      	ldr	r3, [pc, #112]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800908c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009090:	d106      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009098:	d102      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800909a:	4b1a      	ldr	r3, [pc, #104]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800909c:	637b      	str	r3, [r7, #52]	@ 0x34
 800909e:	e002      	b.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 80090a0:	2300      	movs	r3, #0
 80090a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090a4:	e11f      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090a6:	e11e      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80090a8:	4b13      	ldr	r3, [pc, #76]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80090aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80090ae:	f003 0303 	and.w	r3, r3, #3
 80090b2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80090b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b6:	2b03      	cmp	r3, #3
 80090b8:	d85f      	bhi.n	800917a <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 80090ba:	a201      	add	r2, pc, #4	@ (adr r2, 80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 80090bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c0:	080090d1 	.word	0x080090d1
 80090c4:	080090d9 	.word	0x080090d9
 80090c8:	080090e9 	.word	0x080090e9
 80090cc:	08009109 	.word	0x08009109
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80090d0:	f7fb f992 	bl	80043f8 <HAL_RCC_GetHCLKFreq>
 80090d4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80090d6:	e053      	b.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090d8:	f107 0320 	add.w	r3, r7, #32
 80090dc:	4618      	mov	r0, r3
 80090de:	f7fd f973 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80090e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090e6:	e04b      	b.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090e8:	f107 0314 	add.w	r3, r7, #20
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7fd fad7 	bl	80066a0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090f6:	e043      	b.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80090f8:	44020c00 	.word	0x44020c00
 80090fc:	03d09000 	.word	0x03d09000
 8009100:	003d0900 	.word	0x003d0900
 8009104:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009108:	4b79      	ldr	r3, [pc, #484]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800910a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800910e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009112:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009114:	4b76      	ldr	r3, [pc, #472]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b02      	cmp	r3, #2
 800911e:	d10c      	bne.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8009120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009122:	2b00      	cmp	r3, #0
 8009124:	d109      	bne.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009126:	4b72      	ldr	r3, [pc, #456]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	08db      	lsrs	r3, r3, #3
 800912c:	f003 0303 	and.w	r3, r3, #3
 8009130:	4a70      	ldr	r2, [pc, #448]	@ (80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8009132:	fa22 f303 	lsr.w	r3, r2, r3
 8009136:	637b      	str	r3, [r7, #52]	@ 0x34
 8009138:	e01e      	b.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800913a:	4b6d      	ldr	r3, [pc, #436]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009142:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009146:	d106      	bne.n	8009156 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8009148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800914a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800914e:	d102      	bne.n	8009156 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009150:	4b69      	ldr	r3, [pc, #420]	@ (80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8009152:	637b      	str	r3, [r7, #52]	@ 0x34
 8009154:	e010      	b.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009156:	4b66      	ldr	r3, [pc, #408]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800915e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009162:	d106      	bne.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8009164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009166:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800916a:	d102      	bne.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800916c:	4b63      	ldr	r3, [pc, #396]	@ (80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800916e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009170:	e002      	b.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009176:	e003      	b.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009178:	e002      	b.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800917a:	2300      	movs	r3, #0
 800917c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800917e:	bf00      	nop
          }
        }
        break;
 8009180:	e0b1      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8009182:	4b5b      	ldr	r3, [pc, #364]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009184:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009188:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800918c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800918e:	4b58      	ldr	r3, [pc, #352]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009194:	f003 0302 	and.w	r3, r3, #2
 8009198:	2b02      	cmp	r3, #2
 800919a:	d106      	bne.n	80091aa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800919c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d103      	bne.n	80091aa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 80091a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80091a8:	e01f      	b.n	80091ea <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80091aa:	4b51      	ldr	r3, [pc, #324]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80091ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091b8:	d106      	bne.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80091ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091bc:	2b40      	cmp	r3, #64	@ 0x40
 80091be:	d103      	bne.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80091c0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80091c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091c6:	e010      	b.n	80091ea <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80091c8:	4b49      	ldr	r3, [pc, #292]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091d4:	d106      	bne.n	80091e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80091d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d8:	2b80      	cmp	r3, #128	@ 0x80
 80091da:	d103      	bne.n	80091e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80091dc:	f248 0312 	movw	r3, #32786	@ 0x8012
 80091e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091e2:	e002      	b.n	80091ea <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80091e8:	e07d      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80091ea:	e07c      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80091ec:	4b40      	ldr	r3, [pc, #256]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80091ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091f2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80091f6:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80091f8:	4b3d      	ldr	r3, [pc, #244]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009204:	d105      	bne.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8009206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009208:	2b00      	cmp	r3, #0
 800920a:	d102      	bne.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800920c:	4b3c      	ldr	r3, [pc, #240]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800920e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009210:	e031      	b.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009212:	4b37      	ldr	r3, [pc, #220]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800921a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800921e:	d10a      	bne.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009222:	2b10      	cmp	r3, #16
 8009224:	d107      	bne.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009226:	f107 0320 	add.w	r3, r7, #32
 800922a:	4618      	mov	r0, r3
 800922c:	f7fd f8cc 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009232:	637b      	str	r3, [r7, #52]	@ 0x34
 8009234:	e01f      	b.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009236:	4b2e      	ldr	r3, [pc, #184]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009238:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800923c:	f003 0302 	and.w	r3, r3, #2
 8009240:	2b02      	cmp	r3, #2
 8009242:	d106      	bne.n	8009252 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009246:	2b20      	cmp	r3, #32
 8009248:	d103      	bne.n	8009252 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800924a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800924e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009250:	e011      	b.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009252:	4b27      	ldr	r3, [pc, #156]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009254:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009258:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800925c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009260:	d106      	bne.n	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8009262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009264:	2b30      	cmp	r3, #48	@ 0x30
 8009266:	d103      	bne.n	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009268:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800926c:	637b      	str	r3, [r7, #52]	@ 0x34
 800926e:	e002      	b.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009270:	2300      	movs	r3, #0
 8009272:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009274:	e037      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009276:	e036      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009278:	4b1d      	ldr	r3, [pc, #116]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800927a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800927e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009282:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009286:	2b10      	cmp	r3, #16
 8009288:	d107      	bne.n	800929a <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800928a:	f107 0320 	add.w	r3, r7, #32
 800928e:	4618      	mov	r0, r3
 8009290:	f7fd f89a 	bl	80063c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009296:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009298:	e025      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800929a:	4b15      	ldr	r3, [pc, #84]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092a6:	d10a      	bne.n	80092be <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80092a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092aa:	2b20      	cmp	r3, #32
 80092ac:	d107      	bne.n	80092be <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092ae:	f107 0308 	add.w	r3, r7, #8
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fd fb60 	bl	8006978 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80092bc:	e00f      	b.n	80092de <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80092be:	4b0c      	ldr	r3, [pc, #48]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092ca:	d105      	bne.n	80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80092cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ce:	2b30      	cmp	r3, #48	@ 0x30
 80092d0:	d102      	bne.n	80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80092d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80092d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092d6:	e002      	b.n	80092de <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80092d8:	2300      	movs	r3, #0
 80092da:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80092dc:	e003      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092de:	e002      	b.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80092e0:	2300      	movs	r3, #0
 80092e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80092e4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80092e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	373c      	adds	r7, #60	@ 0x3c
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd90      	pop	{r4, r7, pc}
 80092f0:	44020c00 	.word	0x44020c00
 80092f4:	03d09000 	.word	0x03d09000
 80092f8:	003d0900 	.word	0x003d0900
 80092fc:	017d7840 	.word	0x017d7840
 8009300:	02dc6c00 	.word	0x02dc6c00

08009304 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800930c:	4b48      	ldr	r3, [pc, #288]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a47      	ldr	r2, [pc, #284]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 8009312:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009316:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009318:	f7f8 fe1e 	bl	8001f58 <HAL_GetTick>
 800931c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800931e:	e008      	b.n	8009332 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009320:	f7f8 fe1a 	bl	8001f58 <HAL_GetTick>
 8009324:	4602      	mov	r2, r0
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	1ad3      	subs	r3, r2, r3
 800932a:	2b02      	cmp	r3, #2
 800932c:	d901      	bls.n	8009332 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800932e:	2303      	movs	r3, #3
 8009330:	e07a      	b.n	8009428 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009332:	4b3f      	ldr	r3, [pc, #252]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1f0      	bne.n	8009320 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800933e:	4b3c      	ldr	r3, [pc, #240]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 8009340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009342:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009346:	f023 0303 	bic.w	r3, r3, #3
 800934a:	687a      	ldr	r2, [r7, #4]
 800934c:	6811      	ldr	r1, [r2, #0]
 800934e:	687a      	ldr	r2, [r7, #4]
 8009350:	6852      	ldr	r2, [r2, #4]
 8009352:	0212      	lsls	r2, r2, #8
 8009354:	430a      	orrs	r2, r1
 8009356:	4936      	ldr	r1, [pc, #216]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 8009358:	4313      	orrs	r3, r2
 800935a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	3b01      	subs	r3, #1
 8009362:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	68db      	ldr	r3, [r3, #12]
 800936a:	3b01      	subs	r3, #1
 800936c:	025b      	lsls	r3, r3, #9
 800936e:	b29b      	uxth	r3, r3
 8009370:	431a      	orrs	r2, r3
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	691b      	ldr	r3, [r3, #16]
 8009376:	3b01      	subs	r3, #1
 8009378:	041b      	lsls	r3, r3, #16
 800937a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800937e:	431a      	orrs	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	695b      	ldr	r3, [r3, #20]
 8009384:	3b01      	subs	r3, #1
 8009386:	061b      	lsls	r3, r3, #24
 8009388:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800938c:	4928      	ldr	r1, [pc, #160]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 800938e:	4313      	orrs	r3, r2
 8009390:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009392:	4b27      	ldr	r3, [pc, #156]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 8009394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009396:	f023 020c 	bic.w	r2, r3, #12
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	4924      	ldr	r1, [pc, #144]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093a0:	4313      	orrs	r3, r2
 80093a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80093a4:	4b22      	ldr	r3, [pc, #136]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a8:	f023 0220 	bic.w	r2, r3, #32
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	69db      	ldr	r3, [r3, #28]
 80093b0:	491f      	ldr	r1, [pc, #124]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093b2:	4313      	orrs	r3, r2
 80093b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80093b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093be:	491c      	ldr	r1, [pc, #112]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093c0:	4313      	orrs	r3, r2
 80093c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80093c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c8:	4a19      	ldr	r2, [pc, #100]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093ca:	f023 0310 	bic.w	r3, r3, #16
 80093ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80093d0:	4b17      	ldr	r3, [pc, #92]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093d8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	6a12      	ldr	r2, [r2, #32]
 80093e0:	00d2      	lsls	r2, r2, #3
 80093e2:	4913      	ldr	r1, [pc, #76]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093e4:	4313      	orrs	r3, r2
 80093e6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80093e8:	4b11      	ldr	r3, [pc, #68]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ec:	4a10      	ldr	r2, [pc, #64]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093ee:	f043 0310 	orr.w	r3, r3, #16
 80093f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80093f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a0d      	ldr	r2, [pc, #52]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 80093fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80093fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009400:	f7f8 fdaa 	bl	8001f58 <HAL_GetTick>
 8009404:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009406:	e008      	b.n	800941a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009408:	f7f8 fda6 	bl	8001f58 <HAL_GetTick>
 800940c:	4602      	mov	r2, r0
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	2b02      	cmp	r3, #2
 8009414:	d901      	bls.n	800941a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009416:	2303      	movs	r3, #3
 8009418:	e006      	b.n	8009428 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800941a:	4b05      	ldr	r3, [pc, #20]	@ (8009430 <RCCEx_PLL2_Config+0x12c>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009422:	2b00      	cmp	r3, #0
 8009424:	d0f0      	beq.n	8009408 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009426:	2300      	movs	r3, #0

}
 8009428:	4618      	mov	r0, r3
 800942a:	3710      	adds	r7, #16
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	44020c00 	.word	0x44020c00

08009434 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800943c:	4b48      	ldr	r3, [pc, #288]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a47      	ldr	r2, [pc, #284]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009442:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009446:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009448:	f7f8 fd86 	bl	8001f58 <HAL_GetTick>
 800944c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800944e:	e008      	b.n	8009462 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009450:	f7f8 fd82 	bl	8001f58 <HAL_GetTick>
 8009454:	4602      	mov	r2, r0
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	1ad3      	subs	r3, r2, r3
 800945a:	2b02      	cmp	r3, #2
 800945c:	d901      	bls.n	8009462 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800945e:	2303      	movs	r3, #3
 8009460:	e07a      	b.n	8009558 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009462:	4b3f      	ldr	r3, [pc, #252]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1f0      	bne.n	8009450 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800946e:	4b3c      	ldr	r3, [pc, #240]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009472:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009476:	f023 0303 	bic.w	r3, r3, #3
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	6811      	ldr	r1, [r2, #0]
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	6852      	ldr	r2, [r2, #4]
 8009482:	0212      	lsls	r2, r2, #8
 8009484:	430a      	orrs	r2, r1
 8009486:	4936      	ldr	r1, [pc, #216]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009488:	4313      	orrs	r3, r2
 800948a:	630b      	str	r3, [r1, #48]	@ 0x30
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	3b01      	subs	r3, #1
 8009492:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	3b01      	subs	r3, #1
 800949c:	025b      	lsls	r3, r3, #9
 800949e:	b29b      	uxth	r3, r3
 80094a0:	431a      	orrs	r2, r3
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	691b      	ldr	r3, [r3, #16]
 80094a6:	3b01      	subs	r3, #1
 80094a8:	041b      	lsls	r3, r3, #16
 80094aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80094ae:	431a      	orrs	r2, r3
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	695b      	ldr	r3, [r3, #20]
 80094b4:	3b01      	subs	r3, #1
 80094b6:	061b      	lsls	r3, r3, #24
 80094b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80094bc:	4928      	ldr	r1, [pc, #160]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094be:	4313      	orrs	r3, r2
 80094c0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80094c2:	4b27      	ldr	r3, [pc, #156]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c6:	f023 020c 	bic.w	r2, r3, #12
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	4924      	ldr	r1, [pc, #144]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094d0:	4313      	orrs	r3, r2
 80094d2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80094d4:	4b22      	ldr	r3, [pc, #136]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d8:	f023 0220 	bic.w	r2, r3, #32
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	69db      	ldr	r3, [r3, #28]
 80094e0:	491f      	ldr	r1, [pc, #124]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094e2:	4313      	orrs	r3, r2
 80094e4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80094e6:	4b1e      	ldr	r3, [pc, #120]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ee:	491c      	ldr	r1, [pc, #112]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094f0:	4313      	orrs	r3, r2
 80094f2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80094f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f8:	4a19      	ldr	r2, [pc, #100]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 80094fa:	f023 0310 	bic.w	r3, r3, #16
 80094fe:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009500:	4b17      	ldr	r3, [pc, #92]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009504:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009508:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	6a12      	ldr	r2, [r2, #32]
 8009510:	00d2      	lsls	r2, r2, #3
 8009512:	4913      	ldr	r1, [pc, #76]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009514:	4313      	orrs	r3, r2
 8009516:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009518:	4b11      	ldr	r3, [pc, #68]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 800951a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800951c:	4a10      	ldr	r2, [pc, #64]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 800951e:	f043 0310 	orr.w	r3, r3, #16
 8009522:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009524:	4b0e      	ldr	r3, [pc, #56]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a0d      	ldr	r2, [pc, #52]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 800952a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800952e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009530:	f7f8 fd12 	bl	8001f58 <HAL_GetTick>
 8009534:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009536:	e008      	b.n	800954a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009538:	f7f8 fd0e 	bl	8001f58 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	2b02      	cmp	r3, #2
 8009544:	d901      	bls.n	800954a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009546:	2303      	movs	r3, #3
 8009548:	e006      	b.n	8009558 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800954a:	4b05      	ldr	r3, [pc, #20]	@ (8009560 <RCCEx_PLL3_Config+0x12c>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009552:	2b00      	cmp	r3, #0
 8009554:	d0f0      	beq.n	8009538 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	3710      	adds	r7, #16
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}
 8009560:	44020c00 	.word	0x44020c00

08009564 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d101      	bne.n	8009576 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	e049      	b.n	800960a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800957c:	b2db      	uxtb	r3, r3
 800957e:	2b00      	cmp	r3, #0
 8009580:	d106      	bne.n	8009590 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2200      	movs	r2, #0
 8009586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7f8 fa88 	bl	8001aa0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2202      	movs	r2, #2
 8009594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	3304      	adds	r3, #4
 80095a0:	4619      	mov	r1, r3
 80095a2:	4610      	mov	r0, r2
 80095a4:	f000 faaa 	bl	8009afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2201      	movs	r2, #1
 80095fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009608:	2300      	movs	r3, #0
}
 800960a:	4618      	mov	r0, r3
 800960c:	3708      	adds	r7, #8
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
	...

08009614 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d109      	bne.n	8009638 <HAL_TIM_PWM_Start+0x24>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800962a:	b2db      	uxtb	r3, r3
 800962c:	2b01      	cmp	r3, #1
 800962e:	bf14      	ite	ne
 8009630:	2301      	movne	r3, #1
 8009632:	2300      	moveq	r3, #0
 8009634:	b2db      	uxtb	r3, r3
 8009636:	e03c      	b.n	80096b2 <HAL_TIM_PWM_Start+0x9e>
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	2b04      	cmp	r3, #4
 800963c:	d109      	bne.n	8009652 <HAL_TIM_PWM_Start+0x3e>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009644:	b2db      	uxtb	r3, r3
 8009646:	2b01      	cmp	r3, #1
 8009648:	bf14      	ite	ne
 800964a:	2301      	movne	r3, #1
 800964c:	2300      	moveq	r3, #0
 800964e:	b2db      	uxtb	r3, r3
 8009650:	e02f      	b.n	80096b2 <HAL_TIM_PWM_Start+0x9e>
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	2b08      	cmp	r3, #8
 8009656:	d109      	bne.n	800966c <HAL_TIM_PWM_Start+0x58>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800965e:	b2db      	uxtb	r3, r3
 8009660:	2b01      	cmp	r3, #1
 8009662:	bf14      	ite	ne
 8009664:	2301      	movne	r3, #1
 8009666:	2300      	moveq	r3, #0
 8009668:	b2db      	uxtb	r3, r3
 800966a:	e022      	b.n	80096b2 <HAL_TIM_PWM_Start+0x9e>
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	2b0c      	cmp	r3, #12
 8009670:	d109      	bne.n	8009686 <HAL_TIM_PWM_Start+0x72>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009678:	b2db      	uxtb	r3, r3
 800967a:	2b01      	cmp	r3, #1
 800967c:	bf14      	ite	ne
 800967e:	2301      	movne	r3, #1
 8009680:	2300      	moveq	r3, #0
 8009682:	b2db      	uxtb	r3, r3
 8009684:	e015      	b.n	80096b2 <HAL_TIM_PWM_Start+0x9e>
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	2b10      	cmp	r3, #16
 800968a:	d109      	bne.n	80096a0 <HAL_TIM_PWM_Start+0x8c>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009692:	b2db      	uxtb	r3, r3
 8009694:	2b01      	cmp	r3, #1
 8009696:	bf14      	ite	ne
 8009698:	2301      	movne	r3, #1
 800969a:	2300      	moveq	r3, #0
 800969c:	b2db      	uxtb	r3, r3
 800969e:	e008      	b.n	80096b2 <HAL_TIM_PWM_Start+0x9e>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	bf14      	ite	ne
 80096ac:	2301      	movne	r3, #1
 80096ae:	2300      	moveq	r3, #0
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d001      	beq.n	80096ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e0e2      	b.n	8009880 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d104      	bne.n	80096ca <HAL_TIM_PWM_Start+0xb6>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2202      	movs	r2, #2
 80096c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80096c8:	e023      	b.n	8009712 <HAL_TIM_PWM_Start+0xfe>
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	2b04      	cmp	r3, #4
 80096ce:	d104      	bne.n	80096da <HAL_TIM_PWM_Start+0xc6>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2202      	movs	r2, #2
 80096d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80096d8:	e01b      	b.n	8009712 <HAL_TIM_PWM_Start+0xfe>
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	2b08      	cmp	r3, #8
 80096de:	d104      	bne.n	80096ea <HAL_TIM_PWM_Start+0xd6>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2202      	movs	r2, #2
 80096e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80096e8:	e013      	b.n	8009712 <HAL_TIM_PWM_Start+0xfe>
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	2b0c      	cmp	r3, #12
 80096ee:	d104      	bne.n	80096fa <HAL_TIM_PWM_Start+0xe6>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2202      	movs	r2, #2
 80096f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80096f8:	e00b      	b.n	8009712 <HAL_TIM_PWM_Start+0xfe>
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	2b10      	cmp	r3, #16
 80096fe:	d104      	bne.n	800970a <HAL_TIM_PWM_Start+0xf6>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2202      	movs	r2, #2
 8009704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009708:	e003      	b.n	8009712 <HAL_TIM_PWM_Start+0xfe>
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2202      	movs	r2, #2
 800970e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2201      	movs	r2, #1
 8009718:	6839      	ldr	r1, [r7, #0]
 800971a:	4618      	mov	r0, r3
 800971c:	f000 feee 	bl	800a4fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a58      	ldr	r2, [pc, #352]	@ (8009888 <HAL_TIM_PWM_Start+0x274>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d02c      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a57      	ldr	r2, [pc, #348]	@ (800988c <HAL_TIM_PWM_Start+0x278>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d027      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a55      	ldr	r2, [pc, #340]	@ (8009890 <HAL_TIM_PWM_Start+0x27c>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d022      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a54      	ldr	r2, [pc, #336]	@ (8009894 <HAL_TIM_PWM_Start+0x280>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d01d      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4a52      	ldr	r2, [pc, #328]	@ (8009898 <HAL_TIM_PWM_Start+0x284>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d018      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4a51      	ldr	r2, [pc, #324]	@ (800989c <HAL_TIM_PWM_Start+0x288>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d013      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a4f      	ldr	r2, [pc, #316]	@ (80098a0 <HAL_TIM_PWM_Start+0x28c>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d00e      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a4e      	ldr	r2, [pc, #312]	@ (80098a4 <HAL_TIM_PWM_Start+0x290>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d009      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a4c      	ldr	r2, [pc, #304]	@ (80098a8 <HAL_TIM_PWM_Start+0x294>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d004      	beq.n	8009784 <HAL_TIM_PWM_Start+0x170>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a4b      	ldr	r2, [pc, #300]	@ (80098ac <HAL_TIM_PWM_Start+0x298>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d101      	bne.n	8009788 <HAL_TIM_PWM_Start+0x174>
 8009784:	2301      	movs	r3, #1
 8009786:	e000      	b.n	800978a <HAL_TIM_PWM_Start+0x176>
 8009788:	2300      	movs	r3, #0
 800978a:	2b00      	cmp	r3, #0
 800978c:	d007      	beq.n	800979e <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800979c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a39      	ldr	r2, [pc, #228]	@ (8009888 <HAL_TIM_PWM_Start+0x274>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d04a      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a37      	ldr	r2, [pc, #220]	@ (800988c <HAL_TIM_PWM_Start+0x278>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d045      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097ba:	d040      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097c4:	d03b      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a39      	ldr	r2, [pc, #228]	@ (80098b0 <HAL_TIM_PWM_Start+0x29c>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d036      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a37      	ldr	r2, [pc, #220]	@ (80098b4 <HAL_TIM_PWM_Start+0x2a0>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d031      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a36      	ldr	r2, [pc, #216]	@ (80098b8 <HAL_TIM_PWM_Start+0x2a4>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d02c      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a34      	ldr	r2, [pc, #208]	@ (80098bc <HAL_TIM_PWM_Start+0x2a8>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d027      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a33      	ldr	r2, [pc, #204]	@ (80098c0 <HAL_TIM_PWM_Start+0x2ac>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d022      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a31      	ldr	r2, [pc, #196]	@ (80098c4 <HAL_TIM_PWM_Start+0x2b0>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d01d      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a22      	ldr	r2, [pc, #136]	@ (8009890 <HAL_TIM_PWM_Start+0x27c>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d018      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a20      	ldr	r2, [pc, #128]	@ (8009894 <HAL_TIM_PWM_Start+0x280>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d013      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a2b      	ldr	r2, [pc, #172]	@ (80098c8 <HAL_TIM_PWM_Start+0x2b4>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d00e      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a29      	ldr	r2, [pc, #164]	@ (80098cc <HAL_TIM_PWM_Start+0x2b8>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d009      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a1a      	ldr	r2, [pc, #104]	@ (8009898 <HAL_TIM_PWM_Start+0x284>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d004      	beq.n	800983e <HAL_TIM_PWM_Start+0x22a>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a18      	ldr	r2, [pc, #96]	@ (800989c <HAL_TIM_PWM_Start+0x288>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d115      	bne.n	800986a <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	689a      	ldr	r2, [r3, #8]
 8009844:	4b22      	ldr	r3, [pc, #136]	@ (80098d0 <HAL_TIM_PWM_Start+0x2bc>)
 8009846:	4013      	ands	r3, r2
 8009848:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2b06      	cmp	r3, #6
 800984e:	d015      	beq.n	800987c <HAL_TIM_PWM_Start+0x268>
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009856:	d011      	beq.n	800987c <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	681a      	ldr	r2, [r3, #0]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f042 0201 	orr.w	r2, r2, #1
 8009866:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009868:	e008      	b.n	800987c <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f042 0201 	orr.w	r2, r2, #1
 8009878:	601a      	str	r2, [r3, #0]
 800987a:	e000      	b.n	800987e <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800987c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3710      	adds	r7, #16
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}
 8009888:	40012c00 	.word	0x40012c00
 800988c:	50012c00 	.word	0x50012c00
 8009890:	40013400 	.word	0x40013400
 8009894:	50013400 	.word	0x50013400
 8009898:	40014000 	.word	0x40014000
 800989c:	50014000 	.word	0x50014000
 80098a0:	40014400 	.word	0x40014400
 80098a4:	50014400 	.word	0x50014400
 80098a8:	40014800 	.word	0x40014800
 80098ac:	50014800 	.word	0x50014800
 80098b0:	40000400 	.word	0x40000400
 80098b4:	50000400 	.word	0x50000400
 80098b8:	40000800 	.word	0x40000800
 80098bc:	50000800 	.word	0x50000800
 80098c0:	40000c00 	.word	0x40000c00
 80098c4:	50000c00 	.word	0x50000c00
 80098c8:	40001800 	.word	0x40001800
 80098cc:	50001800 	.word	0x50001800
 80098d0:	00010007 	.word	0x00010007

080098d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b086      	sub	sp, #24
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80098e0:	2300      	movs	r3, #0
 80098e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d101      	bne.n	80098f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80098ee:	2302      	movs	r3, #2
 80098f0:	e0ff      	b.n	8009af2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2201      	movs	r2, #1
 80098f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b14      	cmp	r3, #20
 80098fe:	f200 80f0 	bhi.w	8009ae2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009902:	a201      	add	r2, pc, #4	@ (adr r2, 8009908 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009908:	0800995d 	.word	0x0800995d
 800990c:	08009ae3 	.word	0x08009ae3
 8009910:	08009ae3 	.word	0x08009ae3
 8009914:	08009ae3 	.word	0x08009ae3
 8009918:	0800999d 	.word	0x0800999d
 800991c:	08009ae3 	.word	0x08009ae3
 8009920:	08009ae3 	.word	0x08009ae3
 8009924:	08009ae3 	.word	0x08009ae3
 8009928:	080099df 	.word	0x080099df
 800992c:	08009ae3 	.word	0x08009ae3
 8009930:	08009ae3 	.word	0x08009ae3
 8009934:	08009ae3 	.word	0x08009ae3
 8009938:	08009a1f 	.word	0x08009a1f
 800993c:	08009ae3 	.word	0x08009ae3
 8009940:	08009ae3 	.word	0x08009ae3
 8009944:	08009ae3 	.word	0x08009ae3
 8009948:	08009a61 	.word	0x08009a61
 800994c:	08009ae3 	.word	0x08009ae3
 8009950:	08009ae3 	.word	0x08009ae3
 8009954:	08009ae3 	.word	0x08009ae3
 8009958:	08009aa1 	.word	0x08009aa1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	68b9      	ldr	r1, [r7, #8]
 8009962:	4618      	mov	r0, r3
 8009964:	f000 f9f4 	bl	8009d50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	699a      	ldr	r2, [r3, #24]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f042 0208 	orr.w	r2, r2, #8
 8009976:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	699a      	ldr	r2, [r3, #24]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f022 0204 	bic.w	r2, r2, #4
 8009986:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	6999      	ldr	r1, [r3, #24]
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	691a      	ldr	r2, [r3, #16]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	430a      	orrs	r2, r1
 8009998:	619a      	str	r2, [r3, #24]
      break;
 800999a:	e0a5      	b.n	8009ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	68b9      	ldr	r1, [r7, #8]
 80099a2:	4618      	mov	r0, r3
 80099a4:	f000 fa96 	bl	8009ed4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	699a      	ldr	r2, [r3, #24]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80099b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	699a      	ldr	r2, [r3, #24]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80099c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	6999      	ldr	r1, [r3, #24]
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	021a      	lsls	r2, r3, #8
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	430a      	orrs	r2, r1
 80099da:	619a      	str	r2, [r3, #24]
      break;
 80099dc:	e084      	b.n	8009ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68b9      	ldr	r1, [r7, #8]
 80099e4:	4618      	mov	r0, r3
 80099e6:	f000 fb25 	bl	800a034 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	69da      	ldr	r2, [r3, #28]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f042 0208 	orr.w	r2, r2, #8
 80099f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	69da      	ldr	r2, [r3, #28]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f022 0204 	bic.w	r2, r2, #4
 8009a08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	69d9      	ldr	r1, [r3, #28]
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	691a      	ldr	r2, [r3, #16]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	430a      	orrs	r2, r1
 8009a1a:	61da      	str	r2, [r3, #28]
      break;
 8009a1c:	e064      	b.n	8009ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	68b9      	ldr	r1, [r7, #8]
 8009a24:	4618      	mov	r0, r3
 8009a26:	f000 fbb3 	bl	800a190 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	69da      	ldr	r2, [r3, #28]
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	69da      	ldr	r2, [r3, #28]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	69d9      	ldr	r1, [r3, #28]
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	691b      	ldr	r3, [r3, #16]
 8009a54:	021a      	lsls	r2, r3, #8
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	61da      	str	r2, [r3, #28]
      break;
 8009a5e:	e043      	b.n	8009ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68b9      	ldr	r1, [r7, #8]
 8009a66:	4618      	mov	r0, r3
 8009a68:	f000 fc42 	bl	800a2f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f042 0208 	orr.w	r2, r2, #8
 8009a7a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f022 0204 	bic.w	r2, r2, #4
 8009a8a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	691a      	ldr	r2, [r3, #16]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	430a      	orrs	r2, r1
 8009a9c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009a9e:	e023      	b.n	8009ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	68b9      	ldr	r1, [r7, #8]
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f000 fca4 	bl	800a3f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009aba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009aca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	021a      	lsls	r2, r3, #8
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	430a      	orrs	r2, r1
 8009ade:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009ae0:	e002      	b.n	8009ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	75fb      	strb	r3, [r7, #23]
      break;
 8009ae6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2200      	movs	r2, #0
 8009aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3718      	adds	r7, #24
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
 8009afa:	bf00      	nop

08009afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b085      	sub	sp, #20
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	4a7a      	ldr	r2, [pc, #488]	@ (8009cf8 <TIM_Base_SetConfig+0x1fc>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d02b      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a79      	ldr	r2, [pc, #484]	@ (8009cfc <TIM_Base_SetConfig+0x200>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d027      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b22:	d023      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b2a:	d01f      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4a74      	ldr	r2, [pc, #464]	@ (8009d00 <TIM_Base_SetConfig+0x204>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d01b      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4a73      	ldr	r2, [pc, #460]	@ (8009d04 <TIM_Base_SetConfig+0x208>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d017      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a72      	ldr	r2, [pc, #456]	@ (8009d08 <TIM_Base_SetConfig+0x20c>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d013      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a71      	ldr	r2, [pc, #452]	@ (8009d0c <TIM_Base_SetConfig+0x210>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d00f      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a70      	ldr	r2, [pc, #448]	@ (8009d10 <TIM_Base_SetConfig+0x214>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d00b      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	4a6f      	ldr	r2, [pc, #444]	@ (8009d14 <TIM_Base_SetConfig+0x218>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d007      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	4a6e      	ldr	r2, [pc, #440]	@ (8009d18 <TIM_Base_SetConfig+0x21c>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d003      	beq.n	8009b6c <TIM_Base_SetConfig+0x70>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4a6d      	ldr	r2, [pc, #436]	@ (8009d1c <TIM_Base_SetConfig+0x220>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d108      	bne.n	8009b7e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	685b      	ldr	r3, [r3, #4]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	4a5d      	ldr	r2, [pc, #372]	@ (8009cf8 <TIM_Base_SetConfig+0x1fc>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d05b      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4a5c      	ldr	r2, [pc, #368]	@ (8009cfc <TIM_Base_SetConfig+0x200>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d057      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b94:	d053      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b9c:	d04f      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	4a57      	ldr	r2, [pc, #348]	@ (8009d00 <TIM_Base_SetConfig+0x204>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d04b      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	4a56      	ldr	r2, [pc, #344]	@ (8009d04 <TIM_Base_SetConfig+0x208>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d047      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a55      	ldr	r2, [pc, #340]	@ (8009d08 <TIM_Base_SetConfig+0x20c>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d043      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a54      	ldr	r2, [pc, #336]	@ (8009d0c <TIM_Base_SetConfig+0x210>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d03f      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a53      	ldr	r2, [pc, #332]	@ (8009d10 <TIM_Base_SetConfig+0x214>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d03b      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a52      	ldr	r2, [pc, #328]	@ (8009d14 <TIM_Base_SetConfig+0x218>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d037      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	4a51      	ldr	r2, [pc, #324]	@ (8009d18 <TIM_Base_SetConfig+0x21c>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d033      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	4a50      	ldr	r2, [pc, #320]	@ (8009d1c <TIM_Base_SetConfig+0x220>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d02f      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a4f      	ldr	r2, [pc, #316]	@ (8009d20 <TIM_Base_SetConfig+0x224>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d02b      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	4a4e      	ldr	r2, [pc, #312]	@ (8009d24 <TIM_Base_SetConfig+0x228>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d027      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	4a4d      	ldr	r2, [pc, #308]	@ (8009d28 <TIM_Base_SetConfig+0x22c>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d023      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a4c      	ldr	r2, [pc, #304]	@ (8009d2c <TIM_Base_SetConfig+0x230>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d01f      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a4b      	ldr	r2, [pc, #300]	@ (8009d30 <TIM_Base_SetConfig+0x234>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d01b      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4a4a      	ldr	r2, [pc, #296]	@ (8009d34 <TIM_Base_SetConfig+0x238>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d017      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a49      	ldr	r2, [pc, #292]	@ (8009d38 <TIM_Base_SetConfig+0x23c>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d013      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a48      	ldr	r2, [pc, #288]	@ (8009d3c <TIM_Base_SetConfig+0x240>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d00f      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a47      	ldr	r2, [pc, #284]	@ (8009d40 <TIM_Base_SetConfig+0x244>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d00b      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	4a46      	ldr	r2, [pc, #280]	@ (8009d44 <TIM_Base_SetConfig+0x248>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d007      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	4a45      	ldr	r2, [pc, #276]	@ (8009d48 <TIM_Base_SetConfig+0x24c>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d003      	beq.n	8009c3e <TIM_Base_SetConfig+0x142>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	4a44      	ldr	r2, [pc, #272]	@ (8009d4c <TIM_Base_SetConfig+0x250>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d108      	bne.n	8009c50 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	695b      	ldr	r3, [r3, #20]
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	689a      	ldr	r2, [r3, #8]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a20      	ldr	r2, [pc, #128]	@ (8009cf8 <TIM_Base_SetConfig+0x1fc>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d023      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8009cfc <TIM_Base_SetConfig+0x200>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d01f      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4a24      	ldr	r2, [pc, #144]	@ (8009d18 <TIM_Base_SetConfig+0x21c>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d01b      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a23      	ldr	r2, [pc, #140]	@ (8009d1c <TIM_Base_SetConfig+0x220>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d017      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a28      	ldr	r2, [pc, #160]	@ (8009d38 <TIM_Base_SetConfig+0x23c>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d013      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a27      	ldr	r2, [pc, #156]	@ (8009d3c <TIM_Base_SetConfig+0x240>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d00f      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4a26      	ldr	r2, [pc, #152]	@ (8009d40 <TIM_Base_SetConfig+0x244>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d00b      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	4a25      	ldr	r2, [pc, #148]	@ (8009d44 <TIM_Base_SetConfig+0x248>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d007      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	4a24      	ldr	r2, [pc, #144]	@ (8009d48 <TIM_Base_SetConfig+0x24c>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d003      	beq.n	8009cc4 <TIM_Base_SetConfig+0x1c8>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	4a23      	ldr	r2, [pc, #140]	@ (8009d4c <TIM_Base_SetConfig+0x250>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d103      	bne.n	8009ccc <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	691a      	ldr	r2, [r3, #16]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2201      	movs	r2, #1
 8009cd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	691b      	ldr	r3, [r3, #16]
 8009cd6:	f003 0301 	and.w	r3, r3, #1
 8009cda:	2b01      	cmp	r3, #1
 8009cdc:	d105      	bne.n	8009cea <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	691b      	ldr	r3, [r3, #16]
 8009ce2:	f023 0201 	bic.w	r2, r3, #1
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	611a      	str	r2, [r3, #16]
  }
}
 8009cea:	bf00      	nop
 8009cec:	3714      	adds	r7, #20
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf4:	4770      	bx	lr
 8009cf6:	bf00      	nop
 8009cf8:	40012c00 	.word	0x40012c00
 8009cfc:	50012c00 	.word	0x50012c00
 8009d00:	40000400 	.word	0x40000400
 8009d04:	50000400 	.word	0x50000400
 8009d08:	40000800 	.word	0x40000800
 8009d0c:	50000800 	.word	0x50000800
 8009d10:	40000c00 	.word	0x40000c00
 8009d14:	50000c00 	.word	0x50000c00
 8009d18:	40013400 	.word	0x40013400
 8009d1c:	50013400 	.word	0x50013400
 8009d20:	40001800 	.word	0x40001800
 8009d24:	50001800 	.word	0x50001800
 8009d28:	40001c00 	.word	0x40001c00
 8009d2c:	50001c00 	.word	0x50001c00
 8009d30:	40002000 	.word	0x40002000
 8009d34:	50002000 	.word	0x50002000
 8009d38:	40014000 	.word	0x40014000
 8009d3c:	50014000 	.word	0x50014000
 8009d40:	40014400 	.word	0x40014400
 8009d44:	50014400 	.word	0x50014400
 8009d48:	40014800 	.word	0x40014800
 8009d4c:	50014800 	.word	0x50014800

08009d50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b087      	sub	sp, #28
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6a1b      	ldr	r3, [r3, #32]
 8009d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6a1b      	ldr	r3, [r3, #32]
 8009d64:	f023 0201 	bic.w	r2, r3, #1
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	699b      	ldr	r3, [r3, #24]
 8009d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f023 0303 	bic.w	r3, r3, #3
 8009d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	68fa      	ldr	r2, [r7, #12]
 8009d92:	4313      	orrs	r3, r2
 8009d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	f023 0302 	bic.w	r3, r3, #2
 8009d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	697a      	ldr	r2, [r7, #20]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a40      	ldr	r2, [pc, #256]	@ (8009eac <TIM_OC1_SetConfig+0x15c>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d023      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a3f      	ldr	r2, [pc, #252]	@ (8009eb0 <TIM_OC1_SetConfig+0x160>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d01f      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a3e      	ldr	r2, [pc, #248]	@ (8009eb4 <TIM_OC1_SetConfig+0x164>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d01b      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a3d      	ldr	r2, [pc, #244]	@ (8009eb8 <TIM_OC1_SetConfig+0x168>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d017      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a3c      	ldr	r2, [pc, #240]	@ (8009ebc <TIM_OC1_SetConfig+0x16c>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d013      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a3b      	ldr	r2, [pc, #236]	@ (8009ec0 <TIM_OC1_SetConfig+0x170>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d00f      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a3a      	ldr	r2, [pc, #232]	@ (8009ec4 <TIM_OC1_SetConfig+0x174>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d00b      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a39      	ldr	r2, [pc, #228]	@ (8009ec8 <TIM_OC1_SetConfig+0x178>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d007      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a38      	ldr	r2, [pc, #224]	@ (8009ecc <TIM_OC1_SetConfig+0x17c>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d003      	beq.n	8009df8 <TIM_OC1_SetConfig+0xa8>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a37      	ldr	r2, [pc, #220]	@ (8009ed0 <TIM_OC1_SetConfig+0x180>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d10c      	bne.n	8009e12 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	f023 0308 	bic.w	r3, r3, #8
 8009dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	697a      	ldr	r2, [r7, #20]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	f023 0304 	bic.w	r3, r3, #4
 8009e10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a25      	ldr	r2, [pc, #148]	@ (8009eac <TIM_OC1_SetConfig+0x15c>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d023      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a24      	ldr	r2, [pc, #144]	@ (8009eb0 <TIM_OC1_SetConfig+0x160>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d01f      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a23      	ldr	r2, [pc, #140]	@ (8009eb4 <TIM_OC1_SetConfig+0x164>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d01b      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	4a22      	ldr	r2, [pc, #136]	@ (8009eb8 <TIM_OC1_SetConfig+0x168>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d017      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	4a21      	ldr	r2, [pc, #132]	@ (8009ebc <TIM_OC1_SetConfig+0x16c>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d013      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	4a20      	ldr	r2, [pc, #128]	@ (8009ec0 <TIM_OC1_SetConfig+0x170>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d00f      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	4a1f      	ldr	r2, [pc, #124]	@ (8009ec4 <TIM_OC1_SetConfig+0x174>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d00b      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8009ec8 <TIM_OC1_SetConfig+0x178>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d007      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	4a1d      	ldr	r2, [pc, #116]	@ (8009ecc <TIM_OC1_SetConfig+0x17c>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d003      	beq.n	8009e62 <TIM_OC1_SetConfig+0x112>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	4a1c      	ldr	r2, [pc, #112]	@ (8009ed0 <TIM_OC1_SetConfig+0x180>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d111      	bne.n	8009e86 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	695b      	ldr	r3, [r3, #20]
 8009e76:	693a      	ldr	r2, [r7, #16]
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	699b      	ldr	r3, [r3, #24]
 8009e80:	693a      	ldr	r2, [r7, #16]
 8009e82:	4313      	orrs	r3, r2
 8009e84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	693a      	ldr	r2, [r7, #16]
 8009e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	68fa      	ldr	r2, [r7, #12]
 8009e90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	685a      	ldr	r2, [r3, #4]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	621a      	str	r2, [r3, #32]
}
 8009ea0:	bf00      	nop
 8009ea2:	371c      	adds	r7, #28
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr
 8009eac:	40012c00 	.word	0x40012c00
 8009eb0:	50012c00 	.word	0x50012c00
 8009eb4:	40013400 	.word	0x40013400
 8009eb8:	50013400 	.word	0x50013400
 8009ebc:	40014000 	.word	0x40014000
 8009ec0:	50014000 	.word	0x50014000
 8009ec4:	40014400 	.word	0x40014400
 8009ec8:	50014400 	.word	0x50014400
 8009ecc:	40014800 	.word	0x40014800
 8009ed0:	50014800 	.word	0x50014800

08009ed4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b087      	sub	sp, #28
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a1b      	ldr	r3, [r3, #32]
 8009ee2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a1b      	ldr	r3, [r3, #32]
 8009ee8:	f023 0210 	bic.w	r2, r3, #16
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	699b      	ldr	r3, [r3, #24]
 8009efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	021b      	lsls	r3, r3, #8
 8009f16:	68fa      	ldr	r2, [r7, #12]
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	f023 0320 	bic.w	r3, r3, #32
 8009f22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	011b      	lsls	r3, r3, #4
 8009f2a:	697a      	ldr	r2, [r7, #20]
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	4a36      	ldr	r2, [pc, #216]	@ (800a00c <TIM_OC2_SetConfig+0x138>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d00b      	beq.n	8009f50 <TIM_OC2_SetConfig+0x7c>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	4a35      	ldr	r2, [pc, #212]	@ (800a010 <TIM_OC2_SetConfig+0x13c>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d007      	beq.n	8009f50 <TIM_OC2_SetConfig+0x7c>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4a34      	ldr	r2, [pc, #208]	@ (800a014 <TIM_OC2_SetConfig+0x140>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d003      	beq.n	8009f50 <TIM_OC2_SetConfig+0x7c>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	4a33      	ldr	r2, [pc, #204]	@ (800a018 <TIM_OC2_SetConfig+0x144>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d10d      	bne.n	8009f6c <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	68db      	ldr	r3, [r3, #12]
 8009f5c:	011b      	lsls	r3, r3, #4
 8009f5e:	697a      	ldr	r2, [r7, #20]
 8009f60:	4313      	orrs	r3, r2
 8009f62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	4a27      	ldr	r2, [pc, #156]	@ (800a00c <TIM_OC2_SetConfig+0x138>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d023      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	4a26      	ldr	r2, [pc, #152]	@ (800a010 <TIM_OC2_SetConfig+0x13c>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d01f      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a25      	ldr	r2, [pc, #148]	@ (800a014 <TIM_OC2_SetConfig+0x140>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d01b      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	4a24      	ldr	r2, [pc, #144]	@ (800a018 <TIM_OC2_SetConfig+0x144>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d017      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	4a23      	ldr	r2, [pc, #140]	@ (800a01c <TIM_OC2_SetConfig+0x148>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d013      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a22      	ldr	r2, [pc, #136]	@ (800a020 <TIM_OC2_SetConfig+0x14c>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d00f      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a21      	ldr	r2, [pc, #132]	@ (800a024 <TIM_OC2_SetConfig+0x150>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d00b      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a20      	ldr	r2, [pc, #128]	@ (800a028 <TIM_OC2_SetConfig+0x154>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d007      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a1f      	ldr	r2, [pc, #124]	@ (800a02c <TIM_OC2_SetConfig+0x158>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d003      	beq.n	8009fbc <TIM_OC2_SetConfig+0xe8>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a1e      	ldr	r2, [pc, #120]	@ (800a030 <TIM_OC2_SetConfig+0x15c>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d113      	bne.n	8009fe4 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009fc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009fca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	693a      	ldr	r2, [r7, #16]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	699b      	ldr	r3, [r3, #24]
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	693a      	ldr	r2, [r7, #16]
 8009fe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	68fa      	ldr	r2, [r7, #12]
 8009fee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	685a      	ldr	r2, [r3, #4]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	697a      	ldr	r2, [r7, #20]
 8009ffc:	621a      	str	r2, [r3, #32]
}
 8009ffe:	bf00      	nop
 800a000:	371c      	adds	r7, #28
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr
 800a00a:	bf00      	nop
 800a00c:	40012c00 	.word	0x40012c00
 800a010:	50012c00 	.word	0x50012c00
 800a014:	40013400 	.word	0x40013400
 800a018:	50013400 	.word	0x50013400
 800a01c:	40014000 	.word	0x40014000
 800a020:	50014000 	.word	0x50014000
 800a024:	40014400 	.word	0x40014400
 800a028:	50014400 	.word	0x50014400
 800a02c:	40014800 	.word	0x40014800
 800a030:	50014800 	.word	0x50014800

0800a034 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a034:	b480      	push	{r7}
 800a036:	b087      	sub	sp, #28
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6a1b      	ldr	r3, [r3, #32]
 800a042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6a1b      	ldr	r3, [r3, #32]
 800a048:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	69db      	ldr	r3, [r3, #28]
 800a05a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f023 0303 	bic.w	r3, r3, #3
 800a06e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	4313      	orrs	r3, r2
 800a078:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a080:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	021b      	lsls	r3, r3, #8
 800a088:	697a      	ldr	r2, [r7, #20]
 800a08a:	4313      	orrs	r3, r2
 800a08c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a35      	ldr	r2, [pc, #212]	@ (800a168 <TIM_OC3_SetConfig+0x134>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d00b      	beq.n	800a0ae <TIM_OC3_SetConfig+0x7a>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a34      	ldr	r2, [pc, #208]	@ (800a16c <TIM_OC3_SetConfig+0x138>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d007      	beq.n	800a0ae <TIM_OC3_SetConfig+0x7a>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4a33      	ldr	r2, [pc, #204]	@ (800a170 <TIM_OC3_SetConfig+0x13c>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d003      	beq.n	800a0ae <TIM_OC3_SetConfig+0x7a>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	4a32      	ldr	r2, [pc, #200]	@ (800a174 <TIM_OC3_SetConfig+0x140>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d10d      	bne.n	800a0ca <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a0b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	68db      	ldr	r3, [r3, #12]
 800a0ba:	021b      	lsls	r3, r3, #8
 800a0bc:	697a      	ldr	r2, [r7, #20]
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a0c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4a26      	ldr	r2, [pc, #152]	@ (800a168 <TIM_OC3_SetConfig+0x134>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d023      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4a25      	ldr	r2, [pc, #148]	@ (800a16c <TIM_OC3_SetConfig+0x138>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d01f      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a24      	ldr	r2, [pc, #144]	@ (800a170 <TIM_OC3_SetConfig+0x13c>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d01b      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a23      	ldr	r2, [pc, #140]	@ (800a174 <TIM_OC3_SetConfig+0x140>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d017      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	4a22      	ldr	r2, [pc, #136]	@ (800a178 <TIM_OC3_SetConfig+0x144>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d013      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a21      	ldr	r2, [pc, #132]	@ (800a17c <TIM_OC3_SetConfig+0x148>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d00f      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a20      	ldr	r2, [pc, #128]	@ (800a180 <TIM_OC3_SetConfig+0x14c>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d00b      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a1f      	ldr	r2, [pc, #124]	@ (800a184 <TIM_OC3_SetConfig+0x150>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d007      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a1e      	ldr	r2, [pc, #120]	@ (800a188 <TIM_OC3_SetConfig+0x154>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d003      	beq.n	800a11a <TIM_OC3_SetConfig+0xe6>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a1d      	ldr	r2, [pc, #116]	@ (800a18c <TIM_OC3_SetConfig+0x158>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d113      	bne.n	800a142 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	695b      	ldr	r3, [r3, #20]
 800a12e:	011b      	lsls	r3, r3, #4
 800a130:	693a      	ldr	r2, [r7, #16]
 800a132:	4313      	orrs	r3, r2
 800a134:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	699b      	ldr	r3, [r3, #24]
 800a13a:	011b      	lsls	r3, r3, #4
 800a13c:	693a      	ldr	r2, [r7, #16]
 800a13e:	4313      	orrs	r3, r2
 800a140:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	693a      	ldr	r2, [r7, #16]
 800a146:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	68fa      	ldr	r2, [r7, #12]
 800a14c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	697a      	ldr	r2, [r7, #20]
 800a15a:	621a      	str	r2, [r3, #32]
}
 800a15c:	bf00      	nop
 800a15e:	371c      	adds	r7, #28
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr
 800a168:	40012c00 	.word	0x40012c00
 800a16c:	50012c00 	.word	0x50012c00
 800a170:	40013400 	.word	0x40013400
 800a174:	50013400 	.word	0x50013400
 800a178:	40014000 	.word	0x40014000
 800a17c:	50014000 	.word	0x50014000
 800a180:	40014400 	.word	0x40014400
 800a184:	50014400 	.word	0x50014400
 800a188:	40014800 	.word	0x40014800
 800a18c:	50014800 	.word	0x50014800

0800a190 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a190:	b480      	push	{r7}
 800a192:	b087      	sub	sp, #28
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a1b      	ldr	r3, [r3, #32]
 800a19e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6a1b      	ldr	r3, [r3, #32]
 800a1a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	69db      	ldr	r3, [r3, #28]
 800a1b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a1be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a1c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a1ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	021b      	lsls	r3, r3, #8
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a1de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	689b      	ldr	r3, [r3, #8]
 800a1e4:	031b      	lsls	r3, r3, #12
 800a1e6:	697a      	ldr	r2, [r7, #20]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a36      	ldr	r2, [pc, #216]	@ (800a2c8 <TIM_OC4_SetConfig+0x138>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d00b      	beq.n	800a20c <TIM_OC4_SetConfig+0x7c>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	4a35      	ldr	r2, [pc, #212]	@ (800a2cc <TIM_OC4_SetConfig+0x13c>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d007      	beq.n	800a20c <TIM_OC4_SetConfig+0x7c>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4a34      	ldr	r2, [pc, #208]	@ (800a2d0 <TIM_OC4_SetConfig+0x140>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d003      	beq.n	800a20c <TIM_OC4_SetConfig+0x7c>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	4a33      	ldr	r2, [pc, #204]	@ (800a2d4 <TIM_OC4_SetConfig+0x144>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d10d      	bne.n	800a228 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a212:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	031b      	lsls	r3, r3, #12
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	4313      	orrs	r3, r2
 800a21e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a226:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4a27      	ldr	r2, [pc, #156]	@ (800a2c8 <TIM_OC4_SetConfig+0x138>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d023      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4a26      	ldr	r2, [pc, #152]	@ (800a2cc <TIM_OC4_SetConfig+0x13c>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d01f      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	4a25      	ldr	r2, [pc, #148]	@ (800a2d0 <TIM_OC4_SetConfig+0x140>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d01b      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a24      	ldr	r2, [pc, #144]	@ (800a2d4 <TIM_OC4_SetConfig+0x144>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d017      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a23      	ldr	r2, [pc, #140]	@ (800a2d8 <TIM_OC4_SetConfig+0x148>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d013      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	4a22      	ldr	r2, [pc, #136]	@ (800a2dc <TIM_OC4_SetConfig+0x14c>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d00f      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a21      	ldr	r2, [pc, #132]	@ (800a2e0 <TIM_OC4_SetConfig+0x150>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d00b      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4a20      	ldr	r2, [pc, #128]	@ (800a2e4 <TIM_OC4_SetConfig+0x154>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d007      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	4a1f      	ldr	r2, [pc, #124]	@ (800a2e8 <TIM_OC4_SetConfig+0x158>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d003      	beq.n	800a278 <TIM_OC4_SetConfig+0xe8>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	4a1e      	ldr	r2, [pc, #120]	@ (800a2ec <TIM_OC4_SetConfig+0x15c>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d113      	bne.n	800a2a0 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a27e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a280:	693b      	ldr	r3, [r7, #16]
 800a282:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a286:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	695b      	ldr	r3, [r3, #20]
 800a28c:	019b      	lsls	r3, r3, #6
 800a28e:	693a      	ldr	r2, [r7, #16]
 800a290:	4313      	orrs	r3, r2
 800a292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	019b      	lsls	r3, r3, #6
 800a29a:	693a      	ldr	r2, [r7, #16]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	693a      	ldr	r2, [r7, #16]
 800a2a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	68fa      	ldr	r2, [r7, #12]
 800a2aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	685a      	ldr	r2, [r3, #4]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	621a      	str	r2, [r3, #32]
}
 800a2ba:	bf00      	nop
 800a2bc:	371c      	adds	r7, #28
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c4:	4770      	bx	lr
 800a2c6:	bf00      	nop
 800a2c8:	40012c00 	.word	0x40012c00
 800a2cc:	50012c00 	.word	0x50012c00
 800a2d0:	40013400 	.word	0x40013400
 800a2d4:	50013400 	.word	0x50013400
 800a2d8:	40014000 	.word	0x40014000
 800a2dc:	50014000 	.word	0x50014000
 800a2e0:	40014400 	.word	0x40014400
 800a2e4:	50014400 	.word	0x50014400
 800a2e8:	40014800 	.word	0x40014800
 800a2ec:	50014800 	.word	0x50014800

0800a2f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b087      	sub	sp, #28
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6a1b      	ldr	r3, [r3, #32]
 800a2fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6a1b      	ldr	r3, [r3, #32]
 800a304:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a31e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	68fa      	ldr	r2, [r7, #12]
 800a32a:	4313      	orrs	r3, r2
 800a32c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a334:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	041b      	lsls	r3, r3, #16
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	4313      	orrs	r3, r2
 800a340:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	4a21      	ldr	r2, [pc, #132]	@ (800a3cc <TIM_OC5_SetConfig+0xdc>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d023      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	4a20      	ldr	r2, [pc, #128]	@ (800a3d0 <TIM_OC5_SetConfig+0xe0>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d01f      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	4a1f      	ldr	r2, [pc, #124]	@ (800a3d4 <TIM_OC5_SetConfig+0xe4>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d01b      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a1e      	ldr	r2, [pc, #120]	@ (800a3d8 <TIM_OC5_SetConfig+0xe8>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d017      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a1d      	ldr	r2, [pc, #116]	@ (800a3dc <TIM_OC5_SetConfig+0xec>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d013      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a1c      	ldr	r2, [pc, #112]	@ (800a3e0 <TIM_OC5_SetConfig+0xf0>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d00f      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a1b      	ldr	r2, [pc, #108]	@ (800a3e4 <TIM_OC5_SetConfig+0xf4>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d00b      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4a1a      	ldr	r2, [pc, #104]	@ (800a3e8 <TIM_OC5_SetConfig+0xf8>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d007      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	4a19      	ldr	r2, [pc, #100]	@ (800a3ec <TIM_OC5_SetConfig+0xfc>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d003      	beq.n	800a392 <TIM_OC5_SetConfig+0xa2>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4a18      	ldr	r2, [pc, #96]	@ (800a3f0 <TIM_OC5_SetConfig+0x100>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d109      	bne.n	800a3a6 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a398:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	695b      	ldr	r3, [r3, #20]
 800a39e:	021b      	lsls	r3, r3, #8
 800a3a0:	697a      	ldr	r2, [r7, #20]
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	697a      	ldr	r2, [r7, #20]
 800a3aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	68fa      	ldr	r2, [r7, #12]
 800a3b0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	685a      	ldr	r2, [r3, #4]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	693a      	ldr	r2, [r7, #16]
 800a3be:	621a      	str	r2, [r3, #32]
}
 800a3c0:	bf00      	nop
 800a3c2:	371c      	adds	r7, #28
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr
 800a3cc:	40012c00 	.word	0x40012c00
 800a3d0:	50012c00 	.word	0x50012c00
 800a3d4:	40013400 	.word	0x40013400
 800a3d8:	50013400 	.word	0x50013400
 800a3dc:	40014000 	.word	0x40014000
 800a3e0:	50014000 	.word	0x50014000
 800a3e4:	40014400 	.word	0x40014400
 800a3e8:	50014400 	.word	0x50014400
 800a3ec:	40014800 	.word	0x40014800
 800a3f0:	50014800 	.word	0x50014800

0800a3f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b087      	sub	sp, #28
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6a1b      	ldr	r3, [r3, #32]
 800a402:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6a1b      	ldr	r3, [r3, #32]
 800a408:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a41a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	021b      	lsls	r3, r3, #8
 800a42e:	68fa      	ldr	r2, [r7, #12]
 800a430:	4313      	orrs	r3, r2
 800a432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a43a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	051b      	lsls	r3, r3, #20
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	4313      	orrs	r3, r2
 800a446:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a22      	ldr	r2, [pc, #136]	@ (800a4d4 <TIM_OC6_SetConfig+0xe0>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d023      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	4a21      	ldr	r2, [pc, #132]	@ (800a4d8 <TIM_OC6_SetConfig+0xe4>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d01f      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	4a20      	ldr	r2, [pc, #128]	@ (800a4dc <TIM_OC6_SetConfig+0xe8>)
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d01b      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	4a1f      	ldr	r2, [pc, #124]	@ (800a4e0 <TIM_OC6_SetConfig+0xec>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d017      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	4a1e      	ldr	r2, [pc, #120]	@ (800a4e4 <TIM_OC6_SetConfig+0xf0>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d013      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	4a1d      	ldr	r2, [pc, #116]	@ (800a4e8 <TIM_OC6_SetConfig+0xf4>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d00f      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a1c      	ldr	r2, [pc, #112]	@ (800a4ec <TIM_OC6_SetConfig+0xf8>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d00b      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a1b      	ldr	r2, [pc, #108]	@ (800a4f0 <TIM_OC6_SetConfig+0xfc>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d007      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a1a      	ldr	r2, [pc, #104]	@ (800a4f4 <TIM_OC6_SetConfig+0x100>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d003      	beq.n	800a498 <TIM_OC6_SetConfig+0xa4>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a19      	ldr	r2, [pc, #100]	@ (800a4f8 <TIM_OC6_SetConfig+0x104>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d109      	bne.n	800a4ac <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a49e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	695b      	ldr	r3, [r3, #20]
 800a4a4:	029b      	lsls	r3, r3, #10
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	697a      	ldr	r2, [r7, #20]
 800a4b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	693a      	ldr	r2, [r7, #16]
 800a4c4:	621a      	str	r2, [r3, #32]
}
 800a4c6:	bf00      	nop
 800a4c8:	371c      	adds	r7, #28
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	40012c00 	.word	0x40012c00
 800a4d8:	50012c00 	.word	0x50012c00
 800a4dc:	40013400 	.word	0x40013400
 800a4e0:	50013400 	.word	0x50013400
 800a4e4:	40014000 	.word	0x40014000
 800a4e8:	50014000 	.word	0x50014000
 800a4ec:	40014400 	.word	0x40014400
 800a4f0:	50014400 	.word	0x50014400
 800a4f4:	40014800 	.word	0x40014800
 800a4f8:	50014800 	.word	0x50014800

0800a4fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b087      	sub	sp, #28
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	f003 031f 	and.w	r3, r3, #31
 800a50e:	2201      	movs	r2, #1
 800a510:	fa02 f303 	lsl.w	r3, r2, r3
 800a514:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	6a1a      	ldr	r2, [r3, #32]
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	43db      	mvns	r3, r3
 800a51e:	401a      	ands	r2, r3
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6a1a      	ldr	r2, [r3, #32]
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	f003 031f 	and.w	r3, r3, #31
 800a52e:	6879      	ldr	r1, [r7, #4]
 800a530:	fa01 f303 	lsl.w	r3, r1, r3
 800a534:	431a      	orrs	r2, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	621a      	str	r2, [r3, #32]
}
 800a53a:	bf00      	nop
 800a53c:	371c      	adds	r7, #28
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr
	...

0800a548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d101      	bne.n	800a560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a55c:	2302      	movs	r3, #2
 800a55e:	e0a1      	b.n	800a6a4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2202      	movs	r2, #2
 800a56c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a4a      	ldr	r2, [pc, #296]	@ (800a6b0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d00e      	beq.n	800a5a8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	4a49      	ldr	r2, [pc, #292]	@ (800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d009      	beq.n	800a5a8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4a47      	ldr	r2, [pc, #284]	@ (800a6b8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d004      	beq.n	800a5a8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4a46      	ldr	r2, [pc, #280]	@ (800a6bc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d108      	bne.n	800a5ba <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a5ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a5c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	68fa      	ldr	r2, [r7, #12]
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	4a34      	ldr	r2, [pc, #208]	@ (800a6b0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d04a      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a33      	ldr	r2, [pc, #204]	@ (800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d045      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5f4:	d040      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5fe:	d03b      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a2e      	ldr	r2, [pc, #184]	@ (800a6c0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d036      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a2d      	ldr	r2, [pc, #180]	@ (800a6c4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d031      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a2b      	ldr	r2, [pc, #172]	@ (800a6c8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d02c      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4a2a      	ldr	r2, [pc, #168]	@ (800a6cc <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d027      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4a28      	ldr	r2, [pc, #160]	@ (800a6d0 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d022      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a27      	ldr	r2, [pc, #156]	@ (800a6d4 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d01d      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a1d      	ldr	r2, [pc, #116]	@ (800a6b8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d018      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a1c      	ldr	r2, [pc, #112]	@ (800a6bc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d013      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a20      	ldr	r2, [pc, #128]	@ (800a6d8 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d00e      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a1f      	ldr	r2, [pc, #124]	@ (800a6dc <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d009      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a1d      	ldr	r2, [pc, #116]	@ (800a6e0 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d004      	beq.n	800a678 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4a1c      	ldr	r2, [pc, #112]	@ (800a6e4 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d10c      	bne.n	800a692 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a67e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	68ba      	ldr	r2, [r7, #8]
 800a686:	4313      	orrs	r3, r2
 800a688:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2201      	movs	r2, #1
 800a696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a6a2:	2300      	movs	r3, #0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3714      	adds	r7, #20
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr
 800a6b0:	40012c00 	.word	0x40012c00
 800a6b4:	50012c00 	.word	0x50012c00
 800a6b8:	40013400 	.word	0x40013400
 800a6bc:	50013400 	.word	0x50013400
 800a6c0:	40000400 	.word	0x40000400
 800a6c4:	50000400 	.word	0x50000400
 800a6c8:	40000800 	.word	0x40000800
 800a6cc:	50000800 	.word	0x50000800
 800a6d0:	40000c00 	.word	0x40000c00
 800a6d4:	50000c00 	.word	0x50000c00
 800a6d8:	40001800 	.word	0x40001800
 800a6dc:	50001800 	.word	0x50001800
 800a6e0:	40014000 	.word	0x40014000
 800a6e4:	50014000 	.word	0x50014000

0800a6e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d101      	bne.n	800a6fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e042      	b.n	800a780 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a700:	2b00      	cmp	r3, #0
 800a702:	d106      	bne.n	800a712 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f7f7 fab1 	bl	8001c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2224      	movs	r2, #36	@ 0x24
 800a716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f022 0201 	bic.w	r2, r2, #1
 800a728:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d002      	beq.n	800a738 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 fdc0 	bl	800b2b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 fbcf 	bl	800aedc <UART_SetConfig>
 800a73e:	4603      	mov	r3, r0
 800a740:	2b01      	cmp	r3, #1
 800a742:	d101      	bne.n	800a748 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	e01b      	b.n	800a780 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a756:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689a      	ldr	r2, [r3, #8]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a766:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f042 0201 	orr.w	r2, r2, #1
 800a776:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 fe3f 	bl	800b3fc <UART_CheckIdleState>
 800a77e:	4603      	mov	r3, r0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b08a      	sub	sp, #40	@ 0x28
 800a78c:	af02      	add	r7, sp, #8
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	4613      	mov	r3, r2
 800a796:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a79e:	2b20      	cmp	r3, #32
 800a7a0:	f040 808b 	bne.w	800a8ba <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d002      	beq.n	800a7b0 <HAL_UART_Transmit+0x28>
 800a7aa:	88fb      	ldrh	r3, [r7, #6]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d101      	bne.n	800a7b4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	e083      	b.n	800a8bc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7be:	2b80      	cmp	r3, #128	@ 0x80
 800a7c0:	d107      	bne.n	800a7d2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	689a      	ldr	r2, [r3, #8]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7d0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2221      	movs	r2, #33	@ 0x21
 800a7de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a7e2:	f7f7 fbb9 	bl	8001f58 <HAL_GetTick>
 800a7e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	88fa      	ldrh	r2, [r7, #6]
 800a7ec:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	88fa      	ldrh	r2, [r7, #6]
 800a7f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a800:	d108      	bne.n	800a814 <HAL_UART_Transmit+0x8c>
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d104      	bne.n	800a814 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a80a:	2300      	movs	r3, #0
 800a80c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	61bb      	str	r3, [r7, #24]
 800a812:	e003      	b.n	800a81c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a818:	2300      	movs	r3, #0
 800a81a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a81c:	e030      	b.n	800a880 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	9300      	str	r3, [sp, #0]
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	2200      	movs	r2, #0
 800a826:	2180      	movs	r1, #128	@ 0x80
 800a828:	68f8      	ldr	r0, [r7, #12]
 800a82a:	f000 fe91 	bl	800b550 <UART_WaitOnFlagUntilTimeout>
 800a82e:	4603      	mov	r3, r0
 800a830:	2b00      	cmp	r3, #0
 800a832:	d005      	beq.n	800a840 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2220      	movs	r2, #32
 800a838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a83c:	2303      	movs	r3, #3
 800a83e:	e03d      	b.n	800a8bc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d10b      	bne.n	800a85e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	881b      	ldrh	r3, [r3, #0]
 800a84a:	461a      	mov	r2, r3
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a854:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	3302      	adds	r3, #2
 800a85a:	61bb      	str	r3, [r7, #24]
 800a85c:	e007      	b.n	800a86e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a85e:	69fb      	ldr	r3, [r7, #28]
 800a860:	781a      	ldrb	r2, [r3, #0]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a868:	69fb      	ldr	r3, [r7, #28]
 800a86a:	3301      	adds	r3, #1
 800a86c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a874:	b29b      	uxth	r3, r3
 800a876:	3b01      	subs	r3, #1
 800a878:	b29a      	uxth	r2, r3
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a886:	b29b      	uxth	r3, r3
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d1c8      	bne.n	800a81e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	9300      	str	r3, [sp, #0]
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	2200      	movs	r2, #0
 800a894:	2140      	movs	r1, #64	@ 0x40
 800a896:	68f8      	ldr	r0, [r7, #12]
 800a898:	f000 fe5a 	bl	800b550 <UART_WaitOnFlagUntilTimeout>
 800a89c:	4603      	mov	r3, r0
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d005      	beq.n	800a8ae <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2220      	movs	r2, #32
 800a8a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a8aa:	2303      	movs	r3, #3
 800a8ac:	e006      	b.n	800a8bc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2220      	movs	r2, #32
 800a8b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	e000      	b.n	800a8bc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a8ba:	2302      	movs	r3, #2
  }
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3720      	adds	r7, #32
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b0ae      	sub	sp, #184	@ 0xb8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	69db      	ldr	r3, [r3, #28]
 800a8d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a8ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a8ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800a8f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d11b      	bne.n	800a938 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a900:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a904:	f003 0320 	and.w	r3, r3, #32
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d015      	beq.n	800a938 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a90c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a910:	f003 0320 	and.w	r3, r3, #32
 800a914:	2b00      	cmp	r3, #0
 800a916:	d105      	bne.n	800a924 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a91c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a920:	2b00      	cmp	r3, #0
 800a922:	d009      	beq.n	800a938 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a928:	2b00      	cmp	r3, #0
 800a92a:	f000 82ac 	beq.w	800ae86 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a932:	6878      	ldr	r0, [r7, #4]
 800a934:	4798      	blx	r3
      }
      return;
 800a936:	e2a6      	b.n	800ae86 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a938:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	f000 80fd 	beq.w	800ab3c <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a942:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a946:	4b7a      	ldr	r3, [pc, #488]	@ (800ab30 <HAL_UART_IRQHandler+0x26c>)
 800a948:	4013      	ands	r3, r2
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d106      	bne.n	800a95c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a94e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a952:	4b78      	ldr	r3, [pc, #480]	@ (800ab34 <HAL_UART_IRQHandler+0x270>)
 800a954:	4013      	ands	r3, r2
 800a956:	2b00      	cmp	r3, #0
 800a958:	f000 80f0 	beq.w	800ab3c <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a95c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a960:	f003 0301 	and.w	r3, r3, #1
 800a964:	2b00      	cmp	r3, #0
 800a966:	d011      	beq.n	800a98c <HAL_UART_IRQHandler+0xc8>
 800a968:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a96c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00b      	beq.n	800a98c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2201      	movs	r2, #1
 800a97a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a982:	f043 0201 	orr.w	r2, r3, #1
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a98c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a990:	f003 0302 	and.w	r3, r3, #2
 800a994:	2b00      	cmp	r3, #0
 800a996:	d011      	beq.n	800a9bc <HAL_UART_IRQHandler+0xf8>
 800a998:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a99c:	f003 0301 	and.w	r3, r3, #1
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d00b      	beq.n	800a9bc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	2202      	movs	r2, #2
 800a9aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9b2:	f043 0204 	orr.w	r2, r3, #4
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a9bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a9c0:	f003 0304 	and.w	r3, r3, #4
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d011      	beq.n	800a9ec <HAL_UART_IRQHandler+0x128>
 800a9c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9cc:	f003 0301 	and.w	r3, r3, #1
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00b      	beq.n	800a9ec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	2204      	movs	r2, #4
 800a9da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9e2:	f043 0202 	orr.w	r2, r3, #2
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a9ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a9f0:	f003 0308 	and.w	r3, r3, #8
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d017      	beq.n	800aa28 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a9f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a9fc:	f003 0320 	and.w	r3, r3, #32
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d105      	bne.n	800aa10 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800aa04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800aa08:	4b49      	ldr	r3, [pc, #292]	@ (800ab30 <HAL_UART_IRQHandler+0x26c>)
 800aa0a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00b      	beq.n	800aa28 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	2208      	movs	r2, #8
 800aa16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa1e:	f043 0208 	orr.w	r2, r3, #8
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aa28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aa2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d012      	beq.n	800aa5a <HAL_UART_IRQHandler+0x196>
 800aa34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800aa38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d00c      	beq.n	800aa5a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa50:	f043 0220 	orr.w	r2, r3, #32
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	f000 8212 	beq.w	800ae8a <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aa66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aa6a:	f003 0320 	and.w	r3, r3, #32
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d013      	beq.n	800aa9a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aa72:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800aa76:	f003 0320 	and.w	r3, r3, #32
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d105      	bne.n	800aa8a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aa7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d007      	beq.n	800aa9a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d003      	beq.n	800aa9a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaa0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	689b      	ldr	r3, [r3, #8]
 800aaaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaae:	2b40      	cmp	r3, #64	@ 0x40
 800aab0:	d005      	beq.n	800aabe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aab2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800aab6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d02e      	beq.n	800ab1c <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f000 fed6 	bl	800b870 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	689b      	ldr	r3, [r3, #8]
 800aaca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aace:	2b40      	cmp	r3, #64	@ 0x40
 800aad0:	d120      	bne.n	800ab14 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d017      	beq.n	800ab0c <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aae2:	4a15      	ldr	r2, [pc, #84]	@ (800ab38 <HAL_UART_IRQHandler+0x274>)
 800aae4:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaec:	4618      	mov	r0, r3
 800aaee:	f7f8 fbcf 	bl	8003290 <HAL_DMA_Abort_IT>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d019      	beq.n	800ab2c <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aafe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ab06:	4610      	mov	r0, r2
 800ab08:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab0a:	e00f      	b.n	800ab2c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f000 f9db 	bl	800aec8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab12:	e00b      	b.n	800ab2c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 f9d7 	bl	800aec8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab1a:	e007      	b.n	800ab2c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 f9d3 	bl	800aec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ab2a:	e1ae      	b.n	800ae8a <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab2c:	bf00      	nop
    return;
 800ab2e:	e1ac      	b.n	800ae8a <HAL_UART_IRQHandler+0x5c6>
 800ab30:	10000001 	.word	0x10000001
 800ab34:	04000120 	.word	0x04000120
 800ab38:	0800b93d 	.word	0x0800b93d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	f040 8142 	bne.w	800adca <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ab46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab4a:	f003 0310 	and.w	r3, r3, #16
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	f000 813b 	beq.w	800adca <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ab54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ab58:	f003 0310 	and.w	r3, r3, #16
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f000 8134 	beq.w	800adca <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	2210      	movs	r2, #16
 800ab68:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	689b      	ldr	r3, [r3, #8]
 800ab70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab74:	2b40      	cmp	r3, #64	@ 0x40
 800ab76:	f040 80aa 	bne.w	800acce <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab84:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800ab88:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	f000 8084 	beq.w	800ac9a <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ab98:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d27c      	bcs.n	800ac9a <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800aba6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abb2:	2b81      	cmp	r3, #129	@ 0x81
 800abb4:	d060      	beq.n	800ac78 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abbe:	e853 3f00 	ldrex	r3, [r3]
 800abc2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800abc4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800abca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	461a      	mov	r2, r3
 800abd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800abdc:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abde:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800abe0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800abe4:	e841 2300 	strex	r3, r2, [r1]
 800abe8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800abea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800abec:	2b00      	cmp	r3, #0
 800abee:	d1e2      	bne.n	800abb6 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	3308      	adds	r3, #8
 800abf6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800abfa:	e853 3f00 	ldrex	r3, [r3]
 800abfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ac00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac02:	f023 0301 	bic.w	r3, r3, #1
 800ac06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	3308      	adds	r3, #8
 800ac10:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ac14:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ac16:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac18:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ac1a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ac1c:	e841 2300 	strex	r3, r2, [r1]
 800ac20:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d1e3      	bne.n	800abf0 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2220      	movs	r2, #32
 800ac2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac3e:	e853 3f00 	ldrex	r3, [r3]
 800ac42:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac46:	f023 0310 	bic.w	r3, r3, #16
 800ac4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	461a      	mov	r2, r3
 800ac54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ac58:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ac5a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ac5e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac60:	e841 2300 	strex	r3, r2, [r1]
 800ac64:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ac66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d1e4      	bne.n	800ac36 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7f8 fa90 	bl	8003198 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2202      	movs	r2, #2
 800ac7c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	1ad3      	subs	r3, r2, r3
 800ac8e:	b29b      	uxth	r3, r3
 800ac90:	4619      	mov	r1, r3
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f7f6 fc16 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ac98:	e0f9      	b.n	800ae8e <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aca0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800aca4:	429a      	cmp	r2, r3
 800aca6:	f040 80f2 	bne.w	800ae8e <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acb2:	2b81      	cmp	r3, #129	@ 0x81
 800acb4:	f040 80eb 	bne.w	800ae8e <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2202      	movs	r2, #2
 800acbc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800acc4:	4619      	mov	r1, r3
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f7f6 fbfc 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
      return;
 800accc:	e0df      	b.n	800ae8e <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800acda:	b29b      	uxth	r3, r3
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ace8:	b29b      	uxth	r3, r3
 800acea:	2b00      	cmp	r3, #0
 800acec:	f000 80d1 	beq.w	800ae92 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800acf0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	f000 80cc 	beq.w	800ae92 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad02:	e853 3f00 	ldrex	r3, [r3]
 800ad06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	461a      	mov	r2, r3
 800ad18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ad1c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad24:	e841 2300 	strex	r3, r2, [r1]
 800ad28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d1e4      	bne.n	800acfa <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	3308      	adds	r3, #8
 800ad36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad3a:	e853 3f00 	ldrex	r3, [r3]
 800ad3e:	623b      	str	r3, [r7, #32]
   return(result);
 800ad40:	6a3b      	ldr	r3, [r7, #32]
 800ad42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad46:	f023 0301 	bic.w	r3, r3, #1
 800ad4a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	3308      	adds	r3, #8
 800ad54:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ad58:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad60:	e841 2300 	strex	r3, r2, [r1]
 800ad64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d1e1      	bne.n	800ad30 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2220      	movs	r2, #32
 800ad70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	e853 3f00 	ldrex	r3, [r3]
 800ad8c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f023 0310 	bic.w	r3, r3, #16
 800ad94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ada2:	61fb      	str	r3, [r7, #28]
 800ada4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada6:	69b9      	ldr	r1, [r7, #24]
 800ada8:	69fa      	ldr	r2, [r7, #28]
 800adaa:	e841 2300 	strex	r3, r2, [r1]
 800adae:	617b      	str	r3, [r7, #20]
   return(result);
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1e4      	bne.n	800ad80 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2202      	movs	r2, #2
 800adba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800adbc:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800adc0:	4619      	mov	r1, r3
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f7f6 fb7e 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800adc8:	e063      	b.n	800ae92 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800adca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800adce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00e      	beq.n	800adf4 <HAL_UART_IRQHandler+0x530>
 800add6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d008      	beq.n	800adf4 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800adea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f001 fb1b 	bl	800c428 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800adf2:	e051      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800adf4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800adf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d014      	beq.n	800ae2a <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ae00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ae04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d105      	bne.n	800ae18 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ae0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d008      	beq.n	800ae2a <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d03a      	beq.n	800ae96 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	4798      	blx	r3
    }
    return;
 800ae28:	e035      	b.n	800ae96 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ae2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ae2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d009      	beq.n	800ae4a <HAL_UART_IRQHandler+0x586>
 800ae36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ae3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d003      	beq.n	800ae4a <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fd8c 	bl	800b960 <UART_EndTransmit_IT>
    return;
 800ae48:	e026      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ae4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ae4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d009      	beq.n	800ae6a <HAL_UART_IRQHandler+0x5a6>
 800ae56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ae5a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d003      	beq.n	800ae6a <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f001 faf4 	bl	800c450 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae68:	e016      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ae6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ae6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d010      	beq.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
 800ae76:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	da0c      	bge.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f001 fadc 	bl	800c43c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae84:	e008      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
      return;
 800ae86:	bf00      	nop
 800ae88:	e006      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
    return;
 800ae8a:	bf00      	nop
 800ae8c:	e004      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
      return;
 800ae8e:	bf00      	nop
 800ae90:	e002      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
      return;
 800ae92:	bf00      	nop
 800ae94:	e000      	b.n	800ae98 <HAL_UART_IRQHandler+0x5d4>
    return;
 800ae96:	bf00      	nop
  }
}
 800ae98:	37b8      	adds	r7, #184	@ 0xb8
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}
 800ae9e:	bf00      	nop

0800aea0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800aea8:	bf00      	nop
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800aebc:	bf00      	nop
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b083      	sub	sp, #12
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aed0:	bf00      	nop
 800aed2:	370c      	adds	r7, #12
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aedc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aee0:	b094      	sub	sp, #80	@ 0x50
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800aee6:	2300      	movs	r3, #0
 800aee8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800aeec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeee:	681a      	ldr	r2, [r3, #0]
 800aef0:	4b78      	ldr	r3, [pc, #480]	@ (800b0d4 <UART_SetConfig+0x1f8>)
 800aef2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aef6:	689a      	ldr	r2, [r3, #8]
 800aef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aefa:	691b      	ldr	r3, [r3, #16]
 800aefc:	431a      	orrs	r2, r3
 800aefe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af00:	695b      	ldr	r3, [r3, #20]
 800af02:	431a      	orrs	r2, r3
 800af04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af06:	69db      	ldr	r3, [r3, #28]
 800af08:	4313      	orrs	r3, r2
 800af0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800af0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4971      	ldr	r1, [pc, #452]	@ (800b0d8 <UART_SetConfig+0x1fc>)
 800af14:	4019      	ands	r1, r3
 800af16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af18:	681a      	ldr	r2, [r3, #0]
 800af1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af1c:	430b      	orrs	r3, r1
 800af1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800af2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af2c:	68d9      	ldr	r1, [r3, #12]
 800af2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	ea40 0301 	orr.w	r3, r0, r1
 800af36:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af3a:	699b      	ldr	r3, [r3, #24]
 800af3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800af3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	4b64      	ldr	r3, [pc, #400]	@ (800b0d4 <UART_SetConfig+0x1f8>)
 800af44:	429a      	cmp	r2, r3
 800af46:	d009      	beq.n	800af5c <UART_SetConfig+0x80>
 800af48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af4a:	681a      	ldr	r2, [r3, #0]
 800af4c:	4b63      	ldr	r3, [pc, #396]	@ (800b0dc <UART_SetConfig+0x200>)
 800af4e:	429a      	cmp	r2, r3
 800af50:	d004      	beq.n	800af5c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800af52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af54:	6a1a      	ldr	r2, [r3, #32]
 800af56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af58:	4313      	orrs	r3, r2
 800af5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	689b      	ldr	r3, [r3, #8]
 800af62:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800af66:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800af6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af70:	430b      	orrs	r3, r1
 800af72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800af74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af7a:	f023 000f 	bic.w	r0, r3, #15
 800af7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af80:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800af82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af84:	681a      	ldr	r2, [r3, #0]
 800af86:	ea40 0301 	orr.w	r3, r0, r1
 800af8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8e:	681a      	ldr	r2, [r3, #0]
 800af90:	4b53      	ldr	r3, [pc, #332]	@ (800b0e0 <UART_SetConfig+0x204>)
 800af92:	429a      	cmp	r2, r3
 800af94:	d102      	bne.n	800af9c <UART_SetConfig+0xc0>
 800af96:	2301      	movs	r3, #1
 800af98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af9a:	e066      	b.n	800b06a <UART_SetConfig+0x18e>
 800af9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	4b50      	ldr	r3, [pc, #320]	@ (800b0e4 <UART_SetConfig+0x208>)
 800afa2:	429a      	cmp	r2, r3
 800afa4:	d102      	bne.n	800afac <UART_SetConfig+0xd0>
 800afa6:	2302      	movs	r3, #2
 800afa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afaa:	e05e      	b.n	800b06a <UART_SetConfig+0x18e>
 800afac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afae:	681a      	ldr	r2, [r3, #0]
 800afb0:	4b4d      	ldr	r3, [pc, #308]	@ (800b0e8 <UART_SetConfig+0x20c>)
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d102      	bne.n	800afbc <UART_SetConfig+0xe0>
 800afb6:	2304      	movs	r3, #4
 800afb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afba:	e056      	b.n	800b06a <UART_SetConfig+0x18e>
 800afbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	4b4a      	ldr	r3, [pc, #296]	@ (800b0ec <UART_SetConfig+0x210>)
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d102      	bne.n	800afcc <UART_SetConfig+0xf0>
 800afc6:	2308      	movs	r3, #8
 800afc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afca:	e04e      	b.n	800b06a <UART_SetConfig+0x18e>
 800afcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	4b47      	ldr	r3, [pc, #284]	@ (800b0f0 <UART_SetConfig+0x214>)
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d102      	bne.n	800afdc <UART_SetConfig+0x100>
 800afd6:	2310      	movs	r3, #16
 800afd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afda:	e046      	b.n	800b06a <UART_SetConfig+0x18e>
 800afdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afde:	681a      	ldr	r2, [r3, #0]
 800afe0:	4b44      	ldr	r3, [pc, #272]	@ (800b0f4 <UART_SetConfig+0x218>)
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d102      	bne.n	800afec <UART_SetConfig+0x110>
 800afe6:	2320      	movs	r3, #32
 800afe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afea:	e03e      	b.n	800b06a <UART_SetConfig+0x18e>
 800afec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afee:	681a      	ldr	r2, [r3, #0]
 800aff0:	4b41      	ldr	r3, [pc, #260]	@ (800b0f8 <UART_SetConfig+0x21c>)
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d102      	bne.n	800affc <UART_SetConfig+0x120>
 800aff6:	2340      	movs	r3, #64	@ 0x40
 800aff8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800affa:	e036      	b.n	800b06a <UART_SetConfig+0x18e>
 800affc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	4b3e      	ldr	r3, [pc, #248]	@ (800b0fc <UART_SetConfig+0x220>)
 800b002:	429a      	cmp	r2, r3
 800b004:	d102      	bne.n	800b00c <UART_SetConfig+0x130>
 800b006:	2380      	movs	r3, #128	@ 0x80
 800b008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b00a:	e02e      	b.n	800b06a <UART_SetConfig+0x18e>
 800b00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	4b3b      	ldr	r3, [pc, #236]	@ (800b100 <UART_SetConfig+0x224>)
 800b012:	429a      	cmp	r2, r3
 800b014:	d103      	bne.n	800b01e <UART_SetConfig+0x142>
 800b016:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b01a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b01c:	e025      	b.n	800b06a <UART_SetConfig+0x18e>
 800b01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	4b38      	ldr	r3, [pc, #224]	@ (800b104 <UART_SetConfig+0x228>)
 800b024:	429a      	cmp	r2, r3
 800b026:	d103      	bne.n	800b030 <UART_SetConfig+0x154>
 800b028:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b02c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b02e:	e01c      	b.n	800b06a <UART_SetConfig+0x18e>
 800b030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	4b34      	ldr	r3, [pc, #208]	@ (800b108 <UART_SetConfig+0x22c>)
 800b036:	429a      	cmp	r2, r3
 800b038:	d103      	bne.n	800b042 <UART_SetConfig+0x166>
 800b03a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b03e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b040:	e013      	b.n	800b06a <UART_SetConfig+0x18e>
 800b042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b044:	681a      	ldr	r2, [r3, #0]
 800b046:	4b31      	ldr	r3, [pc, #196]	@ (800b10c <UART_SetConfig+0x230>)
 800b048:	429a      	cmp	r2, r3
 800b04a:	d103      	bne.n	800b054 <UART_SetConfig+0x178>
 800b04c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b050:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b052:	e00a      	b.n	800b06a <UART_SetConfig+0x18e>
 800b054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b056:	681a      	ldr	r2, [r3, #0]
 800b058:	4b1e      	ldr	r3, [pc, #120]	@ (800b0d4 <UART_SetConfig+0x1f8>)
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d103      	bne.n	800b066 <UART_SetConfig+0x18a>
 800b05e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b062:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b064:	e001      	b.n	800b06a <UART_SetConfig+0x18e>
 800b066:	2300      	movs	r3, #0
 800b068:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	4b19      	ldr	r3, [pc, #100]	@ (800b0d4 <UART_SetConfig+0x1f8>)
 800b070:	429a      	cmp	r2, r3
 800b072:	d005      	beq.n	800b080 <UART_SetConfig+0x1a4>
 800b074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b076:	681a      	ldr	r2, [r3, #0]
 800b078:	4b18      	ldr	r3, [pc, #96]	@ (800b0dc <UART_SetConfig+0x200>)
 800b07a:	429a      	cmp	r2, r3
 800b07c:	f040 8094 	bne.w	800b1a8 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b080:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b082:	2200      	movs	r2, #0
 800b084:	623b      	str	r3, [r7, #32]
 800b086:	627a      	str	r2, [r7, #36]	@ 0x24
 800b088:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b08c:	f7fb fde0 	bl	8006c50 <HAL_RCCEx_GetPeriphCLKFreq>
 800b090:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b094:	2b00      	cmp	r3, #0
 800b096:	f000 80f7 	beq.w	800b288 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b09c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b09e:	4a1c      	ldr	r2, [pc, #112]	@ (800b110 <UART_SetConfig+0x234>)
 800b0a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b0ac:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b0ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b0:	685a      	ldr	r2, [r3, #4]
 800b0b2:	4613      	mov	r3, r2
 800b0b4:	005b      	lsls	r3, r3, #1
 800b0b6:	4413      	add	r3, r2
 800b0b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d305      	bcc.n	800b0ca <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b0be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b0c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d924      	bls.n	800b114 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b0d0:	e069      	b.n	800b1a6 <UART_SetConfig+0x2ca>
 800b0d2:	bf00      	nop
 800b0d4:	44002400 	.word	0x44002400
 800b0d8:	cfff69f3 	.word	0xcfff69f3
 800b0dc:	54002400 	.word	0x54002400
 800b0e0:	40013800 	.word	0x40013800
 800b0e4:	40004400 	.word	0x40004400
 800b0e8:	40004800 	.word	0x40004800
 800b0ec:	40004c00 	.word	0x40004c00
 800b0f0:	40005000 	.word	0x40005000
 800b0f4:	40006400 	.word	0x40006400
 800b0f8:	40007800 	.word	0x40007800
 800b0fc:	40007c00 	.word	0x40007c00
 800b100:	40008000 	.word	0x40008000
 800b104:	40006800 	.word	0x40006800
 800b108:	40006c00 	.word	0x40006c00
 800b10c:	40008400 	.word	0x40008400
 800b110:	08010f3c 	.word	0x08010f3c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b114:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b116:	2200      	movs	r2, #0
 800b118:	61bb      	str	r3, [r7, #24]
 800b11a:	61fa      	str	r2, [r7, #28]
 800b11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b120:	4a64      	ldr	r2, [pc, #400]	@ (800b2b4 <UART_SetConfig+0x3d8>)
 800b122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b126:	b29b      	uxth	r3, r3
 800b128:	2200      	movs	r2, #0
 800b12a:	613b      	str	r3, [r7, #16]
 800b12c:	617a      	str	r2, [r7, #20]
 800b12e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b132:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b136:	f7f5 fdb7 	bl	8000ca8 <__aeabi_uldivmod>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4610      	mov	r0, r2
 800b140:	4619      	mov	r1, r3
 800b142:	f04f 0200 	mov.w	r2, #0
 800b146:	f04f 0300 	mov.w	r3, #0
 800b14a:	020b      	lsls	r3, r1, #8
 800b14c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b150:	0202      	lsls	r2, r0, #8
 800b152:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b154:	6849      	ldr	r1, [r1, #4]
 800b156:	0849      	lsrs	r1, r1, #1
 800b158:	2000      	movs	r0, #0
 800b15a:	460c      	mov	r4, r1
 800b15c:	4605      	mov	r5, r0
 800b15e:	eb12 0804 	adds.w	r8, r2, r4
 800b162:	eb43 0905 	adc.w	r9, r3, r5
 800b166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	2200      	movs	r2, #0
 800b16c:	60bb      	str	r3, [r7, #8]
 800b16e:	60fa      	str	r2, [r7, #12]
 800b170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b174:	4640      	mov	r0, r8
 800b176:	4649      	mov	r1, r9
 800b178:	f7f5 fd96 	bl	8000ca8 <__aeabi_uldivmod>
 800b17c:	4602      	mov	r2, r0
 800b17e:	460b      	mov	r3, r1
 800b180:	4613      	mov	r3, r2
 800b182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b186:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b18a:	d308      	bcc.n	800b19e <UART_SetConfig+0x2c2>
 800b18c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b18e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b192:	d204      	bcs.n	800b19e <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800b194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b19a:	60da      	str	r2, [r3, #12]
 800b19c:	e003      	b.n	800b1a6 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b1a4:	e070      	b.n	800b288 <UART_SetConfig+0x3ac>
 800b1a6:	e06f      	b.n	800b288 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1aa:	69db      	ldr	r3, [r3, #28]
 800b1ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b1b0:	d13c      	bne.n	800b22c <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b1b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	603b      	str	r3, [r7, #0]
 800b1b8:	607a      	str	r2, [r7, #4]
 800b1ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b1be:	f7fb fd47 	bl	8006c50 <HAL_RCCEx_GetPeriphCLKFreq>
 800b1c2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d05e      	beq.n	800b288 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ce:	4a39      	ldr	r2, [pc, #228]	@ (800b2b4 <UART_SetConfig+0x3d8>)
 800b1d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1d4:	461a      	mov	r2, r3
 800b1d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1d8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1dc:	005a      	lsls	r2, r3, #1
 800b1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	085b      	lsrs	r3, r3, #1
 800b1e4:	441a      	add	r2, r3
 800b1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e8:	685b      	ldr	r3, [r3, #4]
 800b1ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1f2:	2b0f      	cmp	r3, #15
 800b1f4:	d916      	bls.n	800b224 <UART_SetConfig+0x348>
 800b1f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1fc:	d212      	bcs.n	800b224 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b200:	b29b      	uxth	r3, r3
 800b202:	f023 030f 	bic.w	r3, r3, #15
 800b206:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b20a:	085b      	lsrs	r3, r3, #1
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	f003 0307 	and.w	r3, r3, #7
 800b212:	b29a      	uxth	r2, r3
 800b214:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b216:	4313      	orrs	r3, r2
 800b218:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b220:	60da      	str	r2, [r3, #12]
 800b222:	e031      	b.n	800b288 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b224:	2301      	movs	r3, #1
 800b226:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b22a:	e02d      	b.n	800b288 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b22c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b22e:	2200      	movs	r2, #0
 800b230:	469a      	mov	sl, r3
 800b232:	4693      	mov	fp, r2
 800b234:	4650      	mov	r0, sl
 800b236:	4659      	mov	r1, fp
 800b238:	f7fb fd0a 	bl	8006c50 <HAL_RCCEx_GetPeriphCLKFreq>
 800b23c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b23e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b240:	2b00      	cmp	r3, #0
 800b242:	d021      	beq.n	800b288 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b248:	4a1a      	ldr	r2, [pc, #104]	@ (800b2b4 <UART_SetConfig+0x3d8>)
 800b24a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b24e:	461a      	mov	r2, r3
 800b250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b252:	fbb3 f2f2 	udiv	r2, r3, r2
 800b256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	085b      	lsrs	r3, r3, #1
 800b25c:	441a      	add	r2, r3
 800b25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	fbb2 f3f3 	udiv	r3, r2, r3
 800b266:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b26a:	2b0f      	cmp	r3, #15
 800b26c:	d909      	bls.n	800b282 <UART_SetConfig+0x3a6>
 800b26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b274:	d205      	bcs.n	800b282 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b278:	b29a      	uxth	r2, r3
 800b27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	60da      	str	r2, [r3, #12]
 800b280:	e002      	b.n	800b288 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b282:	2301      	movs	r3, #1
 800b284:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b28a:	2201      	movs	r2, #1
 800b28c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b292:	2201      	movs	r2, #1
 800b294:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b29a:	2200      	movs	r2, #0
 800b29c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b29e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b2a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3750      	adds	r7, #80	@ 0x50
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b2b2:	bf00      	nop
 800b2b4:	08010f3c 	.word	0x08010f3c

0800b2b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c4:	f003 0308 	and.w	r3, r3, #8
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d00a      	beq.n	800b2e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	430a      	orrs	r2, r1
 800b2e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e6:	f003 0301 	and.w	r3, r3, #1
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d00a      	beq.n	800b304 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	430a      	orrs	r2, r1
 800b302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b308:	f003 0302 	and.w	r3, r3, #2
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00a      	beq.n	800b326 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	430a      	orrs	r2, r1
 800b324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b32a:	f003 0304 	and.w	r3, r3, #4
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d00a      	beq.n	800b348 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	430a      	orrs	r2, r1
 800b346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b34c:	f003 0310 	and.w	r3, r3, #16
 800b350:	2b00      	cmp	r3, #0
 800b352:	d00a      	beq.n	800b36a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	689b      	ldr	r3, [r3, #8]
 800b35a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	430a      	orrs	r2, r1
 800b368:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b36e:	f003 0320 	and.w	r3, r3, #32
 800b372:	2b00      	cmp	r3, #0
 800b374:	d00a      	beq.n	800b38c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	689b      	ldr	r3, [r3, #8]
 800b37c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	430a      	orrs	r2, r1
 800b38a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b394:	2b00      	cmp	r3, #0
 800b396:	d01a      	beq.n	800b3ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	430a      	orrs	r2, r1
 800b3ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3b6:	d10a      	bne.n	800b3ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	430a      	orrs	r2, r1
 800b3cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d00a      	beq.n	800b3f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	430a      	orrs	r2, r1
 800b3ee:	605a      	str	r2, [r3, #4]
  }
}
 800b3f0:	bf00      	nop
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fa:	4770      	bx	lr

0800b3fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b098      	sub	sp, #96	@ 0x60
 800b400:	af02      	add	r7, sp, #8
 800b402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2200      	movs	r2, #0
 800b408:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b40c:	f7f6 fda4 	bl	8001f58 <HAL_GetTick>
 800b410:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f003 0308 	and.w	r3, r3, #8
 800b41c:	2b08      	cmp	r3, #8
 800b41e:	d12f      	bne.n	800b480 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b420:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b424:	9300      	str	r3, [sp, #0]
 800b426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b428:	2200      	movs	r2, #0
 800b42a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 f88e 	bl	800b550 <UART_WaitOnFlagUntilTimeout>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d022      	beq.n	800b480 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b442:	e853 3f00 	ldrex	r3, [r3]
 800b446:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b44a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b44e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	461a      	mov	r2, r3
 800b456:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b458:	647b      	str	r3, [r7, #68]	@ 0x44
 800b45a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b45c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b45e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b460:	e841 2300 	strex	r3, r2, [r1]
 800b464:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d1e6      	bne.n	800b43a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2220      	movs	r2, #32
 800b470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2200      	movs	r2, #0
 800b478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b47c:	2303      	movs	r3, #3
 800b47e:	e063      	b.n	800b548 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 0304 	and.w	r3, r3, #4
 800b48a:	2b04      	cmp	r3, #4
 800b48c:	d149      	bne.n	800b522 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b48e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b492:	9300      	str	r3, [sp, #0]
 800b494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b496:	2200      	movs	r2, #0
 800b498:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f000 f857 	bl	800b550 <UART_WaitOnFlagUntilTimeout>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d03c      	beq.n	800b522 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b0:	e853 3f00 	ldrex	r3, [r3]
 800b4b4:	623b      	str	r3, [r7, #32]
   return(result);
 800b4b6:	6a3b      	ldr	r3, [r7, #32]
 800b4b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4ce:	e841 2300 	strex	r3, r2, [r1]
 800b4d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b4d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d1e6      	bne.n	800b4a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	3308      	adds	r3, #8
 800b4e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	e853 3f00 	ldrex	r3, [r3]
 800b4e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f023 0301 	bic.w	r3, r3, #1
 800b4f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	3308      	adds	r3, #8
 800b4f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4fa:	61fa      	str	r2, [r7, #28]
 800b4fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4fe:	69b9      	ldr	r1, [r7, #24]
 800b500:	69fa      	ldr	r2, [r7, #28]
 800b502:	e841 2300 	strex	r3, r2, [r1]
 800b506:	617b      	str	r3, [r7, #20]
   return(result);
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d1e5      	bne.n	800b4da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2220      	movs	r2, #32
 800b512:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b51e:	2303      	movs	r3, #3
 800b520:	e012      	b.n	800b548 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2220      	movs	r2, #32
 800b526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2220      	movs	r2, #32
 800b52e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2200      	movs	r2, #0
 800b536:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2200      	movs	r2, #0
 800b542:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b546:	2300      	movs	r3, #0
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3758      	adds	r7, #88	@ 0x58
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b084      	sub	sp, #16
 800b554:	af00      	add	r7, sp, #0
 800b556:	60f8      	str	r0, [r7, #12]
 800b558:	60b9      	str	r1, [r7, #8]
 800b55a:	603b      	str	r3, [r7, #0]
 800b55c:	4613      	mov	r3, r2
 800b55e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b560:	e04f      	b.n	800b602 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b562:	69bb      	ldr	r3, [r7, #24]
 800b564:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b568:	d04b      	beq.n	800b602 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b56a:	f7f6 fcf5 	bl	8001f58 <HAL_GetTick>
 800b56e:	4602      	mov	r2, r0
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	1ad3      	subs	r3, r2, r3
 800b574:	69ba      	ldr	r2, [r7, #24]
 800b576:	429a      	cmp	r2, r3
 800b578:	d302      	bcc.n	800b580 <UART_WaitOnFlagUntilTimeout+0x30>
 800b57a:	69bb      	ldr	r3, [r7, #24]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d101      	bne.n	800b584 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b580:	2303      	movs	r3, #3
 800b582:	e04e      	b.n	800b622 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f003 0304 	and.w	r3, r3, #4
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d037      	beq.n	800b602 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	2b80      	cmp	r3, #128	@ 0x80
 800b596:	d034      	beq.n	800b602 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	2b40      	cmp	r3, #64	@ 0x40
 800b59c:	d031      	beq.n	800b602 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	69db      	ldr	r3, [r3, #28]
 800b5a4:	f003 0308 	and.w	r3, r3, #8
 800b5a8:	2b08      	cmp	r3, #8
 800b5aa:	d110      	bne.n	800b5ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	2208      	movs	r2, #8
 800b5b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b5b4:	68f8      	ldr	r0, [r7, #12]
 800b5b6:	f000 f95b 	bl	800b870 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2208      	movs	r2, #8
 800b5be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e029      	b.n	800b622 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	69db      	ldr	r3, [r3, #28]
 800b5d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b5d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b5dc:	d111      	bne.n	800b602 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b5e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b5e8:	68f8      	ldr	r0, [r7, #12]
 800b5ea:	f000 f941 	bl	800b870 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2220      	movs	r2, #32
 800b5f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b5fe:	2303      	movs	r3, #3
 800b600:	e00f      	b.n	800b622 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	69da      	ldr	r2, [r3, #28]
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	4013      	ands	r3, r2
 800b60c:	68ba      	ldr	r2, [r7, #8]
 800b60e:	429a      	cmp	r2, r3
 800b610:	bf0c      	ite	eq
 800b612:	2301      	moveq	r3, #1
 800b614:	2300      	movne	r3, #0
 800b616:	b2db      	uxtb	r3, r3
 800b618:	461a      	mov	r2, r3
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d0a0      	beq.n	800b562 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b620:	2300      	movs	r3, #0
}
 800b622:	4618      	mov	r0, r3
 800b624:	3710      	adds	r7, #16
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
	...

0800b62c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b0a3      	sub	sp, #140	@ 0x8c
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	4613      	mov	r3, r2
 800b638:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	68ba      	ldr	r2, [r7, #8]
 800b63e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	88fa      	ldrh	r2, [r7, #6]
 800b644:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	88fa      	ldrh	r2, [r7, #6]
 800b64c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2200      	movs	r2, #0
 800b654:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b65e:	d10e      	bne.n	800b67e <UART_Start_Receive_IT+0x52>
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	691b      	ldr	r3, [r3, #16]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d105      	bne.n	800b674 <UART_Start_Receive_IT+0x48>
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b66e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b672:	e02d      	b.n	800b6d0 <UART_Start_Receive_IT+0xa4>
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	22ff      	movs	r2, #255	@ 0xff
 800b678:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b67c:	e028      	b.n	800b6d0 <UART_Start_Receive_IT+0xa4>
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	689b      	ldr	r3, [r3, #8]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d10d      	bne.n	800b6a2 <UART_Start_Receive_IT+0x76>
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	691b      	ldr	r3, [r3, #16]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d104      	bne.n	800b698 <UART_Start_Receive_IT+0x6c>
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	22ff      	movs	r2, #255	@ 0xff
 800b692:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b696:	e01b      	b.n	800b6d0 <UART_Start_Receive_IT+0xa4>
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	227f      	movs	r2, #127	@ 0x7f
 800b69c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b6a0:	e016      	b.n	800b6d0 <UART_Start_Receive_IT+0xa4>
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	689b      	ldr	r3, [r3, #8]
 800b6a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b6aa:	d10d      	bne.n	800b6c8 <UART_Start_Receive_IT+0x9c>
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	691b      	ldr	r3, [r3, #16]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d104      	bne.n	800b6be <UART_Start_Receive_IT+0x92>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	227f      	movs	r2, #127	@ 0x7f
 800b6b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b6bc:	e008      	b.n	800b6d0 <UART_Start_Receive_IT+0xa4>
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	223f      	movs	r2, #63	@ 0x3f
 800b6c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b6c6:	e003      	b.n	800b6d0 <UART_Start_Receive_IT+0xa4>
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2222      	movs	r2, #34	@ 0x22
 800b6dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	3308      	adds	r3, #8
 800b6e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6ea:	e853 3f00 	ldrex	r3, [r3]
 800b6ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b6f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6f2:	f043 0301 	orr.w	r3, r3, #1
 800b6f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	3308      	adds	r3, #8
 800b700:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b704:	673a      	str	r2, [r7, #112]	@ 0x70
 800b706:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b708:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b70a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b70c:	e841 2300 	strex	r3, r2, [r1]
 800b710:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b712:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b714:	2b00      	cmp	r3, #0
 800b716:	d1e3      	bne.n	800b6e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b71c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b720:	d14f      	bne.n	800b7c2 <UART_Start_Receive_IT+0x196>
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b728:	88fa      	ldrh	r2, [r7, #6]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d349      	bcc.n	800b7c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b736:	d107      	bne.n	800b748 <UART_Start_Receive_IT+0x11c>
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	691b      	ldr	r3, [r3, #16]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d103      	bne.n	800b748 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	4a47      	ldr	r2, [pc, #284]	@ (800b860 <UART_Start_Receive_IT+0x234>)
 800b744:	675a      	str	r2, [r3, #116]	@ 0x74
 800b746:	e002      	b.n	800b74e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	4a46      	ldr	r2, [pc, #280]	@ (800b864 <UART_Start_Receive_IT+0x238>)
 800b74c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	691b      	ldr	r3, [r3, #16]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d01a      	beq.n	800b78c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b75c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b75e:	e853 3f00 	ldrex	r3, [r3]
 800b762:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b764:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b76a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	461a      	mov	r2, r3
 800b774:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b778:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b77a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b77c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b77e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b780:	e841 2300 	strex	r3, r2, [r1]
 800b784:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d1e4      	bne.n	800b756 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	3308      	adds	r3, #8
 800b792:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b796:	e853 3f00 	ldrex	r3, [r3]
 800b79a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b79c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b79e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	3308      	adds	r3, #8
 800b7aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b7ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b7ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b7b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7b4:	e841 2300 	strex	r3, r2, [r1]
 800b7b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b7ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d1e5      	bne.n	800b78c <UART_Start_Receive_IT+0x160>
 800b7c0:	e046      	b.n	800b850 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b7ca:	d107      	bne.n	800b7dc <UART_Start_Receive_IT+0x1b0>
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	691b      	ldr	r3, [r3, #16]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d103      	bne.n	800b7dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	4a24      	ldr	r2, [pc, #144]	@ (800b868 <UART_Start_Receive_IT+0x23c>)
 800b7d8:	675a      	str	r2, [r3, #116]	@ 0x74
 800b7da:	e002      	b.n	800b7e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	4a23      	ldr	r2, [pc, #140]	@ (800b86c <UART_Start_Receive_IT+0x240>)
 800b7e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	691b      	ldr	r3, [r3, #16]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d019      	beq.n	800b81e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7f2:	e853 3f00 	ldrex	r3, [r3]
 800b7f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b7fe:	677b      	str	r3, [r7, #116]	@ 0x74
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	461a      	mov	r2, r3
 800b806:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b808:	637b      	str	r3, [r7, #52]	@ 0x34
 800b80a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b80c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b80e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b810:	e841 2300 	strex	r3, r2, [r1]
 800b814:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d1e6      	bne.n	800b7ea <UART_Start_Receive_IT+0x1be>
 800b81c:	e018      	b.n	800b850 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	e853 3f00 	ldrex	r3, [r3]
 800b82a:	613b      	str	r3, [r7, #16]
   return(result);
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	f043 0320 	orr.w	r3, r3, #32
 800b832:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	461a      	mov	r2, r3
 800b83a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b83c:	623b      	str	r3, [r7, #32]
 800b83e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b840:	69f9      	ldr	r1, [r7, #28]
 800b842:	6a3a      	ldr	r2, [r7, #32]
 800b844:	e841 2300 	strex	r3, r2, [r1]
 800b848:	61bb      	str	r3, [r7, #24]
   return(result);
 800b84a:	69bb      	ldr	r3, [r7, #24]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d1e6      	bne.n	800b81e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b850:	2300      	movs	r3, #0
}
 800b852:	4618      	mov	r0, r3
 800b854:	378c      	adds	r7, #140	@ 0x8c
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	0800c0b1 	.word	0x0800c0b1
 800b864:	0800bd41 	.word	0x0800bd41
 800b868:	0800bb7d 	.word	0x0800bb7d
 800b86c:	0800b9b9 	.word	0x0800b9b9

0800b870 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b870:	b480      	push	{r7}
 800b872:	b095      	sub	sp, #84	@ 0x54
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b87e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b880:	e853 3f00 	ldrex	r3, [r3]
 800b884:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b888:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b88c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	461a      	mov	r2, r3
 800b894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b896:	643b      	str	r3, [r7, #64]	@ 0x40
 800b898:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b89a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b89c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b89e:	e841 2300 	strex	r3, r2, [r1]
 800b8a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b8a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d1e6      	bne.n	800b878 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	3308      	adds	r3, #8
 800b8b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b2:	6a3b      	ldr	r3, [r7, #32]
 800b8b4:	e853 3f00 	ldrex	r3, [r3]
 800b8b8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8ba:	69fb      	ldr	r3, [r7, #28]
 800b8bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8c0:	f023 0301 	bic.w	r3, r3, #1
 800b8c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	3308      	adds	r3, #8
 800b8cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b8d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8d6:	e841 2300 	strex	r3, r2, [r1]
 800b8da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d1e3      	bne.n	800b8aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d118      	bne.n	800b91c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	e853 3f00 	ldrex	r3, [r3]
 800b8f6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	f023 0310 	bic.w	r3, r3, #16
 800b8fe:	647b      	str	r3, [r7, #68]	@ 0x44
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	461a      	mov	r2, r3
 800b906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b908:	61bb      	str	r3, [r7, #24]
 800b90a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b90c:	6979      	ldr	r1, [r7, #20]
 800b90e:	69ba      	ldr	r2, [r7, #24]
 800b910:	e841 2300 	strex	r3, r2, [r1]
 800b914:	613b      	str	r3, [r7, #16]
   return(result);
 800b916:	693b      	ldr	r3, [r7, #16]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1e6      	bne.n	800b8ea <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2220      	movs	r2, #32
 800b920:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2200      	movs	r2, #0
 800b928:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2200      	movs	r2, #0
 800b92e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b930:	bf00      	nop
 800b932:	3754      	adds	r7, #84	@ 0x54
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b084      	sub	sp, #16
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b948:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b952:	68f8      	ldr	r0, [r7, #12]
 800b954:	f7ff fab8 	bl	800aec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b958:	bf00      	nop
 800b95a:	3710      	adds	r7, #16
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bd80      	pop	{r7, pc}

0800b960 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b088      	sub	sp, #32
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	e853 3f00 	ldrex	r3, [r3]
 800b974:	60bb      	str	r3, [r7, #8]
   return(result);
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b97c:	61fb      	str	r3, [r7, #28]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	461a      	mov	r2, r3
 800b984:	69fb      	ldr	r3, [r7, #28]
 800b986:	61bb      	str	r3, [r7, #24]
 800b988:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b98a:	6979      	ldr	r1, [r7, #20]
 800b98c:	69ba      	ldr	r2, [r7, #24]
 800b98e:	e841 2300 	strex	r3, r2, [r1]
 800b992:	613b      	str	r3, [r7, #16]
   return(result);
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d1e6      	bne.n	800b968 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2220      	movs	r2, #32
 800b99e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f7ff fa79 	bl	800aea0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9ae:	bf00      	nop
 800b9b0:	3720      	adds	r7, #32
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
	...

0800b9b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b09c      	sub	sp, #112	@ 0x70
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b9c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9d0:	2b22      	cmp	r3, #34	@ 0x22
 800b9d2:	f040 80c3 	bne.w	800bb5c <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b9e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b9e4:	b2d9      	uxtb	r1, r3
 800b9e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b9ea:	b2da      	uxtb	r2, r3
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9f0:	400a      	ands	r2, r1
 800b9f2:	b2d2      	uxtb	r2, r2
 800b9f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9fa:	1c5a      	adds	r2, r3, #1
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ba06:	b29b      	uxth	r3, r3
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	b29a      	uxth	r2, r3
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ba18:	b29b      	uxth	r3, r3
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	f040 80a6 	bne.w	800bb6c <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba28:	e853 3f00 	ldrex	r3, [r3]
 800ba2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ba2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ba30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba34:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ba44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ba46:	e841 2300 	strex	r3, r2, [r1]
 800ba4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ba4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d1e6      	bne.n	800ba20 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	3308      	adds	r3, #8
 800ba58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba5c:	e853 3f00 	ldrex	r3, [r3]
 800ba60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ba62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba64:	f023 0301 	bic.w	r3, r3, #1
 800ba68:	667b      	str	r3, [r7, #100]	@ 0x64
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	3308      	adds	r3, #8
 800ba70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ba72:	647a      	str	r2, [r7, #68]	@ 0x44
 800ba74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ba78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba7a:	e841 2300 	strex	r3, r2, [r1]
 800ba7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ba80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d1e5      	bne.n	800ba52 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2220      	movs	r2, #32
 800ba8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2200      	movs	r2, #0
 800ba92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2200      	movs	r2, #0
 800ba98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	4a35      	ldr	r2, [pc, #212]	@ (800bb74 <UART_RxISR_8BIT+0x1bc>)
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d024      	beq.n	800baee <UART_RxISR_8BIT+0x136>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4a33      	ldr	r2, [pc, #204]	@ (800bb78 <UART_RxISR_8BIT+0x1c0>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d01f      	beq.n	800baee <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d018      	beq.n	800baee <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac4:	e853 3f00 	ldrex	r3, [r3]
 800bac8:	623b      	str	r3, [r7, #32]
   return(result);
 800baca:	6a3b      	ldr	r3, [r7, #32]
 800bacc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bad0:	663b      	str	r3, [r7, #96]	@ 0x60
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	461a      	mov	r2, r3
 800bad8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bada:	633b      	str	r3, [r7, #48]	@ 0x30
 800badc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bade:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bae2:	e841 2300 	strex	r3, r2, [r1]
 800bae6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baea:	2b00      	cmp	r3, #0
 800baec:	d1e6      	bne.n	800babc <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800baf2:	2b01      	cmp	r3, #1
 800baf4:	d12e      	bne.n	800bb54 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	e853 3f00 	ldrex	r3, [r3]
 800bb08:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f023 0310 	bic.w	r3, r3, #16
 800bb10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	461a      	mov	r2, r3
 800bb18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb1a:	61fb      	str	r3, [r7, #28]
 800bb1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb1e:	69b9      	ldr	r1, [r7, #24]
 800bb20:	69fa      	ldr	r2, [r7, #28]
 800bb22:	e841 2300 	strex	r3, r2, [r1]
 800bb26:	617b      	str	r3, [r7, #20]
   return(result);
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d1e6      	bne.n	800bafc <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	69db      	ldr	r3, [r3, #28]
 800bb34:	f003 0310 	and.w	r3, r3, #16
 800bb38:	2b10      	cmp	r3, #16
 800bb3a:	d103      	bne.n	800bb44 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	2210      	movs	r2, #16
 800bb42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bb4a:	4619      	mov	r1, r3
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f7f5 fcb9 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bb52:	e00b      	b.n	800bb6c <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f7ff f9ad 	bl	800aeb4 <HAL_UART_RxCpltCallback>
}
 800bb5a:	e007      	b.n	800bb6c <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	699a      	ldr	r2, [r3, #24]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f042 0208 	orr.w	r2, r2, #8
 800bb6a:	619a      	str	r2, [r3, #24]
}
 800bb6c:	bf00      	nop
 800bb6e:	3770      	adds	r7, #112	@ 0x70
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	44002400 	.word	0x44002400
 800bb78:	54002400 	.word	0x54002400

0800bb7c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b09c      	sub	sp, #112	@ 0x70
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bb8a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb94:	2b22      	cmp	r3, #34	@ 0x22
 800bb96:	f040 80c3 	bne.w	800bd20 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bba0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bba8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bbaa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800bbae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bbb2:	4013      	ands	r3, r2
 800bbb4:	b29a      	uxth	r2, r3
 800bbb6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bbb8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbbe:	1c9a      	adds	r2, r3, #2
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bbdc:	b29b      	uxth	r3, r3
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	f040 80a6 	bne.w	800bd30 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbec:	e853 3f00 	ldrex	r3, [r3]
 800bbf0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bbf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bbf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbf8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	461a      	mov	r2, r3
 800bc00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc02:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc04:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc06:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bc08:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc0a:	e841 2300 	strex	r3, r2, [r1]
 800bc0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bc10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d1e6      	bne.n	800bbe4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	3308      	adds	r3, #8
 800bc1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc20:	e853 3f00 	ldrex	r3, [r3]
 800bc24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc28:	f023 0301 	bic.w	r3, r3, #1
 800bc2c:	663b      	str	r3, [r7, #96]	@ 0x60
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	3308      	adds	r3, #8
 800bc34:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bc36:	643a      	str	r2, [r7, #64]	@ 0x40
 800bc38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bc3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc3e:	e841 2300 	strex	r3, r2, [r1]
 800bc42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bc44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d1e5      	bne.n	800bc16 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2220      	movs	r2, #32
 800bc4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2200      	movs	r2, #0
 800bc56:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a35      	ldr	r2, [pc, #212]	@ (800bd38 <UART_RxISR_16BIT+0x1bc>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d024      	beq.n	800bcb2 <UART_RxISR_16BIT+0x136>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	4a33      	ldr	r2, [pc, #204]	@ (800bd3c <UART_RxISR_16BIT+0x1c0>)
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d01f      	beq.n	800bcb2 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d018      	beq.n	800bcb2 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc86:	6a3b      	ldr	r3, [r7, #32]
 800bc88:	e853 3f00 	ldrex	r3, [r3]
 800bc8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800bc8e:	69fb      	ldr	r3, [r7, #28]
 800bc90:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bc94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bca0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bca2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bca6:	e841 2300 	strex	r3, r2, [r1]
 800bcaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bcac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d1e6      	bne.n	800bc80 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcb6:	2b01      	cmp	r3, #1
 800bcb8:	d12e      	bne.n	800bd18 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	e853 3f00 	ldrex	r3, [r3]
 800bccc:	60bb      	str	r3, [r7, #8]
   return(result);
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	f023 0310 	bic.w	r3, r3, #16
 800bcd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	461a      	mov	r2, r3
 800bcdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcde:	61bb      	str	r3, [r7, #24]
 800bce0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce2:	6979      	ldr	r1, [r7, #20]
 800bce4:	69ba      	ldr	r2, [r7, #24]
 800bce6:	e841 2300 	strex	r3, r2, [r1]
 800bcea:	613b      	str	r3, [r7, #16]
   return(result);
 800bcec:	693b      	ldr	r3, [r7, #16]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d1e6      	bne.n	800bcc0 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	69db      	ldr	r3, [r3, #28]
 800bcf8:	f003 0310 	and.w	r3, r3, #16
 800bcfc:	2b10      	cmp	r3, #16
 800bcfe:	d103      	bne.n	800bd08 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2210      	movs	r2, #16
 800bd06:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd0e:	4619      	mov	r1, r3
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f7f5 fbd7 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bd16:	e00b      	b.n	800bd30 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f7ff f8cb 	bl	800aeb4 <HAL_UART_RxCpltCallback>
}
 800bd1e:	e007      	b.n	800bd30 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	699a      	ldr	r2, [r3, #24]
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	f042 0208 	orr.w	r2, r2, #8
 800bd2e:	619a      	str	r2, [r3, #24]
}
 800bd30:	bf00      	nop
 800bd32:	3770      	adds	r7, #112	@ 0x70
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	44002400 	.word	0x44002400
 800bd3c:	54002400 	.word	0x54002400

0800bd40 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b0ac      	sub	sp, #176	@ 0xb0
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bd4e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	69db      	ldr	r3, [r3, #28]
 800bd58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	689b      	ldr	r3, [r3, #8]
 800bd6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd76:	2b22      	cmp	r3, #34	@ 0x22
 800bd78:	f040 8188 	bne.w	800c08c <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bd82:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bd86:	e12b      	b.n	800bfe0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd8e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bd92:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800bd96:	b2d9      	uxtb	r1, r3
 800bd98:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800bd9c:	b2da      	uxtb	r2, r3
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bda2:	400a      	ands	r2, r1
 800bda4:	b2d2      	uxtb	r2, r2
 800bda6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdac:	1c5a      	adds	r2, r3, #1
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bdb8:	b29b      	uxth	r3, r3
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	b29a      	uxth	r2, r3
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	69db      	ldr	r3, [r3, #28]
 800bdca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bdce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdd2:	f003 0307 	and.w	r3, r3, #7
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d053      	beq.n	800be82 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bdda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdde:	f003 0301 	and.w	r3, r3, #1
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d011      	beq.n	800be0a <UART_RxISR_8BIT_FIFOEN+0xca>
 800bde6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bdea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d00b      	beq.n	800be0a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2201      	movs	r2, #1
 800bdf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be00:	f043 0201 	orr.w	r2, r3, #1
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be0e:	f003 0302 	and.w	r3, r3, #2
 800be12:	2b00      	cmp	r3, #0
 800be14:	d011      	beq.n	800be3a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800be16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800be1a:	f003 0301 	and.w	r3, r3, #1
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d00b      	beq.n	800be3a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	2202      	movs	r2, #2
 800be28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be30:	f043 0204 	orr.w	r2, r3, #4
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be3e:	f003 0304 	and.w	r3, r3, #4
 800be42:	2b00      	cmp	r3, #0
 800be44:	d011      	beq.n	800be6a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800be46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800be4a:	f003 0301 	and.w	r3, r3, #1
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00b      	beq.n	800be6a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	2204      	movs	r2, #4
 800be58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be60:	f043 0202 	orr.w	r2, r3, #2
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be70:	2b00      	cmp	r3, #0
 800be72:	d006      	beq.n	800be82 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800be74:	6878      	ldr	r0, [r7, #4]
 800be76:	f7ff f827 	bl	800aec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2200      	movs	r2, #0
 800be7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be88:	b29b      	uxth	r3, r3
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	f040 80a8 	bne.w	800bfe0 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be98:	e853 3f00 	ldrex	r3, [r3]
 800be9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800be9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	461a      	mov	r2, r3
 800beae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800beb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800beb4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beb6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800beb8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800beba:	e841 2300 	strex	r3, r2, [r1]
 800bebe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800bec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d1e4      	bne.n	800be90 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	3308      	adds	r3, #8
 800becc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bece:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bed0:	e853 3f00 	ldrex	r3, [r3]
 800bed4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800bed6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bedc:	f023 0301 	bic.w	r3, r3, #1
 800bee0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	3308      	adds	r3, #8
 800beea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800beee:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bef0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bef2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bef4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bef6:	e841 2300 	strex	r3, r2, [r1]
 800befa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800befc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d1e1      	bne.n	800bec6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2220      	movs	r2, #32
 800bf06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	4a62      	ldr	r2, [pc, #392]	@ (800c0a4 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d026      	beq.n	800bf6e <UART_RxISR_8BIT_FIFOEN+0x22e>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	4a60      	ldr	r2, [pc, #384]	@ (800c0a8 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800bf26:	4293      	cmp	r3, r2
 800bf28:	d021      	beq.n	800bf6e <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	685b      	ldr	r3, [r3, #4]
 800bf30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d01a      	beq.n	800bf6e <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf40:	e853 3f00 	ldrex	r3, [r3]
 800bf44:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bf46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	461a      	mov	r2, r3
 800bf56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bf5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bf60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bf62:	e841 2300 	strex	r3, r2, [r1]
 800bf66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bf68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d1e4      	bne.n	800bf38 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d130      	bne.n	800bfd8 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf84:	e853 3f00 	ldrex	r3, [r3]
 800bf88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bf8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf8c:	f023 0310 	bic.w	r3, r3, #16
 800bf90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	461a      	mov	r2, r3
 800bf9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bf9e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bfa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfa2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bfa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bfa6:	e841 2300 	strex	r3, r2, [r1]
 800bfaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d1e4      	bne.n	800bf7c <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	69db      	ldr	r3, [r3, #28]
 800bfb8:	f003 0310 	and.w	r3, r3, #16
 800bfbc:	2b10      	cmp	r3, #16
 800bfbe:	d103      	bne.n	800bfc8 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2210      	movs	r2, #16
 800bfc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bfce:	4619      	mov	r1, r3
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f7f5 fa77 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800bfd6:	e00e      	b.n	800bff6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f7fe ff6b 	bl	800aeb4 <HAL_UART_RxCpltCallback>
        break;
 800bfde:	e00a      	b.n	800bff6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bfe0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d006      	beq.n	800bff6 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800bfe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfec:	f003 0320 	and.w	r3, r3, #32
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	f47f aec9 	bne.w	800bd88 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bffc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c000:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c004:	2b00      	cmp	r3, #0
 800c006:	d049      	beq.n	800c09c <UART_RxISR_8BIT_FIFOEN+0x35c>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c00e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c012:	429a      	cmp	r2, r3
 800c014:	d242      	bcs.n	800c09c <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	3308      	adds	r3, #8
 800c01c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01e:	6a3b      	ldr	r3, [r7, #32]
 800c020:	e853 3f00 	ldrex	r3, [r3]
 800c024:	61fb      	str	r3, [r7, #28]
   return(result);
 800c026:	69fb      	ldr	r3, [r7, #28]
 800c028:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c02c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	3308      	adds	r3, #8
 800c036:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c03a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c03c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c040:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c042:	e841 2300 	strex	r3, r2, [r1]
 800c046:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e3      	bne.n	800c016 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	4a16      	ldr	r2, [pc, #88]	@ (800c0ac <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c052:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	e853 3f00 	ldrex	r3, [r3]
 800c060:	60bb      	str	r3, [r7, #8]
   return(result);
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	f043 0320 	orr.w	r3, r3, #32
 800c068:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	461a      	mov	r2, r3
 800c072:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c076:	61bb      	str	r3, [r7, #24]
 800c078:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c07a:	6979      	ldr	r1, [r7, #20]
 800c07c:	69ba      	ldr	r2, [r7, #24]
 800c07e:	e841 2300 	strex	r3, r2, [r1]
 800c082:	613b      	str	r3, [r7, #16]
   return(result);
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d1e4      	bne.n	800c054 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c08a:	e007      	b.n	800c09c <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	699a      	ldr	r2, [r3, #24]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f042 0208 	orr.w	r2, r2, #8
 800c09a:	619a      	str	r2, [r3, #24]
}
 800c09c:	bf00      	nop
 800c09e:	37b0      	adds	r7, #176	@ 0xb0
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	bd80      	pop	{r7, pc}
 800c0a4:	44002400 	.word	0x44002400
 800c0a8:	54002400 	.word	0x54002400
 800c0ac:	0800b9b9 	.word	0x0800b9b9

0800c0b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b0ae      	sub	sp, #184	@ 0xb8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c0be:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	69db      	ldr	r3, [r3, #28]
 800c0c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	689b      	ldr	r3, [r3, #8]
 800c0dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c0e6:	2b22      	cmp	r3, #34	@ 0x22
 800c0e8:	f040 818c 	bne.w	800c404 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c0f2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c0f6:	e12f      	b.n	800c358 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0fe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c106:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c10a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c10e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c112:	4013      	ands	r3, r2
 800c114:	b29a      	uxth	r2, r3
 800c116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c11a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c120:	1c9a      	adds	r2, r3, #2
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c12c:	b29b      	uxth	r3, r3
 800c12e:	3b01      	subs	r3, #1
 800c130:	b29a      	uxth	r2, r3
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	69db      	ldr	r3, [r3, #28]
 800c13e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c142:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c146:	f003 0307 	and.w	r3, r3, #7
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d053      	beq.n	800c1f6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c14e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	2b00      	cmp	r3, #0
 800c158:	d011      	beq.n	800c17e <UART_RxISR_16BIT_FIFOEN+0xce>
 800c15a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c15e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c162:	2b00      	cmp	r3, #0
 800c164:	d00b      	beq.n	800c17e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	2201      	movs	r2, #1
 800c16c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c174:	f043 0201 	orr.w	r2, r3, #1
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c17e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c182:	f003 0302 	and.w	r3, r3, #2
 800c186:	2b00      	cmp	r3, #0
 800c188:	d011      	beq.n	800c1ae <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c18a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c18e:	f003 0301 	and.w	r3, r3, #1
 800c192:	2b00      	cmp	r3, #0
 800c194:	d00b      	beq.n	800c1ae <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2202      	movs	r2, #2
 800c19c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1a4:	f043 0204 	orr.w	r2, r3, #4
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c1ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c1b2:	f003 0304 	and.w	r3, r3, #4
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d011      	beq.n	800c1de <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c1ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c1be:	f003 0301 	and.w	r3, r3, #1
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d00b      	beq.n	800c1de <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	2204      	movs	r2, #4
 800c1cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1d4:	f043 0202 	orr.w	r2, r3, #2
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d006      	beq.n	800c1f6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c1e8:	6878      	ldr	r0, [r7, #4]
 800c1ea:	f7fe fe6d 	bl	800aec8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c1fc:	b29b      	uxth	r3, r3
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	f040 80aa 	bne.w	800c358 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c20a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c20c:	e853 3f00 	ldrex	r3, [r3]
 800c210:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c212:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c218:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	461a      	mov	r2, r3
 800c222:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c226:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c22a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c22c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c22e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c232:	e841 2300 	strex	r3, r2, [r1]
 800c236:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c238:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1e2      	bne.n	800c204 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	3308      	adds	r3, #8
 800c244:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c246:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c248:	e853 3f00 	ldrex	r3, [r3]
 800c24c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c24e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c254:	f023 0301 	bic.w	r3, r3, #1
 800c258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	3308      	adds	r3, #8
 800c262:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c266:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c268:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c26a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c26c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c26e:	e841 2300 	strex	r3, r2, [r1]
 800c272:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c274:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c276:	2b00      	cmp	r3, #0
 800c278:	d1e1      	bne.n	800c23e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2220      	movs	r2, #32
 800c27e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2200      	movs	r2, #0
 800c286:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2200      	movs	r2, #0
 800c28c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	4a62      	ldr	r2, [pc, #392]	@ (800c41c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800c294:	4293      	cmp	r3, r2
 800c296:	d026      	beq.n	800c2e6 <UART_RxISR_16BIT_FIFOEN+0x236>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4a60      	ldr	r2, [pc, #384]	@ (800c420 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d021      	beq.n	800c2e6 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	685b      	ldr	r3, [r3, #4]
 800c2a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d01a      	beq.n	800c2e6 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b8:	e853 3f00 	ldrex	r3, [r3]
 800c2bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c2be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c2c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c2d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c2d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2da:	e841 2300 	strex	r3, r2, [r1]
 800c2de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c2e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d1e4      	bne.n	800c2b0 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d130      	bne.n	800c350 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2fc:	e853 3f00 	ldrex	r3, [r3]
 800c300:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c304:	f023 0310 	bic.w	r3, r3, #16
 800c308:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	461a      	mov	r2, r3
 800c312:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c316:	647b      	str	r3, [r7, #68]	@ 0x44
 800c318:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c31a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c31c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c31e:	e841 2300 	strex	r3, r2, [r1]
 800c322:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c326:	2b00      	cmp	r3, #0
 800c328:	d1e4      	bne.n	800c2f4 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	69db      	ldr	r3, [r3, #28]
 800c330:	f003 0310 	and.w	r3, r3, #16
 800c334:	2b10      	cmp	r3, #16
 800c336:	d103      	bne.n	800c340 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2210      	movs	r2, #16
 800c33e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c346:	4619      	mov	r1, r3
 800c348:	6878      	ldr	r0, [r7, #4]
 800c34a:	f7f5 f8bb 	bl	80014c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c34e:	e00e      	b.n	800c36e <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f7fe fdaf 	bl	800aeb4 <HAL_UART_RxCpltCallback>
        break;
 800c356:	e00a      	b.n	800c36e <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c358:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d006      	beq.n	800c36e <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c360:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c364:	f003 0320 	and.w	r3, r3, #32
 800c368:	2b00      	cmp	r3, #0
 800c36a:	f47f aec5 	bne.w	800c0f8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c374:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c378:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d049      	beq.n	800c414 <UART_RxISR_16BIT_FIFOEN+0x364>
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c386:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c38a:	429a      	cmp	r2, r3
 800c38c:	d242      	bcs.n	800c414 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	3308      	adds	r3, #8
 800c394:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c398:	e853 3f00 	ldrex	r3, [r3]
 800c39c:	623b      	str	r3, [r7, #32]
   return(result);
 800c39e:	6a3b      	ldr	r3, [r7, #32]
 800c3a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c3a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	3308      	adds	r3, #8
 800c3ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c3b2:	633a      	str	r2, [r7, #48]	@ 0x30
 800c3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3ba:	e841 2300 	strex	r3, r2, [r1]
 800c3be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d1e3      	bne.n	800c38e <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	4a16      	ldr	r2, [pc, #88]	@ (800c424 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c3ca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d2:	693b      	ldr	r3, [r7, #16]
 800c3d4:	e853 3f00 	ldrex	r3, [r3]
 800c3d8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f043 0320 	orr.w	r3, r3, #32
 800c3e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3ee:	61fb      	str	r3, [r7, #28]
 800c3f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f2:	69b9      	ldr	r1, [r7, #24]
 800c3f4:	69fa      	ldr	r2, [r7, #28]
 800c3f6:	e841 2300 	strex	r3, r2, [r1]
 800c3fa:	617b      	str	r3, [r7, #20]
   return(result);
 800c3fc:	697b      	ldr	r3, [r7, #20]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d1e4      	bne.n	800c3cc <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c402:	e007      	b.n	800c414 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	699a      	ldr	r2, [r3, #24]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f042 0208 	orr.w	r2, r2, #8
 800c412:	619a      	str	r2, [r3, #24]
}
 800c414:	bf00      	nop
 800c416:	37b8      	adds	r7, #184	@ 0xb8
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}
 800c41c:	44002400 	.word	0x44002400
 800c420:	54002400 	.word	0x54002400
 800c424:	0800bb7d 	.word	0x0800bb7d

0800c428 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c428:	b480      	push	{r7}
 800c42a:	b083      	sub	sp, #12
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c430:	bf00      	nop
 800c432:	370c      	adds	r7, #12
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr

0800c43c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c444:	bf00      	nop
 800c446:	370c      	adds	r7, #12
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr

0800c450 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c450:	b480      	push	{r7}
 800c452:	b083      	sub	sp, #12
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c458:	bf00      	nop
 800c45a:	370c      	adds	r7, #12
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr

0800c464 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c464:	b480      	push	{r7}
 800c466:	b085      	sub	sp, #20
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c472:	2b01      	cmp	r3, #1
 800c474:	d101      	bne.n	800c47a <HAL_UARTEx_DisableFifoMode+0x16>
 800c476:	2302      	movs	r3, #2
 800c478:	e027      	b.n	800c4ca <HAL_UARTEx_DisableFifoMode+0x66>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2201      	movs	r2, #1
 800c47e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2224      	movs	r2, #36	@ 0x24
 800c486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	681a      	ldr	r2, [r3, #0]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f022 0201 	bic.w	r2, r2, #1
 800c4a0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c4a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	68fa      	ldr	r2, [r7, #12]
 800c4b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2220      	movs	r2, #32
 800c4bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4c8:	2300      	movs	r3, #0
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	3714      	adds	r7, #20
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d4:	4770      	bx	lr

0800c4d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c4d6:	b580      	push	{r7, lr}
 800c4d8:	b084      	sub	sp, #16
 800c4da:	af00      	add	r7, sp, #0
 800c4dc:	6078      	str	r0, [r7, #4]
 800c4de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d101      	bne.n	800c4ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c4ea:	2302      	movs	r3, #2
 800c4ec:	e02d      	b.n	800c54a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	2224      	movs	r2, #36	@ 0x24
 800c4fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f022 0201 	bic.w	r2, r2, #1
 800c514:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	689b      	ldr	r3, [r3, #8]
 800c51c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	683a      	ldr	r2, [r7, #0]
 800c526:	430a      	orrs	r2, r1
 800c528:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f000 f8ae 	bl	800c68c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	68fa      	ldr	r2, [r7, #12]
 800c536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2220      	movs	r2, #32
 800c53c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2200      	movs	r2, #0
 800c544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c548:	2300      	movs	r3, #0
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	3710      	adds	r7, #16
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}

0800c552 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c552:	b580      	push	{r7, lr}
 800c554:	b084      	sub	sp, #16
 800c556:	af00      	add	r7, sp, #0
 800c558:	6078      	str	r0, [r7, #4]
 800c55a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c562:	2b01      	cmp	r3, #1
 800c564:	d101      	bne.n	800c56a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c566:	2302      	movs	r3, #2
 800c568:	e02d      	b.n	800c5c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2201      	movs	r2, #1
 800c56e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2224      	movs	r2, #36	@ 0x24
 800c576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	681a      	ldr	r2, [r3, #0]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f022 0201 	bic.w	r2, r2, #1
 800c590:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	689b      	ldr	r3, [r3, #8]
 800c598:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	683a      	ldr	r2, [r7, #0]
 800c5a2:	430a      	orrs	r2, r1
 800c5a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f000 f870 	bl	800c68c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	68fa      	ldr	r2, [r7, #12]
 800c5b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2220      	movs	r2, #32
 800c5b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5c4:	2300      	movs	r3, #0
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c5ce:	b580      	push	{r7, lr}
 800c5d0:	b08c      	sub	sp, #48	@ 0x30
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	60f8      	str	r0, [r7, #12]
 800c5d6:	60b9      	str	r1, [r7, #8]
 800c5d8:	4613      	mov	r3, r2
 800c5da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5e8:	2b20      	cmp	r3, #32
 800c5ea:	d14a      	bne.n	800c682 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d002      	beq.n	800c5f8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800c5f2:	88fb      	ldrh	r3, [r7, #6]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d101      	bne.n	800c5fc <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	e043      	b.n	800c684 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	689b      	ldr	r3, [r3, #8]
 800c602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c606:	2b40      	cmp	r3, #64	@ 0x40
 800c608:	d107      	bne.n	800c61a <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	689a      	ldr	r2, [r3, #8]
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c618:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	2201      	movs	r2, #1
 800c61e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2200      	movs	r2, #0
 800c624:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800c626:	88fb      	ldrh	r3, [r7, #6]
 800c628:	461a      	mov	r2, r3
 800c62a:	68b9      	ldr	r1, [r7, #8]
 800c62c:	68f8      	ldr	r0, [r7, #12]
 800c62e:	f7fe fffd 	bl	800b62c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c636:	2b01      	cmp	r3, #1
 800c638:	d11d      	bne.n	800c676 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	2210      	movs	r2, #16
 800c640:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	e853 3f00 	ldrex	r3, [r3]
 800c64e:	617b      	str	r3, [r7, #20]
   return(result);
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	f043 0310 	orr.w	r3, r3, #16
 800c656:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	461a      	mov	r2, r3
 800c65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c660:	627b      	str	r3, [r7, #36]	@ 0x24
 800c662:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c664:	6a39      	ldr	r1, [r7, #32]
 800c666:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c668:	e841 2300 	strex	r3, r2, [r1]
 800c66c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c66e:	69fb      	ldr	r3, [r7, #28]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d1e6      	bne.n	800c642 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800c674:	e002      	b.n	800c67c <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800c676:	2301      	movs	r3, #1
 800c678:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800c67c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c680:	e000      	b.n	800c684 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c682:	2302      	movs	r3, #2
  }
}
 800c684:	4618      	mov	r0, r3
 800c686:	3730      	adds	r7, #48	@ 0x30
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c68c:	b480      	push	{r7}
 800c68e:	b085      	sub	sp, #20
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d108      	bne.n	800c6ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2201      	movs	r2, #1
 800c6a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c6ac:	e031      	b.n	800c712 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c6ae:	2308      	movs	r3, #8
 800c6b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c6b2:	2308      	movs	r3, #8
 800c6b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	689b      	ldr	r3, [r3, #8]
 800c6bc:	0e5b      	lsrs	r3, r3, #25
 800c6be:	b2db      	uxtb	r3, r3
 800c6c0:	f003 0307 	and.w	r3, r3, #7
 800c6c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	689b      	ldr	r3, [r3, #8]
 800c6cc:	0f5b      	lsrs	r3, r3, #29
 800c6ce:	b2db      	uxtb	r3, r3
 800c6d0:	f003 0307 	and.w	r3, r3, #7
 800c6d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c6d6:	7bbb      	ldrb	r3, [r7, #14]
 800c6d8:	7b3a      	ldrb	r2, [r7, #12]
 800c6da:	4911      	ldr	r1, [pc, #68]	@ (800c720 <UARTEx_SetNbDataToProcess+0x94>)
 800c6dc:	5c8a      	ldrb	r2, [r1, r2]
 800c6de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c6e2:	7b3a      	ldrb	r2, [r7, #12]
 800c6e4:	490f      	ldr	r1, [pc, #60]	@ (800c724 <UARTEx_SetNbDataToProcess+0x98>)
 800c6e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c6e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c6ec:	b29a      	uxth	r2, r3
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c6f4:	7bfb      	ldrb	r3, [r7, #15]
 800c6f6:	7b7a      	ldrb	r2, [r7, #13]
 800c6f8:	4909      	ldr	r1, [pc, #36]	@ (800c720 <UARTEx_SetNbDataToProcess+0x94>)
 800c6fa:	5c8a      	ldrb	r2, [r1, r2]
 800c6fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c700:	7b7a      	ldrb	r2, [r7, #13]
 800c702:	4908      	ldr	r1, [pc, #32]	@ (800c724 <UARTEx_SetNbDataToProcess+0x98>)
 800c704:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c706:	fb93 f3f2 	sdiv	r3, r3, r2
 800c70a:	b29a      	uxth	r2, r3
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c712:	bf00      	nop
 800c714:	3714      	adds	r7, #20
 800c716:	46bd      	mov	sp, r7
 800c718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71c:	4770      	bx	lr
 800c71e:	bf00      	nop
 800c720:	08010f54 	.word	0x08010f54
 800c724:	08010f5c 	.word	0x08010f5c

0800c728 <__cvt>:
 800c728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c72c:	ec57 6b10 	vmov	r6, r7, d0
 800c730:	2f00      	cmp	r7, #0
 800c732:	460c      	mov	r4, r1
 800c734:	4619      	mov	r1, r3
 800c736:	463b      	mov	r3, r7
 800c738:	bfb4      	ite	lt
 800c73a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c73e:	2300      	movge	r3, #0
 800c740:	4691      	mov	r9, r2
 800c742:	bfbf      	itttt	lt
 800c744:	4632      	movlt	r2, r6
 800c746:	461f      	movlt	r7, r3
 800c748:	232d      	movlt	r3, #45	@ 0x2d
 800c74a:	4616      	movlt	r6, r2
 800c74c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c750:	700b      	strb	r3, [r1, #0]
 800c752:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c754:	f023 0820 	bic.w	r8, r3, #32
 800c758:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c75c:	d005      	beq.n	800c76a <__cvt+0x42>
 800c75e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c762:	d100      	bne.n	800c766 <__cvt+0x3e>
 800c764:	3401      	adds	r4, #1
 800c766:	2102      	movs	r1, #2
 800c768:	e000      	b.n	800c76c <__cvt+0x44>
 800c76a:	2103      	movs	r1, #3
 800c76c:	ab03      	add	r3, sp, #12
 800c76e:	4622      	mov	r2, r4
 800c770:	9301      	str	r3, [sp, #4]
 800c772:	ab02      	add	r3, sp, #8
 800c774:	ec47 6b10 	vmov	d0, r6, r7
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	4653      	mov	r3, sl
 800c77c:	f001 f8bc 	bl	800d8f8 <_dtoa_r>
 800c780:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c784:	4605      	mov	r5, r0
 800c786:	d119      	bne.n	800c7bc <__cvt+0x94>
 800c788:	f019 0f01 	tst.w	r9, #1
 800c78c:	d00e      	beq.n	800c7ac <__cvt+0x84>
 800c78e:	eb00 0904 	add.w	r9, r0, r4
 800c792:	2200      	movs	r2, #0
 800c794:	2300      	movs	r3, #0
 800c796:	4630      	mov	r0, r6
 800c798:	4639      	mov	r1, r7
 800c79a:	f7f4 f9a5 	bl	8000ae8 <__aeabi_dcmpeq>
 800c79e:	b108      	cbz	r0, 800c7a4 <__cvt+0x7c>
 800c7a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c7a4:	2230      	movs	r2, #48	@ 0x30
 800c7a6:	9b03      	ldr	r3, [sp, #12]
 800c7a8:	454b      	cmp	r3, r9
 800c7aa:	d31e      	bcc.n	800c7ea <__cvt+0xc2>
 800c7ac:	9b03      	ldr	r3, [sp, #12]
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7b2:	1b5b      	subs	r3, r3, r5
 800c7b4:	6013      	str	r3, [r2, #0]
 800c7b6:	b004      	add	sp, #16
 800c7b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c7c0:	eb00 0904 	add.w	r9, r0, r4
 800c7c4:	d1e5      	bne.n	800c792 <__cvt+0x6a>
 800c7c6:	7803      	ldrb	r3, [r0, #0]
 800c7c8:	2b30      	cmp	r3, #48	@ 0x30
 800c7ca:	d10a      	bne.n	800c7e2 <__cvt+0xba>
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	4630      	mov	r0, r6
 800c7d2:	4639      	mov	r1, r7
 800c7d4:	f7f4 f988 	bl	8000ae8 <__aeabi_dcmpeq>
 800c7d8:	b918      	cbnz	r0, 800c7e2 <__cvt+0xba>
 800c7da:	f1c4 0401 	rsb	r4, r4, #1
 800c7de:	f8ca 4000 	str.w	r4, [sl]
 800c7e2:	f8da 3000 	ldr.w	r3, [sl]
 800c7e6:	4499      	add	r9, r3
 800c7e8:	e7d3      	b.n	800c792 <__cvt+0x6a>
 800c7ea:	1c59      	adds	r1, r3, #1
 800c7ec:	9103      	str	r1, [sp, #12]
 800c7ee:	701a      	strb	r2, [r3, #0]
 800c7f0:	e7d9      	b.n	800c7a6 <__cvt+0x7e>

0800c7f2 <__exponent>:
 800c7f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7f4:	2900      	cmp	r1, #0
 800c7f6:	7002      	strb	r2, [r0, #0]
 800c7f8:	bfba      	itte	lt
 800c7fa:	4249      	neglt	r1, r1
 800c7fc:	232d      	movlt	r3, #45	@ 0x2d
 800c7fe:	232b      	movge	r3, #43	@ 0x2b
 800c800:	2909      	cmp	r1, #9
 800c802:	7043      	strb	r3, [r0, #1]
 800c804:	dd28      	ble.n	800c858 <__exponent+0x66>
 800c806:	f10d 0307 	add.w	r3, sp, #7
 800c80a:	270a      	movs	r7, #10
 800c80c:	461d      	mov	r5, r3
 800c80e:	461a      	mov	r2, r3
 800c810:	3b01      	subs	r3, #1
 800c812:	fbb1 f6f7 	udiv	r6, r1, r7
 800c816:	fb07 1416 	mls	r4, r7, r6, r1
 800c81a:	3430      	adds	r4, #48	@ 0x30
 800c81c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c820:	460c      	mov	r4, r1
 800c822:	4631      	mov	r1, r6
 800c824:	2c63      	cmp	r4, #99	@ 0x63
 800c826:	dcf2      	bgt.n	800c80e <__exponent+0x1c>
 800c828:	3130      	adds	r1, #48	@ 0x30
 800c82a:	1e94      	subs	r4, r2, #2
 800c82c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c830:	1c41      	adds	r1, r0, #1
 800c832:	4623      	mov	r3, r4
 800c834:	42ab      	cmp	r3, r5
 800c836:	d30a      	bcc.n	800c84e <__exponent+0x5c>
 800c838:	f10d 0309 	add.w	r3, sp, #9
 800c83c:	1a9b      	subs	r3, r3, r2
 800c83e:	42ac      	cmp	r4, r5
 800c840:	bf88      	it	hi
 800c842:	2300      	movhi	r3, #0
 800c844:	3302      	adds	r3, #2
 800c846:	4403      	add	r3, r0
 800c848:	1a18      	subs	r0, r3, r0
 800c84a:	b003      	add	sp, #12
 800c84c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c84e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c852:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c856:	e7ed      	b.n	800c834 <__exponent+0x42>
 800c858:	2330      	movs	r3, #48	@ 0x30
 800c85a:	3130      	adds	r1, #48	@ 0x30
 800c85c:	7083      	strb	r3, [r0, #2]
 800c85e:	1d03      	adds	r3, r0, #4
 800c860:	70c1      	strb	r1, [r0, #3]
 800c862:	e7f1      	b.n	800c848 <__exponent+0x56>

0800c864 <_printf_float>:
 800c864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c868:	b08d      	sub	sp, #52	@ 0x34
 800c86a:	460c      	mov	r4, r1
 800c86c:	4616      	mov	r6, r2
 800c86e:	461f      	mov	r7, r3
 800c870:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c874:	4605      	mov	r5, r0
 800c876:	f000 ff23 	bl	800d6c0 <_localeconv_r>
 800c87a:	6803      	ldr	r3, [r0, #0]
 800c87c:	4618      	mov	r0, r3
 800c87e:	9304      	str	r3, [sp, #16]
 800c880:	f7f3 fd06 	bl	8000290 <strlen>
 800c884:	2300      	movs	r3, #0
 800c886:	9005      	str	r0, [sp, #20]
 800c888:	930a      	str	r3, [sp, #40]	@ 0x28
 800c88a:	f8d8 3000 	ldr.w	r3, [r8]
 800c88e:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c892:	3307      	adds	r3, #7
 800c894:	f8d4 b000 	ldr.w	fp, [r4]
 800c898:	f023 0307 	bic.w	r3, r3, #7
 800c89c:	f103 0208 	add.w	r2, r3, #8
 800c8a0:	f8c8 2000 	str.w	r2, [r8]
 800c8a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c8a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c8ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c8b0:	f8cd 8018 	str.w	r8, [sp, #24]
 800c8b4:	9307      	str	r3, [sp, #28]
 800c8b6:	4b9d      	ldr	r3, [pc, #628]	@ (800cb2c <_printf_float+0x2c8>)
 800c8b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8bc:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c8c0:	f7f4 f944 	bl	8000b4c <__aeabi_dcmpun>
 800c8c4:	bb70      	cbnz	r0, 800c924 <_printf_float+0xc0>
 800c8c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ca:	4b98      	ldr	r3, [pc, #608]	@ (800cb2c <_printf_float+0x2c8>)
 800c8cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8d0:	f7f4 f91e 	bl	8000b10 <__aeabi_dcmple>
 800c8d4:	bb30      	cbnz	r0, 800c924 <_printf_float+0xc0>
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	2300      	movs	r3, #0
 800c8da:	4640      	mov	r0, r8
 800c8dc:	4649      	mov	r1, r9
 800c8de:	f7f4 f90d 	bl	8000afc <__aeabi_dcmplt>
 800c8e2:	b110      	cbz	r0, 800c8ea <_printf_float+0x86>
 800c8e4:	232d      	movs	r3, #45	@ 0x2d
 800c8e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8ea:	4a91      	ldr	r2, [pc, #580]	@ (800cb30 <_printf_float+0x2cc>)
 800c8ec:	4b91      	ldr	r3, [pc, #580]	@ (800cb34 <_printf_float+0x2d0>)
 800c8ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c8f2:	bf8c      	ite	hi
 800c8f4:	4690      	movhi	r8, r2
 800c8f6:	4698      	movls	r8, r3
 800c8f8:	2303      	movs	r3, #3
 800c8fa:	f04f 0900 	mov.w	r9, #0
 800c8fe:	6123      	str	r3, [r4, #16]
 800c900:	f02b 0304 	bic.w	r3, fp, #4
 800c904:	6023      	str	r3, [r4, #0]
 800c906:	4633      	mov	r3, r6
 800c908:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c90a:	4621      	mov	r1, r4
 800c90c:	4628      	mov	r0, r5
 800c90e:	9700      	str	r7, [sp, #0]
 800c910:	f000 f9d2 	bl	800ccb8 <_printf_common>
 800c914:	3001      	adds	r0, #1
 800c916:	f040 808d 	bne.w	800ca34 <_printf_float+0x1d0>
 800c91a:	f04f 30ff 	mov.w	r0, #4294967295
 800c91e:	b00d      	add	sp, #52	@ 0x34
 800c920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c924:	4642      	mov	r2, r8
 800c926:	464b      	mov	r3, r9
 800c928:	4640      	mov	r0, r8
 800c92a:	4649      	mov	r1, r9
 800c92c:	f7f4 f90e 	bl	8000b4c <__aeabi_dcmpun>
 800c930:	b140      	cbz	r0, 800c944 <_printf_float+0xe0>
 800c932:	464b      	mov	r3, r9
 800c934:	4a80      	ldr	r2, [pc, #512]	@ (800cb38 <_printf_float+0x2d4>)
 800c936:	2b00      	cmp	r3, #0
 800c938:	bfbc      	itt	lt
 800c93a:	232d      	movlt	r3, #45	@ 0x2d
 800c93c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c940:	4b7e      	ldr	r3, [pc, #504]	@ (800cb3c <_printf_float+0x2d8>)
 800c942:	e7d4      	b.n	800c8ee <_printf_float+0x8a>
 800c944:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c948:	6863      	ldr	r3, [r4, #4]
 800c94a:	9206      	str	r2, [sp, #24]
 800c94c:	1c5a      	adds	r2, r3, #1
 800c94e:	d13b      	bne.n	800c9c8 <_printf_float+0x164>
 800c950:	2306      	movs	r3, #6
 800c952:	6063      	str	r3, [r4, #4]
 800c954:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c958:	2300      	movs	r3, #0
 800c95a:	4628      	mov	r0, r5
 800c95c:	6022      	str	r2, [r4, #0]
 800c95e:	9303      	str	r3, [sp, #12]
 800c960:	ab0a      	add	r3, sp, #40	@ 0x28
 800c962:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c966:	ab09      	add	r3, sp, #36	@ 0x24
 800c968:	ec49 8b10 	vmov	d0, r8, r9
 800c96c:	9300      	str	r3, [sp, #0]
 800c96e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c972:	6861      	ldr	r1, [r4, #4]
 800c974:	f7ff fed8 	bl	800c728 <__cvt>
 800c978:	9b06      	ldr	r3, [sp, #24]
 800c97a:	4680      	mov	r8, r0
 800c97c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c97e:	2b47      	cmp	r3, #71	@ 0x47
 800c980:	d129      	bne.n	800c9d6 <_printf_float+0x172>
 800c982:	1cc8      	adds	r0, r1, #3
 800c984:	db02      	blt.n	800c98c <_printf_float+0x128>
 800c986:	6863      	ldr	r3, [r4, #4]
 800c988:	4299      	cmp	r1, r3
 800c98a:	dd41      	ble.n	800ca10 <_printf_float+0x1ac>
 800c98c:	f1aa 0a02 	sub.w	sl, sl, #2
 800c990:	fa5f fa8a 	uxtb.w	sl, sl
 800c994:	3901      	subs	r1, #1
 800c996:	4652      	mov	r2, sl
 800c998:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c99c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c99e:	f7ff ff28 	bl	800c7f2 <__exponent>
 800c9a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c9a4:	4681      	mov	r9, r0
 800c9a6:	1813      	adds	r3, r2, r0
 800c9a8:	2a01      	cmp	r2, #1
 800c9aa:	6123      	str	r3, [r4, #16]
 800c9ac:	dc02      	bgt.n	800c9b4 <_printf_float+0x150>
 800c9ae:	6822      	ldr	r2, [r4, #0]
 800c9b0:	07d2      	lsls	r2, r2, #31
 800c9b2:	d501      	bpl.n	800c9b8 <_printf_float+0x154>
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	6123      	str	r3, [r4, #16]
 800c9b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d0a2      	beq.n	800c906 <_printf_float+0xa2>
 800c9c0:	232d      	movs	r3, #45	@ 0x2d
 800c9c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9c6:	e79e      	b.n	800c906 <_printf_float+0xa2>
 800c9c8:	9a06      	ldr	r2, [sp, #24]
 800c9ca:	2a47      	cmp	r2, #71	@ 0x47
 800c9cc:	d1c2      	bne.n	800c954 <_printf_float+0xf0>
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d1c0      	bne.n	800c954 <_printf_float+0xf0>
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	e7bd      	b.n	800c952 <_printf_float+0xee>
 800c9d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c9da:	d9db      	bls.n	800c994 <_printf_float+0x130>
 800c9dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c9e0:	d118      	bne.n	800ca14 <_printf_float+0x1b0>
 800c9e2:	2900      	cmp	r1, #0
 800c9e4:	6863      	ldr	r3, [r4, #4]
 800c9e6:	dd0b      	ble.n	800ca00 <_printf_float+0x19c>
 800c9e8:	6121      	str	r1, [r4, #16]
 800c9ea:	b913      	cbnz	r3, 800c9f2 <_printf_float+0x18e>
 800c9ec:	6822      	ldr	r2, [r4, #0]
 800c9ee:	07d0      	lsls	r0, r2, #31
 800c9f0:	d502      	bpl.n	800c9f8 <_printf_float+0x194>
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	440b      	add	r3, r1
 800c9f6:	6123      	str	r3, [r4, #16]
 800c9f8:	f04f 0900 	mov.w	r9, #0
 800c9fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c9fe:	e7db      	b.n	800c9b8 <_printf_float+0x154>
 800ca00:	b913      	cbnz	r3, 800ca08 <_printf_float+0x1a4>
 800ca02:	6822      	ldr	r2, [r4, #0]
 800ca04:	07d2      	lsls	r2, r2, #31
 800ca06:	d501      	bpl.n	800ca0c <_printf_float+0x1a8>
 800ca08:	3302      	adds	r3, #2
 800ca0a:	e7f4      	b.n	800c9f6 <_printf_float+0x192>
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	e7f2      	b.n	800c9f6 <_printf_float+0x192>
 800ca10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ca14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca16:	4299      	cmp	r1, r3
 800ca18:	db05      	blt.n	800ca26 <_printf_float+0x1c2>
 800ca1a:	6823      	ldr	r3, [r4, #0]
 800ca1c:	6121      	str	r1, [r4, #16]
 800ca1e:	07d8      	lsls	r0, r3, #31
 800ca20:	d5ea      	bpl.n	800c9f8 <_printf_float+0x194>
 800ca22:	1c4b      	adds	r3, r1, #1
 800ca24:	e7e7      	b.n	800c9f6 <_printf_float+0x192>
 800ca26:	2900      	cmp	r1, #0
 800ca28:	bfd4      	ite	le
 800ca2a:	f1c1 0202 	rsble	r2, r1, #2
 800ca2e:	2201      	movgt	r2, #1
 800ca30:	4413      	add	r3, r2
 800ca32:	e7e0      	b.n	800c9f6 <_printf_float+0x192>
 800ca34:	6823      	ldr	r3, [r4, #0]
 800ca36:	055a      	lsls	r2, r3, #21
 800ca38:	d407      	bmi.n	800ca4a <_printf_float+0x1e6>
 800ca3a:	6923      	ldr	r3, [r4, #16]
 800ca3c:	4642      	mov	r2, r8
 800ca3e:	4631      	mov	r1, r6
 800ca40:	4628      	mov	r0, r5
 800ca42:	47b8      	blx	r7
 800ca44:	3001      	adds	r0, #1
 800ca46:	d12b      	bne.n	800caa0 <_printf_float+0x23c>
 800ca48:	e767      	b.n	800c91a <_printf_float+0xb6>
 800ca4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ca4e:	f240 80dd 	bls.w	800cc0c <_printf_float+0x3a8>
 800ca52:	2200      	movs	r2, #0
 800ca54:	2300      	movs	r3, #0
 800ca56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ca5a:	f7f4 f845 	bl	8000ae8 <__aeabi_dcmpeq>
 800ca5e:	2800      	cmp	r0, #0
 800ca60:	d033      	beq.n	800caca <_printf_float+0x266>
 800ca62:	2301      	movs	r3, #1
 800ca64:	4a36      	ldr	r2, [pc, #216]	@ (800cb40 <_printf_float+0x2dc>)
 800ca66:	4631      	mov	r1, r6
 800ca68:	4628      	mov	r0, r5
 800ca6a:	47b8      	blx	r7
 800ca6c:	3001      	adds	r0, #1
 800ca6e:	f43f af54 	beq.w	800c91a <_printf_float+0xb6>
 800ca72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ca76:	4543      	cmp	r3, r8
 800ca78:	db02      	blt.n	800ca80 <_printf_float+0x21c>
 800ca7a:	6823      	ldr	r3, [r4, #0]
 800ca7c:	07d8      	lsls	r0, r3, #31
 800ca7e:	d50f      	bpl.n	800caa0 <_printf_float+0x23c>
 800ca80:	4631      	mov	r1, r6
 800ca82:	4628      	mov	r0, r5
 800ca84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca88:	47b8      	blx	r7
 800ca8a:	3001      	adds	r0, #1
 800ca8c:	f43f af45 	beq.w	800c91a <_printf_float+0xb6>
 800ca90:	f04f 0900 	mov.w	r9, #0
 800ca94:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca98:	f104 0a1a 	add.w	sl, r4, #26
 800ca9c:	45c8      	cmp	r8, r9
 800ca9e:	dc09      	bgt.n	800cab4 <_printf_float+0x250>
 800caa0:	6823      	ldr	r3, [r4, #0]
 800caa2:	079b      	lsls	r3, r3, #30
 800caa4:	f100 8103 	bmi.w	800ccae <_printf_float+0x44a>
 800caa8:	68e0      	ldr	r0, [r4, #12]
 800caaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caac:	4298      	cmp	r0, r3
 800caae:	bfb8      	it	lt
 800cab0:	4618      	movlt	r0, r3
 800cab2:	e734      	b.n	800c91e <_printf_float+0xba>
 800cab4:	2301      	movs	r3, #1
 800cab6:	4652      	mov	r2, sl
 800cab8:	4631      	mov	r1, r6
 800caba:	4628      	mov	r0, r5
 800cabc:	47b8      	blx	r7
 800cabe:	3001      	adds	r0, #1
 800cac0:	f43f af2b 	beq.w	800c91a <_printf_float+0xb6>
 800cac4:	f109 0901 	add.w	r9, r9, #1
 800cac8:	e7e8      	b.n	800ca9c <_printf_float+0x238>
 800caca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cacc:	2b00      	cmp	r3, #0
 800cace:	dc39      	bgt.n	800cb44 <_printf_float+0x2e0>
 800cad0:	2301      	movs	r3, #1
 800cad2:	4a1b      	ldr	r2, [pc, #108]	@ (800cb40 <_printf_float+0x2dc>)
 800cad4:	4631      	mov	r1, r6
 800cad6:	4628      	mov	r0, r5
 800cad8:	47b8      	blx	r7
 800cada:	3001      	adds	r0, #1
 800cadc:	f43f af1d 	beq.w	800c91a <_printf_float+0xb6>
 800cae0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cae4:	ea59 0303 	orrs.w	r3, r9, r3
 800cae8:	d102      	bne.n	800caf0 <_printf_float+0x28c>
 800caea:	6823      	ldr	r3, [r4, #0]
 800caec:	07d9      	lsls	r1, r3, #31
 800caee:	d5d7      	bpl.n	800caa0 <_printf_float+0x23c>
 800caf0:	4631      	mov	r1, r6
 800caf2:	4628      	mov	r0, r5
 800caf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800caf8:	47b8      	blx	r7
 800cafa:	3001      	adds	r0, #1
 800cafc:	f43f af0d 	beq.w	800c91a <_printf_float+0xb6>
 800cb00:	f04f 0a00 	mov.w	sl, #0
 800cb04:	f104 0b1a 	add.w	fp, r4, #26
 800cb08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb0a:	425b      	negs	r3, r3
 800cb0c:	4553      	cmp	r3, sl
 800cb0e:	dc01      	bgt.n	800cb14 <_printf_float+0x2b0>
 800cb10:	464b      	mov	r3, r9
 800cb12:	e793      	b.n	800ca3c <_printf_float+0x1d8>
 800cb14:	2301      	movs	r3, #1
 800cb16:	465a      	mov	r2, fp
 800cb18:	4631      	mov	r1, r6
 800cb1a:	4628      	mov	r0, r5
 800cb1c:	47b8      	blx	r7
 800cb1e:	3001      	adds	r0, #1
 800cb20:	f43f aefb 	beq.w	800c91a <_printf_float+0xb6>
 800cb24:	f10a 0a01 	add.w	sl, sl, #1
 800cb28:	e7ee      	b.n	800cb08 <_printf_float+0x2a4>
 800cb2a:	bf00      	nop
 800cb2c:	7fefffff 	.word	0x7fefffff
 800cb30:	08010f68 	.word	0x08010f68
 800cb34:	08010f64 	.word	0x08010f64
 800cb38:	08010f70 	.word	0x08010f70
 800cb3c:	08010f6c 	.word	0x08010f6c
 800cb40:	08010f74 	.word	0x08010f74
 800cb44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cb46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cb4a:	4553      	cmp	r3, sl
 800cb4c:	bfa8      	it	ge
 800cb4e:	4653      	movge	r3, sl
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	4699      	mov	r9, r3
 800cb54:	dc36      	bgt.n	800cbc4 <_printf_float+0x360>
 800cb56:	f04f 0b00 	mov.w	fp, #0
 800cb5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb5e:	f104 021a 	add.w	r2, r4, #26
 800cb62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cb64:	9306      	str	r3, [sp, #24]
 800cb66:	eba3 0309 	sub.w	r3, r3, r9
 800cb6a:	455b      	cmp	r3, fp
 800cb6c:	dc31      	bgt.n	800cbd2 <_printf_float+0x36e>
 800cb6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb70:	459a      	cmp	sl, r3
 800cb72:	dc3a      	bgt.n	800cbea <_printf_float+0x386>
 800cb74:	6823      	ldr	r3, [r4, #0]
 800cb76:	07da      	lsls	r2, r3, #31
 800cb78:	d437      	bmi.n	800cbea <_printf_float+0x386>
 800cb7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb7c:	ebaa 0903 	sub.w	r9, sl, r3
 800cb80:	9b06      	ldr	r3, [sp, #24]
 800cb82:	ebaa 0303 	sub.w	r3, sl, r3
 800cb86:	4599      	cmp	r9, r3
 800cb88:	bfa8      	it	ge
 800cb8a:	4699      	movge	r9, r3
 800cb8c:	f1b9 0f00 	cmp.w	r9, #0
 800cb90:	dc33      	bgt.n	800cbfa <_printf_float+0x396>
 800cb92:	f04f 0800 	mov.w	r8, #0
 800cb96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb9a:	f104 0b1a 	add.w	fp, r4, #26
 800cb9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cba0:	ebaa 0303 	sub.w	r3, sl, r3
 800cba4:	eba3 0309 	sub.w	r3, r3, r9
 800cba8:	4543      	cmp	r3, r8
 800cbaa:	f77f af79 	ble.w	800caa0 <_printf_float+0x23c>
 800cbae:	2301      	movs	r3, #1
 800cbb0:	465a      	mov	r2, fp
 800cbb2:	4631      	mov	r1, r6
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	47b8      	blx	r7
 800cbb8:	3001      	adds	r0, #1
 800cbba:	f43f aeae 	beq.w	800c91a <_printf_float+0xb6>
 800cbbe:	f108 0801 	add.w	r8, r8, #1
 800cbc2:	e7ec      	b.n	800cb9e <_printf_float+0x33a>
 800cbc4:	4642      	mov	r2, r8
 800cbc6:	4631      	mov	r1, r6
 800cbc8:	4628      	mov	r0, r5
 800cbca:	47b8      	blx	r7
 800cbcc:	3001      	adds	r0, #1
 800cbce:	d1c2      	bne.n	800cb56 <_printf_float+0x2f2>
 800cbd0:	e6a3      	b.n	800c91a <_printf_float+0xb6>
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	4631      	mov	r1, r6
 800cbd6:	4628      	mov	r0, r5
 800cbd8:	9206      	str	r2, [sp, #24]
 800cbda:	47b8      	blx	r7
 800cbdc:	3001      	adds	r0, #1
 800cbde:	f43f ae9c 	beq.w	800c91a <_printf_float+0xb6>
 800cbe2:	f10b 0b01 	add.w	fp, fp, #1
 800cbe6:	9a06      	ldr	r2, [sp, #24]
 800cbe8:	e7bb      	b.n	800cb62 <_printf_float+0x2fe>
 800cbea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbee:	4631      	mov	r1, r6
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	47b8      	blx	r7
 800cbf4:	3001      	adds	r0, #1
 800cbf6:	d1c0      	bne.n	800cb7a <_printf_float+0x316>
 800cbf8:	e68f      	b.n	800c91a <_printf_float+0xb6>
 800cbfa:	9a06      	ldr	r2, [sp, #24]
 800cbfc:	464b      	mov	r3, r9
 800cbfe:	4631      	mov	r1, r6
 800cc00:	4628      	mov	r0, r5
 800cc02:	4442      	add	r2, r8
 800cc04:	47b8      	blx	r7
 800cc06:	3001      	adds	r0, #1
 800cc08:	d1c3      	bne.n	800cb92 <_printf_float+0x32e>
 800cc0a:	e686      	b.n	800c91a <_printf_float+0xb6>
 800cc0c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc10:	f1ba 0f01 	cmp.w	sl, #1
 800cc14:	dc01      	bgt.n	800cc1a <_printf_float+0x3b6>
 800cc16:	07db      	lsls	r3, r3, #31
 800cc18:	d536      	bpl.n	800cc88 <_printf_float+0x424>
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	4642      	mov	r2, r8
 800cc1e:	4631      	mov	r1, r6
 800cc20:	4628      	mov	r0, r5
 800cc22:	47b8      	blx	r7
 800cc24:	3001      	adds	r0, #1
 800cc26:	f43f ae78 	beq.w	800c91a <_printf_float+0xb6>
 800cc2a:	4631      	mov	r1, r6
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc32:	47b8      	blx	r7
 800cc34:	3001      	adds	r0, #1
 800cc36:	f43f ae70 	beq.w	800c91a <_printf_float+0xb6>
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cc46:	f7f3 ff4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc4a:	b9c0      	cbnz	r0, 800cc7e <_printf_float+0x41a>
 800cc4c:	4653      	mov	r3, sl
 800cc4e:	f108 0201 	add.w	r2, r8, #1
 800cc52:	4631      	mov	r1, r6
 800cc54:	4628      	mov	r0, r5
 800cc56:	47b8      	blx	r7
 800cc58:	3001      	adds	r0, #1
 800cc5a:	d10c      	bne.n	800cc76 <_printf_float+0x412>
 800cc5c:	e65d      	b.n	800c91a <_printf_float+0xb6>
 800cc5e:	2301      	movs	r3, #1
 800cc60:	465a      	mov	r2, fp
 800cc62:	4631      	mov	r1, r6
 800cc64:	4628      	mov	r0, r5
 800cc66:	47b8      	blx	r7
 800cc68:	3001      	adds	r0, #1
 800cc6a:	f43f ae56 	beq.w	800c91a <_printf_float+0xb6>
 800cc6e:	f108 0801 	add.w	r8, r8, #1
 800cc72:	45d0      	cmp	r8, sl
 800cc74:	dbf3      	blt.n	800cc5e <_printf_float+0x3fa>
 800cc76:	464b      	mov	r3, r9
 800cc78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cc7c:	e6df      	b.n	800ca3e <_printf_float+0x1da>
 800cc7e:	f04f 0800 	mov.w	r8, #0
 800cc82:	f104 0b1a 	add.w	fp, r4, #26
 800cc86:	e7f4      	b.n	800cc72 <_printf_float+0x40e>
 800cc88:	2301      	movs	r3, #1
 800cc8a:	4642      	mov	r2, r8
 800cc8c:	e7e1      	b.n	800cc52 <_printf_float+0x3ee>
 800cc8e:	2301      	movs	r3, #1
 800cc90:	464a      	mov	r2, r9
 800cc92:	4631      	mov	r1, r6
 800cc94:	4628      	mov	r0, r5
 800cc96:	47b8      	blx	r7
 800cc98:	3001      	adds	r0, #1
 800cc9a:	f43f ae3e 	beq.w	800c91a <_printf_float+0xb6>
 800cc9e:	f108 0801 	add.w	r8, r8, #1
 800cca2:	68e3      	ldr	r3, [r4, #12]
 800cca4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cca6:	1a5b      	subs	r3, r3, r1
 800cca8:	4543      	cmp	r3, r8
 800ccaa:	dcf0      	bgt.n	800cc8e <_printf_float+0x42a>
 800ccac:	e6fc      	b.n	800caa8 <_printf_float+0x244>
 800ccae:	f04f 0800 	mov.w	r8, #0
 800ccb2:	f104 0919 	add.w	r9, r4, #25
 800ccb6:	e7f4      	b.n	800cca2 <_printf_float+0x43e>

0800ccb8 <_printf_common>:
 800ccb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccbc:	4616      	mov	r6, r2
 800ccbe:	4698      	mov	r8, r3
 800ccc0:	688a      	ldr	r2, [r1, #8]
 800ccc2:	4607      	mov	r7, r0
 800ccc4:	690b      	ldr	r3, [r1, #16]
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cccc:	4293      	cmp	r3, r2
 800ccce:	bfb8      	it	lt
 800ccd0:	4613      	movlt	r3, r2
 800ccd2:	6033      	str	r3, [r6, #0]
 800ccd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ccd8:	b10a      	cbz	r2, 800ccde <_printf_common+0x26>
 800ccda:	3301      	adds	r3, #1
 800ccdc:	6033      	str	r3, [r6, #0]
 800ccde:	6823      	ldr	r3, [r4, #0]
 800cce0:	0699      	lsls	r1, r3, #26
 800cce2:	bf42      	ittt	mi
 800cce4:	6833      	ldrmi	r3, [r6, #0]
 800cce6:	3302      	addmi	r3, #2
 800cce8:	6033      	strmi	r3, [r6, #0]
 800ccea:	6825      	ldr	r5, [r4, #0]
 800ccec:	f015 0506 	ands.w	r5, r5, #6
 800ccf0:	d106      	bne.n	800cd00 <_printf_common+0x48>
 800ccf2:	f104 0a19 	add.w	sl, r4, #25
 800ccf6:	68e3      	ldr	r3, [r4, #12]
 800ccf8:	6832      	ldr	r2, [r6, #0]
 800ccfa:	1a9b      	subs	r3, r3, r2
 800ccfc:	42ab      	cmp	r3, r5
 800ccfe:	dc2b      	bgt.n	800cd58 <_printf_common+0xa0>
 800cd00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cd04:	6822      	ldr	r2, [r4, #0]
 800cd06:	3b00      	subs	r3, #0
 800cd08:	bf18      	it	ne
 800cd0a:	2301      	movne	r3, #1
 800cd0c:	0692      	lsls	r2, r2, #26
 800cd0e:	d430      	bmi.n	800cd72 <_printf_common+0xba>
 800cd10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cd14:	4641      	mov	r1, r8
 800cd16:	4638      	mov	r0, r7
 800cd18:	47c8      	blx	r9
 800cd1a:	3001      	adds	r0, #1
 800cd1c:	d023      	beq.n	800cd66 <_printf_common+0xae>
 800cd1e:	6823      	ldr	r3, [r4, #0]
 800cd20:	341a      	adds	r4, #26
 800cd22:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cd26:	f003 0306 	and.w	r3, r3, #6
 800cd2a:	2b04      	cmp	r3, #4
 800cd2c:	bf0a      	itet	eq
 800cd2e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cd32:	2500      	movne	r5, #0
 800cd34:	6833      	ldreq	r3, [r6, #0]
 800cd36:	f04f 0600 	mov.w	r6, #0
 800cd3a:	bf08      	it	eq
 800cd3c:	1aed      	subeq	r5, r5, r3
 800cd3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cd42:	bf08      	it	eq
 800cd44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd48:	4293      	cmp	r3, r2
 800cd4a:	bfc4      	itt	gt
 800cd4c:	1a9b      	subgt	r3, r3, r2
 800cd4e:	18ed      	addgt	r5, r5, r3
 800cd50:	42b5      	cmp	r5, r6
 800cd52:	d11a      	bne.n	800cd8a <_printf_common+0xd2>
 800cd54:	2000      	movs	r0, #0
 800cd56:	e008      	b.n	800cd6a <_printf_common+0xb2>
 800cd58:	2301      	movs	r3, #1
 800cd5a:	4652      	mov	r2, sl
 800cd5c:	4641      	mov	r1, r8
 800cd5e:	4638      	mov	r0, r7
 800cd60:	47c8      	blx	r9
 800cd62:	3001      	adds	r0, #1
 800cd64:	d103      	bne.n	800cd6e <_printf_common+0xb6>
 800cd66:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd6e:	3501      	adds	r5, #1
 800cd70:	e7c1      	b.n	800ccf6 <_printf_common+0x3e>
 800cd72:	18e1      	adds	r1, r4, r3
 800cd74:	1c5a      	adds	r2, r3, #1
 800cd76:	2030      	movs	r0, #48	@ 0x30
 800cd78:	3302      	adds	r3, #2
 800cd7a:	4422      	add	r2, r4
 800cd7c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cd80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cd84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cd88:	e7c2      	b.n	800cd10 <_printf_common+0x58>
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	4622      	mov	r2, r4
 800cd8e:	4641      	mov	r1, r8
 800cd90:	4638      	mov	r0, r7
 800cd92:	47c8      	blx	r9
 800cd94:	3001      	adds	r0, #1
 800cd96:	d0e6      	beq.n	800cd66 <_printf_common+0xae>
 800cd98:	3601      	adds	r6, #1
 800cd9a:	e7d9      	b.n	800cd50 <_printf_common+0x98>

0800cd9c <_printf_i>:
 800cd9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cda0:	7e0f      	ldrb	r7, [r1, #24]
 800cda2:	4691      	mov	r9, r2
 800cda4:	4680      	mov	r8, r0
 800cda6:	460c      	mov	r4, r1
 800cda8:	2f78      	cmp	r7, #120	@ 0x78
 800cdaa:	469a      	mov	sl, r3
 800cdac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cdae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cdb2:	d807      	bhi.n	800cdc4 <_printf_i+0x28>
 800cdb4:	2f62      	cmp	r7, #98	@ 0x62
 800cdb6:	d80a      	bhi.n	800cdce <_printf_i+0x32>
 800cdb8:	2f00      	cmp	r7, #0
 800cdba:	f000 80d1 	beq.w	800cf60 <_printf_i+0x1c4>
 800cdbe:	2f58      	cmp	r7, #88	@ 0x58
 800cdc0:	f000 80b8 	beq.w	800cf34 <_printf_i+0x198>
 800cdc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cdc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cdcc:	e03a      	b.n	800ce44 <_printf_i+0xa8>
 800cdce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cdd2:	2b15      	cmp	r3, #21
 800cdd4:	d8f6      	bhi.n	800cdc4 <_printf_i+0x28>
 800cdd6:	a101      	add	r1, pc, #4	@ (adr r1, 800cddc <_printf_i+0x40>)
 800cdd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cddc:	0800ce35 	.word	0x0800ce35
 800cde0:	0800ce49 	.word	0x0800ce49
 800cde4:	0800cdc5 	.word	0x0800cdc5
 800cde8:	0800cdc5 	.word	0x0800cdc5
 800cdec:	0800cdc5 	.word	0x0800cdc5
 800cdf0:	0800cdc5 	.word	0x0800cdc5
 800cdf4:	0800ce49 	.word	0x0800ce49
 800cdf8:	0800cdc5 	.word	0x0800cdc5
 800cdfc:	0800cdc5 	.word	0x0800cdc5
 800ce00:	0800cdc5 	.word	0x0800cdc5
 800ce04:	0800cdc5 	.word	0x0800cdc5
 800ce08:	0800cf47 	.word	0x0800cf47
 800ce0c:	0800ce73 	.word	0x0800ce73
 800ce10:	0800cf01 	.word	0x0800cf01
 800ce14:	0800cdc5 	.word	0x0800cdc5
 800ce18:	0800cdc5 	.word	0x0800cdc5
 800ce1c:	0800cf69 	.word	0x0800cf69
 800ce20:	0800cdc5 	.word	0x0800cdc5
 800ce24:	0800ce73 	.word	0x0800ce73
 800ce28:	0800cdc5 	.word	0x0800cdc5
 800ce2c:	0800cdc5 	.word	0x0800cdc5
 800ce30:	0800cf09 	.word	0x0800cf09
 800ce34:	6833      	ldr	r3, [r6, #0]
 800ce36:	1d1a      	adds	r2, r3, #4
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	6032      	str	r2, [r6, #0]
 800ce3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ce40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ce44:	2301      	movs	r3, #1
 800ce46:	e09c      	b.n	800cf82 <_printf_i+0x1e6>
 800ce48:	6833      	ldr	r3, [r6, #0]
 800ce4a:	6820      	ldr	r0, [r4, #0]
 800ce4c:	1d19      	adds	r1, r3, #4
 800ce4e:	6031      	str	r1, [r6, #0]
 800ce50:	0606      	lsls	r6, r0, #24
 800ce52:	d501      	bpl.n	800ce58 <_printf_i+0xbc>
 800ce54:	681d      	ldr	r5, [r3, #0]
 800ce56:	e003      	b.n	800ce60 <_printf_i+0xc4>
 800ce58:	0645      	lsls	r5, r0, #25
 800ce5a:	d5fb      	bpl.n	800ce54 <_printf_i+0xb8>
 800ce5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ce60:	2d00      	cmp	r5, #0
 800ce62:	da03      	bge.n	800ce6c <_printf_i+0xd0>
 800ce64:	232d      	movs	r3, #45	@ 0x2d
 800ce66:	426d      	negs	r5, r5
 800ce68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce6c:	4858      	ldr	r0, [pc, #352]	@ (800cfd0 <_printf_i+0x234>)
 800ce6e:	230a      	movs	r3, #10
 800ce70:	e011      	b.n	800ce96 <_printf_i+0xfa>
 800ce72:	6821      	ldr	r1, [r4, #0]
 800ce74:	6833      	ldr	r3, [r6, #0]
 800ce76:	0608      	lsls	r0, r1, #24
 800ce78:	f853 5b04 	ldr.w	r5, [r3], #4
 800ce7c:	d402      	bmi.n	800ce84 <_printf_i+0xe8>
 800ce7e:	0649      	lsls	r1, r1, #25
 800ce80:	bf48      	it	mi
 800ce82:	b2ad      	uxthmi	r5, r5
 800ce84:	2f6f      	cmp	r7, #111	@ 0x6f
 800ce86:	6033      	str	r3, [r6, #0]
 800ce88:	4851      	ldr	r0, [pc, #324]	@ (800cfd0 <_printf_i+0x234>)
 800ce8a:	bf14      	ite	ne
 800ce8c:	230a      	movne	r3, #10
 800ce8e:	2308      	moveq	r3, #8
 800ce90:	2100      	movs	r1, #0
 800ce92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ce96:	6866      	ldr	r6, [r4, #4]
 800ce98:	2e00      	cmp	r6, #0
 800ce9a:	60a6      	str	r6, [r4, #8]
 800ce9c:	db05      	blt.n	800ceaa <_printf_i+0x10e>
 800ce9e:	6821      	ldr	r1, [r4, #0]
 800cea0:	432e      	orrs	r6, r5
 800cea2:	f021 0104 	bic.w	r1, r1, #4
 800cea6:	6021      	str	r1, [r4, #0]
 800cea8:	d04b      	beq.n	800cf42 <_printf_i+0x1a6>
 800ceaa:	4616      	mov	r6, r2
 800ceac:	fbb5 f1f3 	udiv	r1, r5, r3
 800ceb0:	fb03 5711 	mls	r7, r3, r1, r5
 800ceb4:	5dc7      	ldrb	r7, [r0, r7]
 800ceb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ceba:	462f      	mov	r7, r5
 800cebc:	460d      	mov	r5, r1
 800cebe:	42bb      	cmp	r3, r7
 800cec0:	d9f4      	bls.n	800ceac <_printf_i+0x110>
 800cec2:	2b08      	cmp	r3, #8
 800cec4:	d10b      	bne.n	800cede <_printf_i+0x142>
 800cec6:	6823      	ldr	r3, [r4, #0]
 800cec8:	07df      	lsls	r7, r3, #31
 800ceca:	d508      	bpl.n	800cede <_printf_i+0x142>
 800cecc:	6923      	ldr	r3, [r4, #16]
 800cece:	6861      	ldr	r1, [r4, #4]
 800ced0:	4299      	cmp	r1, r3
 800ced2:	bfde      	ittt	le
 800ced4:	2330      	movle	r3, #48	@ 0x30
 800ced6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ceda:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cede:	1b92      	subs	r2, r2, r6
 800cee0:	6122      	str	r2, [r4, #16]
 800cee2:	464b      	mov	r3, r9
 800cee4:	aa03      	add	r2, sp, #12
 800cee6:	4621      	mov	r1, r4
 800cee8:	4640      	mov	r0, r8
 800ceea:	f8cd a000 	str.w	sl, [sp]
 800ceee:	f7ff fee3 	bl	800ccb8 <_printf_common>
 800cef2:	3001      	adds	r0, #1
 800cef4:	d14a      	bne.n	800cf8c <_printf_i+0x1f0>
 800cef6:	f04f 30ff 	mov.w	r0, #4294967295
 800cefa:	b004      	add	sp, #16
 800cefc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf00:	6823      	ldr	r3, [r4, #0]
 800cf02:	f043 0320 	orr.w	r3, r3, #32
 800cf06:	6023      	str	r3, [r4, #0]
 800cf08:	2778      	movs	r7, #120	@ 0x78
 800cf0a:	4832      	ldr	r0, [pc, #200]	@ (800cfd4 <_printf_i+0x238>)
 800cf0c:	6823      	ldr	r3, [r4, #0]
 800cf0e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cf12:	061f      	lsls	r7, r3, #24
 800cf14:	6831      	ldr	r1, [r6, #0]
 800cf16:	f851 5b04 	ldr.w	r5, [r1], #4
 800cf1a:	d402      	bmi.n	800cf22 <_printf_i+0x186>
 800cf1c:	065f      	lsls	r7, r3, #25
 800cf1e:	bf48      	it	mi
 800cf20:	b2ad      	uxthmi	r5, r5
 800cf22:	6031      	str	r1, [r6, #0]
 800cf24:	07d9      	lsls	r1, r3, #31
 800cf26:	bf44      	itt	mi
 800cf28:	f043 0320 	orrmi.w	r3, r3, #32
 800cf2c:	6023      	strmi	r3, [r4, #0]
 800cf2e:	b11d      	cbz	r5, 800cf38 <_printf_i+0x19c>
 800cf30:	2310      	movs	r3, #16
 800cf32:	e7ad      	b.n	800ce90 <_printf_i+0xf4>
 800cf34:	4826      	ldr	r0, [pc, #152]	@ (800cfd0 <_printf_i+0x234>)
 800cf36:	e7e9      	b.n	800cf0c <_printf_i+0x170>
 800cf38:	6823      	ldr	r3, [r4, #0]
 800cf3a:	f023 0320 	bic.w	r3, r3, #32
 800cf3e:	6023      	str	r3, [r4, #0]
 800cf40:	e7f6      	b.n	800cf30 <_printf_i+0x194>
 800cf42:	4616      	mov	r6, r2
 800cf44:	e7bd      	b.n	800cec2 <_printf_i+0x126>
 800cf46:	6833      	ldr	r3, [r6, #0]
 800cf48:	6825      	ldr	r5, [r4, #0]
 800cf4a:	1d18      	adds	r0, r3, #4
 800cf4c:	6961      	ldr	r1, [r4, #20]
 800cf4e:	6030      	str	r0, [r6, #0]
 800cf50:	062e      	lsls	r6, r5, #24
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	d501      	bpl.n	800cf5a <_printf_i+0x1be>
 800cf56:	6019      	str	r1, [r3, #0]
 800cf58:	e002      	b.n	800cf60 <_printf_i+0x1c4>
 800cf5a:	0668      	lsls	r0, r5, #25
 800cf5c:	d5fb      	bpl.n	800cf56 <_printf_i+0x1ba>
 800cf5e:	8019      	strh	r1, [r3, #0]
 800cf60:	2300      	movs	r3, #0
 800cf62:	4616      	mov	r6, r2
 800cf64:	6123      	str	r3, [r4, #16]
 800cf66:	e7bc      	b.n	800cee2 <_printf_i+0x146>
 800cf68:	6833      	ldr	r3, [r6, #0]
 800cf6a:	2100      	movs	r1, #0
 800cf6c:	1d1a      	adds	r2, r3, #4
 800cf6e:	6032      	str	r2, [r6, #0]
 800cf70:	681e      	ldr	r6, [r3, #0]
 800cf72:	6862      	ldr	r2, [r4, #4]
 800cf74:	4630      	mov	r0, r6
 800cf76:	f000 fc1a 	bl	800d7ae <memchr>
 800cf7a:	b108      	cbz	r0, 800cf80 <_printf_i+0x1e4>
 800cf7c:	1b80      	subs	r0, r0, r6
 800cf7e:	6060      	str	r0, [r4, #4]
 800cf80:	6863      	ldr	r3, [r4, #4]
 800cf82:	6123      	str	r3, [r4, #16]
 800cf84:	2300      	movs	r3, #0
 800cf86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf8a:	e7aa      	b.n	800cee2 <_printf_i+0x146>
 800cf8c:	6923      	ldr	r3, [r4, #16]
 800cf8e:	4632      	mov	r2, r6
 800cf90:	4649      	mov	r1, r9
 800cf92:	4640      	mov	r0, r8
 800cf94:	47d0      	blx	sl
 800cf96:	3001      	adds	r0, #1
 800cf98:	d0ad      	beq.n	800cef6 <_printf_i+0x15a>
 800cf9a:	6823      	ldr	r3, [r4, #0]
 800cf9c:	079b      	lsls	r3, r3, #30
 800cf9e:	d413      	bmi.n	800cfc8 <_printf_i+0x22c>
 800cfa0:	68e0      	ldr	r0, [r4, #12]
 800cfa2:	9b03      	ldr	r3, [sp, #12]
 800cfa4:	4298      	cmp	r0, r3
 800cfa6:	bfb8      	it	lt
 800cfa8:	4618      	movlt	r0, r3
 800cfaa:	e7a6      	b.n	800cefa <_printf_i+0x15e>
 800cfac:	2301      	movs	r3, #1
 800cfae:	4632      	mov	r2, r6
 800cfb0:	4649      	mov	r1, r9
 800cfb2:	4640      	mov	r0, r8
 800cfb4:	47d0      	blx	sl
 800cfb6:	3001      	adds	r0, #1
 800cfb8:	d09d      	beq.n	800cef6 <_printf_i+0x15a>
 800cfba:	3501      	adds	r5, #1
 800cfbc:	68e3      	ldr	r3, [r4, #12]
 800cfbe:	9903      	ldr	r1, [sp, #12]
 800cfc0:	1a5b      	subs	r3, r3, r1
 800cfc2:	42ab      	cmp	r3, r5
 800cfc4:	dcf2      	bgt.n	800cfac <_printf_i+0x210>
 800cfc6:	e7eb      	b.n	800cfa0 <_printf_i+0x204>
 800cfc8:	2500      	movs	r5, #0
 800cfca:	f104 0619 	add.w	r6, r4, #25
 800cfce:	e7f5      	b.n	800cfbc <_printf_i+0x220>
 800cfd0:	08010f76 	.word	0x08010f76
 800cfd4:	08010f87 	.word	0x08010f87

0800cfd8 <_scanf_float>:
 800cfd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfdc:	b087      	sub	sp, #28
 800cfde:	4691      	mov	r9, r2
 800cfe0:	4680      	mov	r8, r0
 800cfe2:	460c      	mov	r4, r1
 800cfe4:	9303      	str	r3, [sp, #12]
 800cfe6:	688b      	ldr	r3, [r1, #8]
 800cfe8:	1e5a      	subs	r2, r3, #1
 800cfea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cfee:	460a      	mov	r2, r1
 800cff0:	bf89      	itett	hi
 800cff2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cff6:	f04f 0b00 	movls.w	fp, #0
 800cffa:	eb03 0b05 	addhi.w	fp, r3, r5
 800cffe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d002:	f04f 0500 	mov.w	r5, #0
 800d006:	bf88      	it	hi
 800d008:	608b      	strhi	r3, [r1, #8]
 800d00a:	680b      	ldr	r3, [r1, #0]
 800d00c:	46aa      	mov	sl, r5
 800d00e:	462f      	mov	r7, r5
 800d010:	9502      	str	r5, [sp, #8]
 800d012:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d016:	f842 3b1c 	str.w	r3, [r2], #28
 800d01a:	4616      	mov	r6, r2
 800d01c:	9201      	str	r2, [sp, #4]
 800d01e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d022:	68a2      	ldr	r2, [r4, #8]
 800d024:	b15a      	cbz	r2, 800d03e <_scanf_float+0x66>
 800d026:	f8d9 3000 	ldr.w	r3, [r9]
 800d02a:	781b      	ldrb	r3, [r3, #0]
 800d02c:	2b4e      	cmp	r3, #78	@ 0x4e
 800d02e:	d863      	bhi.n	800d0f8 <_scanf_float+0x120>
 800d030:	2b40      	cmp	r3, #64	@ 0x40
 800d032:	d83b      	bhi.n	800d0ac <_scanf_float+0xd4>
 800d034:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d038:	b2c8      	uxtb	r0, r1
 800d03a:	280e      	cmp	r0, #14
 800d03c:	d939      	bls.n	800d0b2 <_scanf_float+0xda>
 800d03e:	b11f      	cbz	r7, 800d048 <_scanf_float+0x70>
 800d040:	6823      	ldr	r3, [r4, #0]
 800d042:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d046:	6023      	str	r3, [r4, #0]
 800d048:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d04c:	f1ba 0f01 	cmp.w	sl, #1
 800d050:	f200 8115 	bhi.w	800d27e <_scanf_float+0x2a6>
 800d054:	9b01      	ldr	r3, [sp, #4]
 800d056:	429e      	cmp	r6, r3
 800d058:	f200 8106 	bhi.w	800d268 <_scanf_float+0x290>
 800d05c:	2001      	movs	r0, #1
 800d05e:	b007      	add	sp, #28
 800d060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d064:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d068:	2a0d      	cmp	r2, #13
 800d06a:	d8e8      	bhi.n	800d03e <_scanf_float+0x66>
 800d06c:	a101      	add	r1, pc, #4	@ (adr r1, 800d074 <_scanf_float+0x9c>)
 800d06e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d072:	bf00      	nop
 800d074:	0800d1bd 	.word	0x0800d1bd
 800d078:	0800d03f 	.word	0x0800d03f
 800d07c:	0800d03f 	.word	0x0800d03f
 800d080:	0800d03f 	.word	0x0800d03f
 800d084:	0800d219 	.word	0x0800d219
 800d088:	0800d1f3 	.word	0x0800d1f3
 800d08c:	0800d03f 	.word	0x0800d03f
 800d090:	0800d03f 	.word	0x0800d03f
 800d094:	0800d1cb 	.word	0x0800d1cb
 800d098:	0800d03f 	.word	0x0800d03f
 800d09c:	0800d03f 	.word	0x0800d03f
 800d0a0:	0800d03f 	.word	0x0800d03f
 800d0a4:	0800d03f 	.word	0x0800d03f
 800d0a8:	0800d187 	.word	0x0800d187
 800d0ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d0b0:	e7da      	b.n	800d068 <_scanf_float+0x90>
 800d0b2:	290e      	cmp	r1, #14
 800d0b4:	d8c3      	bhi.n	800d03e <_scanf_float+0x66>
 800d0b6:	a001      	add	r0, pc, #4	@ (adr r0, 800d0bc <_scanf_float+0xe4>)
 800d0b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d0bc:	0800d177 	.word	0x0800d177
 800d0c0:	0800d03f 	.word	0x0800d03f
 800d0c4:	0800d177 	.word	0x0800d177
 800d0c8:	0800d207 	.word	0x0800d207
 800d0cc:	0800d03f 	.word	0x0800d03f
 800d0d0:	0800d119 	.word	0x0800d119
 800d0d4:	0800d15d 	.word	0x0800d15d
 800d0d8:	0800d15d 	.word	0x0800d15d
 800d0dc:	0800d15d 	.word	0x0800d15d
 800d0e0:	0800d15d 	.word	0x0800d15d
 800d0e4:	0800d15d 	.word	0x0800d15d
 800d0e8:	0800d15d 	.word	0x0800d15d
 800d0ec:	0800d15d 	.word	0x0800d15d
 800d0f0:	0800d15d 	.word	0x0800d15d
 800d0f4:	0800d15d 	.word	0x0800d15d
 800d0f8:	2b6e      	cmp	r3, #110	@ 0x6e
 800d0fa:	d809      	bhi.n	800d110 <_scanf_float+0x138>
 800d0fc:	2b60      	cmp	r3, #96	@ 0x60
 800d0fe:	d8b1      	bhi.n	800d064 <_scanf_float+0x8c>
 800d100:	2b54      	cmp	r3, #84	@ 0x54
 800d102:	d07b      	beq.n	800d1fc <_scanf_float+0x224>
 800d104:	2b59      	cmp	r3, #89	@ 0x59
 800d106:	d19a      	bne.n	800d03e <_scanf_float+0x66>
 800d108:	2d07      	cmp	r5, #7
 800d10a:	d198      	bne.n	800d03e <_scanf_float+0x66>
 800d10c:	2508      	movs	r5, #8
 800d10e:	e02f      	b.n	800d170 <_scanf_float+0x198>
 800d110:	2b74      	cmp	r3, #116	@ 0x74
 800d112:	d073      	beq.n	800d1fc <_scanf_float+0x224>
 800d114:	2b79      	cmp	r3, #121	@ 0x79
 800d116:	e7f6      	b.n	800d106 <_scanf_float+0x12e>
 800d118:	6821      	ldr	r1, [r4, #0]
 800d11a:	05c8      	lsls	r0, r1, #23
 800d11c:	d51e      	bpl.n	800d15c <_scanf_float+0x184>
 800d11e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d122:	3701      	adds	r7, #1
 800d124:	6021      	str	r1, [r4, #0]
 800d126:	f1bb 0f00 	cmp.w	fp, #0
 800d12a:	d003      	beq.n	800d134 <_scanf_float+0x15c>
 800d12c:	3201      	adds	r2, #1
 800d12e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d132:	60a2      	str	r2, [r4, #8]
 800d134:	68a3      	ldr	r3, [r4, #8]
 800d136:	3b01      	subs	r3, #1
 800d138:	60a3      	str	r3, [r4, #8]
 800d13a:	6923      	ldr	r3, [r4, #16]
 800d13c:	3301      	adds	r3, #1
 800d13e:	6123      	str	r3, [r4, #16]
 800d140:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d144:	3b01      	subs	r3, #1
 800d146:	2b00      	cmp	r3, #0
 800d148:	f8c9 3004 	str.w	r3, [r9, #4]
 800d14c:	f340 8083 	ble.w	800d256 <_scanf_float+0x27e>
 800d150:	f8d9 3000 	ldr.w	r3, [r9]
 800d154:	3301      	adds	r3, #1
 800d156:	f8c9 3000 	str.w	r3, [r9]
 800d15a:	e762      	b.n	800d022 <_scanf_float+0x4a>
 800d15c:	eb1a 0105 	adds.w	r1, sl, r5
 800d160:	f47f af6d 	bne.w	800d03e <_scanf_float+0x66>
 800d164:	6822      	ldr	r2, [r4, #0]
 800d166:	460d      	mov	r5, r1
 800d168:	468a      	mov	sl, r1
 800d16a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d16e:	6022      	str	r2, [r4, #0]
 800d170:	f806 3b01 	strb.w	r3, [r6], #1
 800d174:	e7de      	b.n	800d134 <_scanf_float+0x15c>
 800d176:	6822      	ldr	r2, [r4, #0]
 800d178:	0610      	lsls	r0, r2, #24
 800d17a:	f57f af60 	bpl.w	800d03e <_scanf_float+0x66>
 800d17e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d182:	6022      	str	r2, [r4, #0]
 800d184:	e7f4      	b.n	800d170 <_scanf_float+0x198>
 800d186:	f1ba 0f00 	cmp.w	sl, #0
 800d18a:	d10c      	bne.n	800d1a6 <_scanf_float+0x1ce>
 800d18c:	b977      	cbnz	r7, 800d1ac <_scanf_float+0x1d4>
 800d18e:	6822      	ldr	r2, [r4, #0]
 800d190:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d194:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d198:	d108      	bne.n	800d1ac <_scanf_float+0x1d4>
 800d19a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d19e:	f04f 0a01 	mov.w	sl, #1
 800d1a2:	6022      	str	r2, [r4, #0]
 800d1a4:	e7e4      	b.n	800d170 <_scanf_float+0x198>
 800d1a6:	f1ba 0f02 	cmp.w	sl, #2
 800d1aa:	d051      	beq.n	800d250 <_scanf_float+0x278>
 800d1ac:	2d01      	cmp	r5, #1
 800d1ae:	d002      	beq.n	800d1b6 <_scanf_float+0x1de>
 800d1b0:	2d04      	cmp	r5, #4
 800d1b2:	f47f af44 	bne.w	800d03e <_scanf_float+0x66>
 800d1b6:	3501      	adds	r5, #1
 800d1b8:	b2ed      	uxtb	r5, r5
 800d1ba:	e7d9      	b.n	800d170 <_scanf_float+0x198>
 800d1bc:	f1ba 0f01 	cmp.w	sl, #1
 800d1c0:	f47f af3d 	bne.w	800d03e <_scanf_float+0x66>
 800d1c4:	f04f 0a02 	mov.w	sl, #2
 800d1c8:	e7d2      	b.n	800d170 <_scanf_float+0x198>
 800d1ca:	b975      	cbnz	r5, 800d1ea <_scanf_float+0x212>
 800d1cc:	2f00      	cmp	r7, #0
 800d1ce:	f47f af37 	bne.w	800d040 <_scanf_float+0x68>
 800d1d2:	6822      	ldr	r2, [r4, #0]
 800d1d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d1d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d1dc:	f040 8103 	bne.w	800d3e6 <_scanf_float+0x40e>
 800d1e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d1e4:	2501      	movs	r5, #1
 800d1e6:	6022      	str	r2, [r4, #0]
 800d1e8:	e7c2      	b.n	800d170 <_scanf_float+0x198>
 800d1ea:	2d03      	cmp	r5, #3
 800d1ec:	d0e3      	beq.n	800d1b6 <_scanf_float+0x1de>
 800d1ee:	2d05      	cmp	r5, #5
 800d1f0:	e7df      	b.n	800d1b2 <_scanf_float+0x1da>
 800d1f2:	2d02      	cmp	r5, #2
 800d1f4:	f47f af23 	bne.w	800d03e <_scanf_float+0x66>
 800d1f8:	2503      	movs	r5, #3
 800d1fa:	e7b9      	b.n	800d170 <_scanf_float+0x198>
 800d1fc:	2d06      	cmp	r5, #6
 800d1fe:	f47f af1e 	bne.w	800d03e <_scanf_float+0x66>
 800d202:	2507      	movs	r5, #7
 800d204:	e7b4      	b.n	800d170 <_scanf_float+0x198>
 800d206:	6822      	ldr	r2, [r4, #0]
 800d208:	0591      	lsls	r1, r2, #22
 800d20a:	f57f af18 	bpl.w	800d03e <_scanf_float+0x66>
 800d20e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d212:	9702      	str	r7, [sp, #8]
 800d214:	6022      	str	r2, [r4, #0]
 800d216:	e7ab      	b.n	800d170 <_scanf_float+0x198>
 800d218:	6822      	ldr	r2, [r4, #0]
 800d21a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d21e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d222:	d005      	beq.n	800d230 <_scanf_float+0x258>
 800d224:	0550      	lsls	r0, r2, #21
 800d226:	f57f af0a 	bpl.w	800d03e <_scanf_float+0x66>
 800d22a:	2f00      	cmp	r7, #0
 800d22c:	f000 80db 	beq.w	800d3e6 <_scanf_float+0x40e>
 800d230:	0591      	lsls	r1, r2, #22
 800d232:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d236:	bf58      	it	pl
 800d238:	9902      	ldrpl	r1, [sp, #8]
 800d23a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d23e:	bf58      	it	pl
 800d240:	1a79      	subpl	r1, r7, r1
 800d242:	6022      	str	r2, [r4, #0]
 800d244:	f04f 0700 	mov.w	r7, #0
 800d248:	bf58      	it	pl
 800d24a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d24e:	e78f      	b.n	800d170 <_scanf_float+0x198>
 800d250:	f04f 0a03 	mov.w	sl, #3
 800d254:	e78c      	b.n	800d170 <_scanf_float+0x198>
 800d256:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d25a:	4649      	mov	r1, r9
 800d25c:	4640      	mov	r0, r8
 800d25e:	4798      	blx	r3
 800d260:	2800      	cmp	r0, #0
 800d262:	f43f aede 	beq.w	800d022 <_scanf_float+0x4a>
 800d266:	e6ea      	b.n	800d03e <_scanf_float+0x66>
 800d268:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d26c:	464a      	mov	r2, r9
 800d26e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d272:	4640      	mov	r0, r8
 800d274:	4798      	blx	r3
 800d276:	6923      	ldr	r3, [r4, #16]
 800d278:	3b01      	subs	r3, #1
 800d27a:	6123      	str	r3, [r4, #16]
 800d27c:	e6ea      	b.n	800d054 <_scanf_float+0x7c>
 800d27e:	1e6b      	subs	r3, r5, #1
 800d280:	2b06      	cmp	r3, #6
 800d282:	d824      	bhi.n	800d2ce <_scanf_float+0x2f6>
 800d284:	2d02      	cmp	r5, #2
 800d286:	d836      	bhi.n	800d2f6 <_scanf_float+0x31e>
 800d288:	9b01      	ldr	r3, [sp, #4]
 800d28a:	429e      	cmp	r6, r3
 800d28c:	f67f aee6 	bls.w	800d05c <_scanf_float+0x84>
 800d290:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d294:	464a      	mov	r2, r9
 800d296:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d29a:	4640      	mov	r0, r8
 800d29c:	4798      	blx	r3
 800d29e:	6923      	ldr	r3, [r4, #16]
 800d2a0:	3b01      	subs	r3, #1
 800d2a2:	6123      	str	r3, [r4, #16]
 800d2a4:	e7f0      	b.n	800d288 <_scanf_float+0x2b0>
 800d2a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d2aa:	464a      	mov	r2, r9
 800d2ac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d2b0:	4640      	mov	r0, r8
 800d2b2:	4798      	blx	r3
 800d2b4:	6923      	ldr	r3, [r4, #16]
 800d2b6:	3b01      	subs	r3, #1
 800d2b8:	6123      	str	r3, [r4, #16]
 800d2ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d2be:	fa5f fa8a 	uxtb.w	sl, sl
 800d2c2:	f1ba 0f02 	cmp.w	sl, #2
 800d2c6:	d1ee      	bne.n	800d2a6 <_scanf_float+0x2ce>
 800d2c8:	3d03      	subs	r5, #3
 800d2ca:	b2ed      	uxtb	r5, r5
 800d2cc:	1b76      	subs	r6, r6, r5
 800d2ce:	6823      	ldr	r3, [r4, #0]
 800d2d0:	05da      	lsls	r2, r3, #23
 800d2d2:	d52f      	bpl.n	800d334 <_scanf_float+0x35c>
 800d2d4:	055b      	lsls	r3, r3, #21
 800d2d6:	d511      	bpl.n	800d2fc <_scanf_float+0x324>
 800d2d8:	9b01      	ldr	r3, [sp, #4]
 800d2da:	429e      	cmp	r6, r3
 800d2dc:	f67f aebe 	bls.w	800d05c <_scanf_float+0x84>
 800d2e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d2e4:	464a      	mov	r2, r9
 800d2e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d2ea:	4640      	mov	r0, r8
 800d2ec:	4798      	blx	r3
 800d2ee:	6923      	ldr	r3, [r4, #16]
 800d2f0:	3b01      	subs	r3, #1
 800d2f2:	6123      	str	r3, [r4, #16]
 800d2f4:	e7f0      	b.n	800d2d8 <_scanf_float+0x300>
 800d2f6:	46aa      	mov	sl, r5
 800d2f8:	46b3      	mov	fp, r6
 800d2fa:	e7de      	b.n	800d2ba <_scanf_float+0x2e2>
 800d2fc:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d300:	1e75      	subs	r5, r6, #1
 800d302:	6923      	ldr	r3, [r4, #16]
 800d304:	2965      	cmp	r1, #101	@ 0x65
 800d306:	f103 33ff 	add.w	r3, r3, #4294967295
 800d30a:	6123      	str	r3, [r4, #16]
 800d30c:	d00c      	beq.n	800d328 <_scanf_float+0x350>
 800d30e:	2945      	cmp	r1, #69	@ 0x45
 800d310:	d00a      	beq.n	800d328 <_scanf_float+0x350>
 800d312:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d316:	464a      	mov	r2, r9
 800d318:	4640      	mov	r0, r8
 800d31a:	1eb5      	subs	r5, r6, #2
 800d31c:	4798      	blx	r3
 800d31e:	6923      	ldr	r3, [r4, #16]
 800d320:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d324:	3b01      	subs	r3, #1
 800d326:	6123      	str	r3, [r4, #16]
 800d328:	462e      	mov	r6, r5
 800d32a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d32e:	464a      	mov	r2, r9
 800d330:	4640      	mov	r0, r8
 800d332:	4798      	blx	r3
 800d334:	6822      	ldr	r2, [r4, #0]
 800d336:	f012 0210 	ands.w	r2, r2, #16
 800d33a:	d001      	beq.n	800d340 <_scanf_float+0x368>
 800d33c:	2000      	movs	r0, #0
 800d33e:	e68e      	b.n	800d05e <_scanf_float+0x86>
 800d340:	7032      	strb	r2, [r6, #0]
 800d342:	6823      	ldr	r3, [r4, #0]
 800d344:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d348:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d34c:	d125      	bne.n	800d39a <_scanf_float+0x3c2>
 800d34e:	9b02      	ldr	r3, [sp, #8]
 800d350:	429f      	cmp	r7, r3
 800d352:	d00a      	beq.n	800d36a <_scanf_float+0x392>
 800d354:	1bda      	subs	r2, r3, r7
 800d356:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d35a:	4924      	ldr	r1, [pc, #144]	@ (800d3ec <_scanf_float+0x414>)
 800d35c:	429e      	cmp	r6, r3
 800d35e:	bf28      	it	cs
 800d360:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d364:	4630      	mov	r0, r6
 800d366:	f000 f93d 	bl	800d5e4 <siprintf>
 800d36a:	2200      	movs	r2, #0
 800d36c:	9901      	ldr	r1, [sp, #4]
 800d36e:	4640      	mov	r0, r8
 800d370:	f002 fc4e 	bl	800fc10 <_strtod_r>
 800d374:	6821      	ldr	r1, [r4, #0]
 800d376:	9b03      	ldr	r3, [sp, #12]
 800d378:	f011 0f02 	tst.w	r1, #2
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	ec57 6b10 	vmov	r6, r7, d0
 800d382:	f103 0204 	add.w	r2, r3, #4
 800d386:	d015      	beq.n	800d3b4 <_scanf_float+0x3dc>
 800d388:	9903      	ldr	r1, [sp, #12]
 800d38a:	600a      	str	r2, [r1, #0]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	e9c3 6700 	strd	r6, r7, [r3]
 800d392:	68e3      	ldr	r3, [r4, #12]
 800d394:	3301      	adds	r3, #1
 800d396:	60e3      	str	r3, [r4, #12]
 800d398:	e7d0      	b.n	800d33c <_scanf_float+0x364>
 800d39a:	9b04      	ldr	r3, [sp, #16]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d0e4      	beq.n	800d36a <_scanf_float+0x392>
 800d3a0:	9905      	ldr	r1, [sp, #20]
 800d3a2:	230a      	movs	r3, #10
 800d3a4:	4640      	mov	r0, r8
 800d3a6:	3101      	adds	r1, #1
 800d3a8:	f002 fcb2 	bl	800fd10 <_strtol_r>
 800d3ac:	9b04      	ldr	r3, [sp, #16]
 800d3ae:	9e05      	ldr	r6, [sp, #20]
 800d3b0:	1ac2      	subs	r2, r0, r3
 800d3b2:	e7d0      	b.n	800d356 <_scanf_float+0x37e>
 800d3b4:	f011 0f04 	tst.w	r1, #4
 800d3b8:	9903      	ldr	r1, [sp, #12]
 800d3ba:	600a      	str	r2, [r1, #0]
 800d3bc:	d1e6      	bne.n	800d38c <_scanf_float+0x3b4>
 800d3be:	681d      	ldr	r5, [r3, #0]
 800d3c0:	4632      	mov	r2, r6
 800d3c2:	463b      	mov	r3, r7
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	4639      	mov	r1, r7
 800d3c8:	f7f3 fbc0 	bl	8000b4c <__aeabi_dcmpun>
 800d3cc:	b128      	cbz	r0, 800d3da <_scanf_float+0x402>
 800d3ce:	4808      	ldr	r0, [pc, #32]	@ (800d3f0 <_scanf_float+0x418>)
 800d3d0:	f000 f9fc 	bl	800d7cc <nanf>
 800d3d4:	ed85 0a00 	vstr	s0, [r5]
 800d3d8:	e7db      	b.n	800d392 <_scanf_float+0x3ba>
 800d3da:	4630      	mov	r0, r6
 800d3dc:	4639      	mov	r1, r7
 800d3de:	f7f3 fc13 	bl	8000c08 <__aeabi_d2f>
 800d3e2:	6028      	str	r0, [r5, #0]
 800d3e4:	e7d5      	b.n	800d392 <_scanf_float+0x3ba>
 800d3e6:	2700      	movs	r7, #0
 800d3e8:	e62e      	b.n	800d048 <_scanf_float+0x70>
 800d3ea:	bf00      	nop
 800d3ec:	08010f98 	.word	0x08010f98
 800d3f0:	080110d9 	.word	0x080110d9

0800d3f4 <std>:
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	b510      	push	{r4, lr}
 800d3f8:	4604      	mov	r4, r0
 800d3fa:	6083      	str	r3, [r0, #8]
 800d3fc:	8181      	strh	r1, [r0, #12]
 800d3fe:	4619      	mov	r1, r3
 800d400:	6643      	str	r3, [r0, #100]	@ 0x64
 800d402:	81c2      	strh	r2, [r0, #14]
 800d404:	2208      	movs	r2, #8
 800d406:	6183      	str	r3, [r0, #24]
 800d408:	e9c0 3300 	strd	r3, r3, [r0]
 800d40c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d410:	305c      	adds	r0, #92	@ 0x5c
 800d412:	f000 f94c 	bl	800d6ae <memset>
 800d416:	4b0d      	ldr	r3, [pc, #52]	@ (800d44c <std+0x58>)
 800d418:	6224      	str	r4, [r4, #32]
 800d41a:	6263      	str	r3, [r4, #36]	@ 0x24
 800d41c:	4b0c      	ldr	r3, [pc, #48]	@ (800d450 <std+0x5c>)
 800d41e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d420:	4b0c      	ldr	r3, [pc, #48]	@ (800d454 <std+0x60>)
 800d422:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d424:	4b0c      	ldr	r3, [pc, #48]	@ (800d458 <std+0x64>)
 800d426:	6323      	str	r3, [r4, #48]	@ 0x30
 800d428:	4b0c      	ldr	r3, [pc, #48]	@ (800d45c <std+0x68>)
 800d42a:	429c      	cmp	r4, r3
 800d42c:	d006      	beq.n	800d43c <std+0x48>
 800d42e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d432:	4294      	cmp	r4, r2
 800d434:	d002      	beq.n	800d43c <std+0x48>
 800d436:	33d0      	adds	r3, #208	@ 0xd0
 800d438:	429c      	cmp	r4, r3
 800d43a:	d105      	bne.n	800d448 <std+0x54>
 800d43c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d444:	f000 b9b0 	b.w	800d7a8 <__retarget_lock_init_recursive>
 800d448:	bd10      	pop	{r4, pc}
 800d44a:	bf00      	nop
 800d44c:	0800d629 	.word	0x0800d629
 800d450:	0800d64b 	.word	0x0800d64b
 800d454:	0800d683 	.word	0x0800d683
 800d458:	0800d6a7 	.word	0x0800d6a7
 800d45c:	20000410 	.word	0x20000410

0800d460 <stdio_exit_handler>:
 800d460:	4a02      	ldr	r2, [pc, #8]	@ (800d46c <stdio_exit_handler+0xc>)
 800d462:	4903      	ldr	r1, [pc, #12]	@ (800d470 <stdio_exit_handler+0x10>)
 800d464:	4803      	ldr	r0, [pc, #12]	@ (800d474 <stdio_exit_handler+0x14>)
 800d466:	f000 b869 	b.w	800d53c <_fwalk_sglue>
 800d46a:	bf00      	nop
 800d46c:	2000000c 	.word	0x2000000c
 800d470:	080100cd 	.word	0x080100cd
 800d474:	2000001c 	.word	0x2000001c

0800d478 <cleanup_stdio>:
 800d478:	6841      	ldr	r1, [r0, #4]
 800d47a:	4b0c      	ldr	r3, [pc, #48]	@ (800d4ac <cleanup_stdio+0x34>)
 800d47c:	4299      	cmp	r1, r3
 800d47e:	b510      	push	{r4, lr}
 800d480:	4604      	mov	r4, r0
 800d482:	d001      	beq.n	800d488 <cleanup_stdio+0x10>
 800d484:	f002 fe22 	bl	80100cc <_fflush_r>
 800d488:	68a1      	ldr	r1, [r4, #8]
 800d48a:	4b09      	ldr	r3, [pc, #36]	@ (800d4b0 <cleanup_stdio+0x38>)
 800d48c:	4299      	cmp	r1, r3
 800d48e:	d002      	beq.n	800d496 <cleanup_stdio+0x1e>
 800d490:	4620      	mov	r0, r4
 800d492:	f002 fe1b 	bl	80100cc <_fflush_r>
 800d496:	68e1      	ldr	r1, [r4, #12]
 800d498:	4b06      	ldr	r3, [pc, #24]	@ (800d4b4 <cleanup_stdio+0x3c>)
 800d49a:	4299      	cmp	r1, r3
 800d49c:	d004      	beq.n	800d4a8 <cleanup_stdio+0x30>
 800d49e:	4620      	mov	r0, r4
 800d4a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4a4:	f002 be12 	b.w	80100cc <_fflush_r>
 800d4a8:	bd10      	pop	{r4, pc}
 800d4aa:	bf00      	nop
 800d4ac:	20000410 	.word	0x20000410
 800d4b0:	20000478 	.word	0x20000478
 800d4b4:	200004e0 	.word	0x200004e0

0800d4b8 <global_stdio_init.part.0>:
 800d4b8:	b510      	push	{r4, lr}
 800d4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800d4e8 <global_stdio_init.part.0+0x30>)
 800d4bc:	2104      	movs	r1, #4
 800d4be:	4c0b      	ldr	r4, [pc, #44]	@ (800d4ec <global_stdio_init.part.0+0x34>)
 800d4c0:	4a0b      	ldr	r2, [pc, #44]	@ (800d4f0 <global_stdio_init.part.0+0x38>)
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	601a      	str	r2, [r3, #0]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	f7ff ff94 	bl	800d3f4 <std>
 800d4cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d4d0:	2201      	movs	r2, #1
 800d4d2:	2109      	movs	r1, #9
 800d4d4:	f7ff ff8e 	bl	800d3f4 <std>
 800d4d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d4dc:	2202      	movs	r2, #2
 800d4de:	2112      	movs	r1, #18
 800d4e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4e4:	f7ff bf86 	b.w	800d3f4 <std>
 800d4e8:	20000548 	.word	0x20000548
 800d4ec:	20000410 	.word	0x20000410
 800d4f0:	0800d461 	.word	0x0800d461

0800d4f4 <__sfp_lock_acquire>:
 800d4f4:	4801      	ldr	r0, [pc, #4]	@ (800d4fc <__sfp_lock_acquire+0x8>)
 800d4f6:	f000 b958 	b.w	800d7aa <__retarget_lock_acquire_recursive>
 800d4fa:	bf00      	nop
 800d4fc:	20000551 	.word	0x20000551

0800d500 <__sfp_lock_release>:
 800d500:	4801      	ldr	r0, [pc, #4]	@ (800d508 <__sfp_lock_release+0x8>)
 800d502:	f000 b953 	b.w	800d7ac <__retarget_lock_release_recursive>
 800d506:	bf00      	nop
 800d508:	20000551 	.word	0x20000551

0800d50c <__sinit>:
 800d50c:	b510      	push	{r4, lr}
 800d50e:	4604      	mov	r4, r0
 800d510:	f7ff fff0 	bl	800d4f4 <__sfp_lock_acquire>
 800d514:	6a23      	ldr	r3, [r4, #32]
 800d516:	b11b      	cbz	r3, 800d520 <__sinit+0x14>
 800d518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d51c:	f7ff bff0 	b.w	800d500 <__sfp_lock_release>
 800d520:	4b04      	ldr	r3, [pc, #16]	@ (800d534 <__sinit+0x28>)
 800d522:	6223      	str	r3, [r4, #32]
 800d524:	4b04      	ldr	r3, [pc, #16]	@ (800d538 <__sinit+0x2c>)
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d1f5      	bne.n	800d518 <__sinit+0xc>
 800d52c:	f7ff ffc4 	bl	800d4b8 <global_stdio_init.part.0>
 800d530:	e7f2      	b.n	800d518 <__sinit+0xc>
 800d532:	bf00      	nop
 800d534:	0800d479 	.word	0x0800d479
 800d538:	20000548 	.word	0x20000548

0800d53c <_fwalk_sglue>:
 800d53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d540:	4607      	mov	r7, r0
 800d542:	4688      	mov	r8, r1
 800d544:	4614      	mov	r4, r2
 800d546:	2600      	movs	r6, #0
 800d548:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d54c:	f1b9 0901 	subs.w	r9, r9, #1
 800d550:	d505      	bpl.n	800d55e <_fwalk_sglue+0x22>
 800d552:	6824      	ldr	r4, [r4, #0]
 800d554:	2c00      	cmp	r4, #0
 800d556:	d1f7      	bne.n	800d548 <_fwalk_sglue+0xc>
 800d558:	4630      	mov	r0, r6
 800d55a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d55e:	89ab      	ldrh	r3, [r5, #12]
 800d560:	2b01      	cmp	r3, #1
 800d562:	d907      	bls.n	800d574 <_fwalk_sglue+0x38>
 800d564:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d568:	3301      	adds	r3, #1
 800d56a:	d003      	beq.n	800d574 <_fwalk_sglue+0x38>
 800d56c:	4629      	mov	r1, r5
 800d56e:	4638      	mov	r0, r7
 800d570:	47c0      	blx	r8
 800d572:	4306      	orrs	r6, r0
 800d574:	3568      	adds	r5, #104	@ 0x68
 800d576:	e7e9      	b.n	800d54c <_fwalk_sglue+0x10>

0800d578 <sniprintf>:
 800d578:	b40c      	push	{r2, r3}
 800d57a:	4b19      	ldr	r3, [pc, #100]	@ (800d5e0 <sniprintf+0x68>)
 800d57c:	b530      	push	{r4, r5, lr}
 800d57e:	1e0c      	subs	r4, r1, #0
 800d580:	b09d      	sub	sp, #116	@ 0x74
 800d582:	681d      	ldr	r5, [r3, #0]
 800d584:	da08      	bge.n	800d598 <sniprintf+0x20>
 800d586:	238b      	movs	r3, #139	@ 0x8b
 800d588:	f04f 30ff 	mov.w	r0, #4294967295
 800d58c:	602b      	str	r3, [r5, #0]
 800d58e:	b01d      	add	sp, #116	@ 0x74
 800d590:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d594:	b002      	add	sp, #8
 800d596:	4770      	bx	lr
 800d598:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d59c:	9002      	str	r0, [sp, #8]
 800d59e:	9006      	str	r0, [sp, #24]
 800d5a0:	a902      	add	r1, sp, #8
 800d5a2:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d5a6:	f04f 0300 	mov.w	r3, #0
 800d5aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d5ac:	4628      	mov	r0, r5
 800d5ae:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d5b0:	bf14      	ite	ne
 800d5b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d5b6:	4623      	moveq	r3, r4
 800d5b8:	9304      	str	r3, [sp, #16]
 800d5ba:	9307      	str	r3, [sp, #28]
 800d5bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d5c0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d5c4:	ab21      	add	r3, sp, #132	@ 0x84
 800d5c6:	9301      	str	r3, [sp, #4]
 800d5c8:	f002 fc00 	bl	800fdcc <_svfiprintf_r>
 800d5cc:	1c43      	adds	r3, r0, #1
 800d5ce:	bfbc      	itt	lt
 800d5d0:	238b      	movlt	r3, #139	@ 0x8b
 800d5d2:	602b      	strlt	r3, [r5, #0]
 800d5d4:	2c00      	cmp	r4, #0
 800d5d6:	d0da      	beq.n	800d58e <sniprintf+0x16>
 800d5d8:	9b02      	ldr	r3, [sp, #8]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	701a      	strb	r2, [r3, #0]
 800d5de:	e7d6      	b.n	800d58e <sniprintf+0x16>
 800d5e0:	20000018 	.word	0x20000018

0800d5e4 <siprintf>:
 800d5e4:	b40e      	push	{r1, r2, r3}
 800d5e6:	b510      	push	{r4, lr}
 800d5e8:	b09d      	sub	sp, #116	@ 0x74
 800d5ea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d5ee:	2400      	movs	r4, #0
 800d5f0:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d5f2:	9002      	str	r0, [sp, #8]
 800d5f4:	9006      	str	r0, [sp, #24]
 800d5f6:	9107      	str	r1, [sp, #28]
 800d5f8:	9104      	str	r1, [sp, #16]
 800d5fa:	4809      	ldr	r0, [pc, #36]	@ (800d620 <siprintf+0x3c>)
 800d5fc:	4909      	ldr	r1, [pc, #36]	@ (800d624 <siprintf+0x40>)
 800d5fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800d602:	9105      	str	r1, [sp, #20]
 800d604:	a902      	add	r1, sp, #8
 800d606:	6800      	ldr	r0, [r0, #0]
 800d608:	9301      	str	r3, [sp, #4]
 800d60a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d60c:	f002 fbde 	bl	800fdcc <_svfiprintf_r>
 800d610:	9b02      	ldr	r3, [sp, #8]
 800d612:	701c      	strb	r4, [r3, #0]
 800d614:	b01d      	add	sp, #116	@ 0x74
 800d616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d61a:	b003      	add	sp, #12
 800d61c:	4770      	bx	lr
 800d61e:	bf00      	nop
 800d620:	20000018 	.word	0x20000018
 800d624:	ffff0208 	.word	0xffff0208

0800d628 <__sread>:
 800d628:	b510      	push	{r4, lr}
 800d62a:	460c      	mov	r4, r1
 800d62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d630:	f000 f86c 	bl	800d70c <_read_r>
 800d634:	2800      	cmp	r0, #0
 800d636:	bfab      	itete	ge
 800d638:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d63a:	89a3      	ldrhlt	r3, [r4, #12]
 800d63c:	181b      	addge	r3, r3, r0
 800d63e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d642:	bfac      	ite	ge
 800d644:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d646:	81a3      	strhlt	r3, [r4, #12]
 800d648:	bd10      	pop	{r4, pc}

0800d64a <__swrite>:
 800d64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d64e:	461f      	mov	r7, r3
 800d650:	898b      	ldrh	r3, [r1, #12]
 800d652:	4605      	mov	r5, r0
 800d654:	460c      	mov	r4, r1
 800d656:	05db      	lsls	r3, r3, #23
 800d658:	4616      	mov	r6, r2
 800d65a:	d505      	bpl.n	800d668 <__swrite+0x1e>
 800d65c:	2302      	movs	r3, #2
 800d65e:	2200      	movs	r2, #0
 800d660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d664:	f000 f840 	bl	800d6e8 <_lseek_r>
 800d668:	89a3      	ldrh	r3, [r4, #12]
 800d66a:	4632      	mov	r2, r6
 800d66c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d670:	4628      	mov	r0, r5
 800d672:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d676:	81a3      	strh	r3, [r4, #12]
 800d678:	463b      	mov	r3, r7
 800d67a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d67e:	f000 b857 	b.w	800d730 <_write_r>

0800d682 <__sseek>:
 800d682:	b510      	push	{r4, lr}
 800d684:	460c      	mov	r4, r1
 800d686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d68a:	f000 f82d 	bl	800d6e8 <_lseek_r>
 800d68e:	1c43      	adds	r3, r0, #1
 800d690:	89a3      	ldrh	r3, [r4, #12]
 800d692:	bf15      	itete	ne
 800d694:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d696:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d69a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d69e:	81a3      	strheq	r3, [r4, #12]
 800d6a0:	bf18      	it	ne
 800d6a2:	81a3      	strhne	r3, [r4, #12]
 800d6a4:	bd10      	pop	{r4, pc}

0800d6a6 <__sclose>:
 800d6a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6aa:	f000 b80d 	b.w	800d6c8 <_close_r>

0800d6ae <memset>:
 800d6ae:	4402      	add	r2, r0
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	d100      	bne.n	800d6b8 <memset+0xa>
 800d6b6:	4770      	bx	lr
 800d6b8:	f803 1b01 	strb.w	r1, [r3], #1
 800d6bc:	e7f9      	b.n	800d6b2 <memset+0x4>
	...

0800d6c0 <_localeconv_r>:
 800d6c0:	4800      	ldr	r0, [pc, #0]	@ (800d6c4 <_localeconv_r+0x4>)
 800d6c2:	4770      	bx	lr
 800d6c4:	20000158 	.word	0x20000158

0800d6c8 <_close_r>:
 800d6c8:	b538      	push	{r3, r4, r5, lr}
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	4d05      	ldr	r5, [pc, #20]	@ (800d6e4 <_close_r+0x1c>)
 800d6ce:	4604      	mov	r4, r0
 800d6d0:	4608      	mov	r0, r1
 800d6d2:	602b      	str	r3, [r5, #0]
 800d6d4:	f7f4 f84a 	bl	800176c <_close>
 800d6d8:	1c43      	adds	r3, r0, #1
 800d6da:	d102      	bne.n	800d6e2 <_close_r+0x1a>
 800d6dc:	682b      	ldr	r3, [r5, #0]
 800d6de:	b103      	cbz	r3, 800d6e2 <_close_r+0x1a>
 800d6e0:	6023      	str	r3, [r4, #0]
 800d6e2:	bd38      	pop	{r3, r4, r5, pc}
 800d6e4:	2000054c 	.word	0x2000054c

0800d6e8 <_lseek_r>:
 800d6e8:	b538      	push	{r3, r4, r5, lr}
 800d6ea:	4604      	mov	r4, r0
 800d6ec:	4d06      	ldr	r5, [pc, #24]	@ (800d708 <_lseek_r+0x20>)
 800d6ee:	4608      	mov	r0, r1
 800d6f0:	4611      	mov	r1, r2
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	602a      	str	r2, [r5, #0]
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	f7f4 f85f 	bl	80017ba <_lseek>
 800d6fc:	1c43      	adds	r3, r0, #1
 800d6fe:	d102      	bne.n	800d706 <_lseek_r+0x1e>
 800d700:	682b      	ldr	r3, [r5, #0]
 800d702:	b103      	cbz	r3, 800d706 <_lseek_r+0x1e>
 800d704:	6023      	str	r3, [r4, #0]
 800d706:	bd38      	pop	{r3, r4, r5, pc}
 800d708:	2000054c 	.word	0x2000054c

0800d70c <_read_r>:
 800d70c:	b538      	push	{r3, r4, r5, lr}
 800d70e:	4604      	mov	r4, r0
 800d710:	4d06      	ldr	r5, [pc, #24]	@ (800d72c <_read_r+0x20>)
 800d712:	4608      	mov	r0, r1
 800d714:	4611      	mov	r1, r2
 800d716:	2200      	movs	r2, #0
 800d718:	602a      	str	r2, [r5, #0]
 800d71a:	461a      	mov	r2, r3
 800d71c:	f7f3 ffed 	bl	80016fa <_read>
 800d720:	1c43      	adds	r3, r0, #1
 800d722:	d102      	bne.n	800d72a <_read_r+0x1e>
 800d724:	682b      	ldr	r3, [r5, #0]
 800d726:	b103      	cbz	r3, 800d72a <_read_r+0x1e>
 800d728:	6023      	str	r3, [r4, #0]
 800d72a:	bd38      	pop	{r3, r4, r5, pc}
 800d72c:	2000054c 	.word	0x2000054c

0800d730 <_write_r>:
 800d730:	b538      	push	{r3, r4, r5, lr}
 800d732:	4604      	mov	r4, r0
 800d734:	4d06      	ldr	r5, [pc, #24]	@ (800d750 <_write_r+0x20>)
 800d736:	4608      	mov	r0, r1
 800d738:	4611      	mov	r1, r2
 800d73a:	2200      	movs	r2, #0
 800d73c:	602a      	str	r2, [r5, #0]
 800d73e:	461a      	mov	r2, r3
 800d740:	f7f3 fff8 	bl	8001734 <_write>
 800d744:	1c43      	adds	r3, r0, #1
 800d746:	d102      	bne.n	800d74e <_write_r+0x1e>
 800d748:	682b      	ldr	r3, [r5, #0]
 800d74a:	b103      	cbz	r3, 800d74e <_write_r+0x1e>
 800d74c:	6023      	str	r3, [r4, #0]
 800d74e:	bd38      	pop	{r3, r4, r5, pc}
 800d750:	2000054c 	.word	0x2000054c

0800d754 <__errno>:
 800d754:	4b01      	ldr	r3, [pc, #4]	@ (800d75c <__errno+0x8>)
 800d756:	6818      	ldr	r0, [r3, #0]
 800d758:	4770      	bx	lr
 800d75a:	bf00      	nop
 800d75c:	20000018 	.word	0x20000018

0800d760 <__libc_init_array>:
 800d760:	b570      	push	{r4, r5, r6, lr}
 800d762:	4d0d      	ldr	r5, [pc, #52]	@ (800d798 <__libc_init_array+0x38>)
 800d764:	2600      	movs	r6, #0
 800d766:	4c0d      	ldr	r4, [pc, #52]	@ (800d79c <__libc_init_array+0x3c>)
 800d768:	1b64      	subs	r4, r4, r5
 800d76a:	10a4      	asrs	r4, r4, #2
 800d76c:	42a6      	cmp	r6, r4
 800d76e:	d109      	bne.n	800d784 <__libc_init_array+0x24>
 800d770:	4d0b      	ldr	r5, [pc, #44]	@ (800d7a0 <__libc_init_array+0x40>)
 800d772:	2600      	movs	r6, #0
 800d774:	4c0b      	ldr	r4, [pc, #44]	@ (800d7a4 <__libc_init_array+0x44>)
 800d776:	f003 fb95 	bl	8010ea4 <_init>
 800d77a:	1b64      	subs	r4, r4, r5
 800d77c:	10a4      	asrs	r4, r4, #2
 800d77e:	42a6      	cmp	r6, r4
 800d780:	d105      	bne.n	800d78e <__libc_init_array+0x2e>
 800d782:	bd70      	pop	{r4, r5, r6, pc}
 800d784:	f855 3b04 	ldr.w	r3, [r5], #4
 800d788:	3601      	adds	r6, #1
 800d78a:	4798      	blx	r3
 800d78c:	e7ee      	b.n	800d76c <__libc_init_array+0xc>
 800d78e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d792:	3601      	adds	r6, #1
 800d794:	4798      	blx	r3
 800d796:	e7f2      	b.n	800d77e <__libc_init_array+0x1e>
 800d798:	08011394 	.word	0x08011394
 800d79c:	08011394 	.word	0x08011394
 800d7a0:	08011394 	.word	0x08011394
 800d7a4:	08011398 	.word	0x08011398

0800d7a8 <__retarget_lock_init_recursive>:
 800d7a8:	4770      	bx	lr

0800d7aa <__retarget_lock_acquire_recursive>:
 800d7aa:	4770      	bx	lr

0800d7ac <__retarget_lock_release_recursive>:
 800d7ac:	4770      	bx	lr

0800d7ae <memchr>:
 800d7ae:	b2c9      	uxtb	r1, r1
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	4402      	add	r2, r0
 800d7b4:	b510      	push	{r4, lr}
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	d101      	bne.n	800d7c0 <memchr+0x12>
 800d7bc:	2000      	movs	r0, #0
 800d7be:	e003      	b.n	800d7c8 <memchr+0x1a>
 800d7c0:	7804      	ldrb	r4, [r0, #0]
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	428c      	cmp	r4, r1
 800d7c6:	d1f6      	bne.n	800d7b6 <memchr+0x8>
 800d7c8:	bd10      	pop	{r4, pc}
	...

0800d7cc <nanf>:
 800d7cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d7d4 <nanf+0x8>
 800d7d0:	4770      	bx	lr
 800d7d2:	bf00      	nop
 800d7d4:	7fc00000 	.word	0x7fc00000

0800d7d8 <quorem>:
 800d7d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7dc:	6903      	ldr	r3, [r0, #16]
 800d7de:	4607      	mov	r7, r0
 800d7e0:	690c      	ldr	r4, [r1, #16]
 800d7e2:	42a3      	cmp	r3, r4
 800d7e4:	f2c0 8083 	blt.w	800d8ee <quorem+0x116>
 800d7e8:	3c01      	subs	r4, #1
 800d7ea:	f100 0514 	add.w	r5, r0, #20
 800d7ee:	f101 0814 	add.w	r8, r1, #20
 800d7f2:	00a3      	lsls	r3, r4, #2
 800d7f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d7f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d7fc:	9300      	str	r3, [sp, #0]
 800d7fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d802:	9301      	str	r3, [sp, #4]
 800d804:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d808:	3301      	adds	r3, #1
 800d80a:	429a      	cmp	r2, r3
 800d80c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d810:	d331      	bcc.n	800d876 <quorem+0x9e>
 800d812:	f04f 0a00 	mov.w	sl, #0
 800d816:	46c4      	mov	ip, r8
 800d818:	46ae      	mov	lr, r5
 800d81a:	46d3      	mov	fp, sl
 800d81c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d820:	b298      	uxth	r0, r3
 800d822:	45e1      	cmp	r9, ip
 800d824:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d828:	fb06 a000 	mla	r0, r6, r0, sl
 800d82c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d830:	b280      	uxth	r0, r0
 800d832:	fb06 2303 	mla	r3, r6, r3, r2
 800d836:	f8de 2000 	ldr.w	r2, [lr]
 800d83a:	b292      	uxth	r2, r2
 800d83c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d840:	eba2 0200 	sub.w	r2, r2, r0
 800d844:	b29b      	uxth	r3, r3
 800d846:	f8de 0000 	ldr.w	r0, [lr]
 800d84a:	445a      	add	r2, fp
 800d84c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d850:	b292      	uxth	r2, r2
 800d852:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d856:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d85a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d85e:	f84e 2b04 	str.w	r2, [lr], #4
 800d862:	d2db      	bcs.n	800d81c <quorem+0x44>
 800d864:	9b00      	ldr	r3, [sp, #0]
 800d866:	58eb      	ldr	r3, [r5, r3]
 800d868:	b92b      	cbnz	r3, 800d876 <quorem+0x9e>
 800d86a:	9b01      	ldr	r3, [sp, #4]
 800d86c:	3b04      	subs	r3, #4
 800d86e:	429d      	cmp	r5, r3
 800d870:	461a      	mov	r2, r3
 800d872:	d330      	bcc.n	800d8d6 <quorem+0xfe>
 800d874:	613c      	str	r4, [r7, #16]
 800d876:	4638      	mov	r0, r7
 800d878:	f001 f9d0 	bl	800ec1c <__mcmp>
 800d87c:	2800      	cmp	r0, #0
 800d87e:	db26      	blt.n	800d8ce <quorem+0xf6>
 800d880:	4629      	mov	r1, r5
 800d882:	2000      	movs	r0, #0
 800d884:	f858 2b04 	ldr.w	r2, [r8], #4
 800d888:	f8d1 c000 	ldr.w	ip, [r1]
 800d88c:	fa1f fe82 	uxth.w	lr, r2
 800d890:	45c1      	cmp	r9, r8
 800d892:	fa1f f38c 	uxth.w	r3, ip
 800d896:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d89a:	eba3 030e 	sub.w	r3, r3, lr
 800d89e:	4403      	add	r3, r0
 800d8a0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d8a4:	b29b      	uxth	r3, r3
 800d8a6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d8aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d8b2:	f841 3b04 	str.w	r3, [r1], #4
 800d8b6:	d2e5      	bcs.n	800d884 <quorem+0xac>
 800d8b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d8bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d8c0:	b922      	cbnz	r2, 800d8cc <quorem+0xf4>
 800d8c2:	3b04      	subs	r3, #4
 800d8c4:	429d      	cmp	r5, r3
 800d8c6:	461a      	mov	r2, r3
 800d8c8:	d30b      	bcc.n	800d8e2 <quorem+0x10a>
 800d8ca:	613c      	str	r4, [r7, #16]
 800d8cc:	3601      	adds	r6, #1
 800d8ce:	4630      	mov	r0, r6
 800d8d0:	b003      	add	sp, #12
 800d8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8d6:	6812      	ldr	r2, [r2, #0]
 800d8d8:	3b04      	subs	r3, #4
 800d8da:	2a00      	cmp	r2, #0
 800d8dc:	d1ca      	bne.n	800d874 <quorem+0x9c>
 800d8de:	3c01      	subs	r4, #1
 800d8e0:	e7c5      	b.n	800d86e <quorem+0x96>
 800d8e2:	6812      	ldr	r2, [r2, #0]
 800d8e4:	3b04      	subs	r3, #4
 800d8e6:	2a00      	cmp	r2, #0
 800d8e8:	d1ef      	bne.n	800d8ca <quorem+0xf2>
 800d8ea:	3c01      	subs	r4, #1
 800d8ec:	e7ea      	b.n	800d8c4 <quorem+0xec>
 800d8ee:	2000      	movs	r0, #0
 800d8f0:	e7ee      	b.n	800d8d0 <quorem+0xf8>
 800d8f2:	0000      	movs	r0, r0
 800d8f4:	0000      	movs	r0, r0
	...

0800d8f8 <_dtoa_r>:
 800d8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8fc:	69c7      	ldr	r7, [r0, #28]
 800d8fe:	b097      	sub	sp, #92	@ 0x5c
 800d900:	4681      	mov	r9, r0
 800d902:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d904:	9107      	str	r1, [sp, #28]
 800d906:	920c      	str	r2, [sp, #48]	@ 0x30
 800d908:	9311      	str	r3, [sp, #68]	@ 0x44
 800d90a:	ec55 4b10 	vmov	r4, r5, d0
 800d90e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d912:	b97f      	cbnz	r7, 800d934 <_dtoa_r+0x3c>
 800d914:	2010      	movs	r0, #16
 800d916:	f000 fe0b 	bl	800e530 <malloc>
 800d91a:	4602      	mov	r2, r0
 800d91c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d920:	b920      	cbnz	r0, 800d92c <_dtoa_r+0x34>
 800d922:	4ba9      	ldr	r3, [pc, #676]	@ (800dbc8 <_dtoa_r+0x2d0>)
 800d924:	21ef      	movs	r1, #239	@ 0xef
 800d926:	48a9      	ldr	r0, [pc, #676]	@ (800dbcc <_dtoa_r+0x2d4>)
 800d928:	f002 fc4a 	bl	80101c0 <__assert_func>
 800d92c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d930:	6007      	str	r7, [r0, #0]
 800d932:	60c7      	str	r7, [r0, #12]
 800d934:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d938:	6819      	ldr	r1, [r3, #0]
 800d93a:	b159      	cbz	r1, 800d954 <_dtoa_r+0x5c>
 800d93c:	685a      	ldr	r2, [r3, #4]
 800d93e:	2301      	movs	r3, #1
 800d940:	4648      	mov	r0, r9
 800d942:	4093      	lsls	r3, r2
 800d944:	604a      	str	r2, [r1, #4]
 800d946:	608b      	str	r3, [r1, #8]
 800d948:	f000 fee8 	bl	800e71c <_Bfree>
 800d94c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d950:	2200      	movs	r2, #0
 800d952:	601a      	str	r2, [r3, #0]
 800d954:	1e2b      	subs	r3, r5, #0
 800d956:	bfb7      	itett	lt
 800d958:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d95c:	2300      	movge	r3, #0
 800d95e:	2201      	movlt	r2, #1
 800d960:	9305      	strlt	r3, [sp, #20]
 800d962:	bfa8      	it	ge
 800d964:	6033      	strge	r3, [r6, #0]
 800d966:	9f05      	ldr	r7, [sp, #20]
 800d968:	4b99      	ldr	r3, [pc, #612]	@ (800dbd0 <_dtoa_r+0x2d8>)
 800d96a:	bfb8      	it	lt
 800d96c:	6032      	strlt	r2, [r6, #0]
 800d96e:	43bb      	bics	r3, r7
 800d970:	d112      	bne.n	800d998 <_dtoa_r+0xa0>
 800d972:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d976:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d978:	6013      	str	r3, [r2, #0]
 800d97a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d97e:	4323      	orrs	r3, r4
 800d980:	f000 855a 	beq.w	800e438 <_dtoa_r+0xb40>
 800d984:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d986:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dbe4 <_dtoa_r+0x2ec>
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	f000 855c 	beq.w	800e448 <_dtoa_r+0xb50>
 800d990:	f10a 0303 	add.w	r3, sl, #3
 800d994:	f000 bd56 	b.w	800e444 <_dtoa_r+0xb4c>
 800d998:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d99c:	2200      	movs	r2, #0
 800d99e:	2300      	movs	r3, #0
 800d9a0:	ec51 0b17 	vmov	r0, r1, d7
 800d9a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d9a8:	f7f3 f89e 	bl	8000ae8 <__aeabi_dcmpeq>
 800d9ac:	4680      	mov	r8, r0
 800d9ae:	b158      	cbz	r0, 800d9c8 <_dtoa_r+0xd0>
 800d9b0:	2301      	movs	r3, #1
 800d9b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d9b4:	6013      	str	r3, [r2, #0]
 800d9b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d9b8:	b113      	cbz	r3, 800d9c0 <_dtoa_r+0xc8>
 800d9ba:	4b86      	ldr	r3, [pc, #536]	@ (800dbd4 <_dtoa_r+0x2dc>)
 800d9bc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d9be:	6013      	str	r3, [r2, #0]
 800d9c0:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800dbe8 <_dtoa_r+0x2f0>
 800d9c4:	f000 bd40 	b.w	800e448 <_dtoa_r+0xb50>
 800d9c8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d9cc:	aa14      	add	r2, sp, #80	@ 0x50
 800d9ce:	a915      	add	r1, sp, #84	@ 0x54
 800d9d0:	4648      	mov	r0, r9
 800d9d2:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d9d6:	f001 fa49 	bl	800ee6c <__d2b>
 800d9da:	9002      	str	r0, [sp, #8]
 800d9dc:	2e00      	cmp	r6, #0
 800d9de:	d076      	beq.n	800dace <_dtoa_r+0x1d6>
 800d9e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d9e2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d9e6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d9ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d9ee:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d9f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d9f6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d9fa:	4619      	mov	r1, r3
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	4b76      	ldr	r3, [pc, #472]	@ (800dbd8 <_dtoa_r+0x2e0>)
 800da00:	f7f2 fc52 	bl	80002a8 <__aeabi_dsub>
 800da04:	a36a      	add	r3, pc, #424	@ (adr r3, 800dbb0 <_dtoa_r+0x2b8>)
 800da06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da0a:	f7f2 fe05 	bl	8000618 <__aeabi_dmul>
 800da0e:	a36a      	add	r3, pc, #424	@ (adr r3, 800dbb8 <_dtoa_r+0x2c0>)
 800da10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da14:	f7f2 fc4a 	bl	80002ac <__adddf3>
 800da18:	4604      	mov	r4, r0
 800da1a:	460d      	mov	r5, r1
 800da1c:	4630      	mov	r0, r6
 800da1e:	f7f2 fd91 	bl	8000544 <__aeabi_i2d>
 800da22:	a367      	add	r3, pc, #412	@ (adr r3, 800dbc0 <_dtoa_r+0x2c8>)
 800da24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da28:	f7f2 fdf6 	bl	8000618 <__aeabi_dmul>
 800da2c:	4602      	mov	r2, r0
 800da2e:	460b      	mov	r3, r1
 800da30:	4620      	mov	r0, r4
 800da32:	4629      	mov	r1, r5
 800da34:	f7f2 fc3a 	bl	80002ac <__adddf3>
 800da38:	4604      	mov	r4, r0
 800da3a:	460d      	mov	r5, r1
 800da3c:	f7f3 f89c 	bl	8000b78 <__aeabi_d2iz>
 800da40:	2200      	movs	r2, #0
 800da42:	4607      	mov	r7, r0
 800da44:	2300      	movs	r3, #0
 800da46:	4620      	mov	r0, r4
 800da48:	4629      	mov	r1, r5
 800da4a:	f7f3 f857 	bl	8000afc <__aeabi_dcmplt>
 800da4e:	b140      	cbz	r0, 800da62 <_dtoa_r+0x16a>
 800da50:	4638      	mov	r0, r7
 800da52:	f7f2 fd77 	bl	8000544 <__aeabi_i2d>
 800da56:	4622      	mov	r2, r4
 800da58:	462b      	mov	r3, r5
 800da5a:	f7f3 f845 	bl	8000ae8 <__aeabi_dcmpeq>
 800da5e:	b900      	cbnz	r0, 800da62 <_dtoa_r+0x16a>
 800da60:	3f01      	subs	r7, #1
 800da62:	2f16      	cmp	r7, #22
 800da64:	d852      	bhi.n	800db0c <_dtoa_r+0x214>
 800da66:	4b5d      	ldr	r3, [pc, #372]	@ (800dbdc <_dtoa_r+0x2e4>)
 800da68:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800da6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800da70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da74:	f7f3 f842 	bl	8000afc <__aeabi_dcmplt>
 800da78:	2800      	cmp	r0, #0
 800da7a:	d049      	beq.n	800db10 <_dtoa_r+0x218>
 800da7c:	3f01      	subs	r7, #1
 800da7e:	2300      	movs	r3, #0
 800da80:	9310      	str	r3, [sp, #64]	@ 0x40
 800da82:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800da84:	1b9b      	subs	r3, r3, r6
 800da86:	1e5a      	subs	r2, r3, #1
 800da88:	bf4c      	ite	mi
 800da8a:	f1c3 0301 	rsbmi	r3, r3, #1
 800da8e:	2300      	movpl	r3, #0
 800da90:	9206      	str	r2, [sp, #24]
 800da92:	bf45      	ittet	mi
 800da94:	9300      	strmi	r3, [sp, #0]
 800da96:	2300      	movmi	r3, #0
 800da98:	9300      	strpl	r3, [sp, #0]
 800da9a:	9306      	strmi	r3, [sp, #24]
 800da9c:	2f00      	cmp	r7, #0
 800da9e:	db39      	blt.n	800db14 <_dtoa_r+0x21c>
 800daa0:	9b06      	ldr	r3, [sp, #24]
 800daa2:	970d      	str	r7, [sp, #52]	@ 0x34
 800daa4:	443b      	add	r3, r7
 800daa6:	9306      	str	r3, [sp, #24]
 800daa8:	2300      	movs	r3, #0
 800daaa:	9308      	str	r3, [sp, #32]
 800daac:	9b07      	ldr	r3, [sp, #28]
 800daae:	2b09      	cmp	r3, #9
 800dab0:	d863      	bhi.n	800db7a <_dtoa_r+0x282>
 800dab2:	2b05      	cmp	r3, #5
 800dab4:	bfc5      	ittet	gt
 800dab6:	3b04      	subgt	r3, #4
 800dab8:	2400      	movgt	r4, #0
 800daba:	2401      	movle	r4, #1
 800dabc:	9307      	strgt	r3, [sp, #28]
 800dabe:	9b07      	ldr	r3, [sp, #28]
 800dac0:	3b02      	subs	r3, #2
 800dac2:	2b03      	cmp	r3, #3
 800dac4:	d865      	bhi.n	800db92 <_dtoa_r+0x29a>
 800dac6:	e8df f003 	tbb	[pc, r3]
 800daca:	5654      	.short	0x5654
 800dacc:	2d39      	.short	0x2d39
 800dace:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dad2:	441e      	add	r6, r3
 800dad4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dad8:	2b20      	cmp	r3, #32
 800dada:	bfc9      	itett	gt
 800dadc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dae0:	f1c3 0320 	rsble	r3, r3, #32
 800dae4:	409f      	lslgt	r7, r3
 800dae6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800daea:	bfd8      	it	le
 800daec:	fa04 f003 	lslle.w	r0, r4, r3
 800daf0:	f106 36ff 	add.w	r6, r6, #4294967295
 800daf4:	bfc4      	itt	gt
 800daf6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dafa:	ea47 0003 	orrgt.w	r0, r7, r3
 800dafe:	f7f2 fd11 	bl	8000524 <__aeabi_ui2d>
 800db02:	2201      	movs	r2, #1
 800db04:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800db08:	9212      	str	r2, [sp, #72]	@ 0x48
 800db0a:	e776      	b.n	800d9fa <_dtoa_r+0x102>
 800db0c:	2301      	movs	r3, #1
 800db0e:	e7b7      	b.n	800da80 <_dtoa_r+0x188>
 800db10:	9010      	str	r0, [sp, #64]	@ 0x40
 800db12:	e7b6      	b.n	800da82 <_dtoa_r+0x18a>
 800db14:	9b00      	ldr	r3, [sp, #0]
 800db16:	1bdb      	subs	r3, r3, r7
 800db18:	9300      	str	r3, [sp, #0]
 800db1a:	427b      	negs	r3, r7
 800db1c:	9308      	str	r3, [sp, #32]
 800db1e:	2300      	movs	r3, #0
 800db20:	930d      	str	r3, [sp, #52]	@ 0x34
 800db22:	e7c3      	b.n	800daac <_dtoa_r+0x1b4>
 800db24:	2301      	movs	r3, #1
 800db26:	9309      	str	r3, [sp, #36]	@ 0x24
 800db28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800db2a:	eb07 0b03 	add.w	fp, r7, r3
 800db2e:	f10b 0301 	add.w	r3, fp, #1
 800db32:	2b01      	cmp	r3, #1
 800db34:	9303      	str	r3, [sp, #12]
 800db36:	bfb8      	it	lt
 800db38:	2301      	movlt	r3, #1
 800db3a:	e006      	b.n	800db4a <_dtoa_r+0x252>
 800db3c:	2301      	movs	r3, #1
 800db3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800db40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800db42:	2b00      	cmp	r3, #0
 800db44:	dd28      	ble.n	800db98 <_dtoa_r+0x2a0>
 800db46:	469b      	mov	fp, r3
 800db48:	9303      	str	r3, [sp, #12]
 800db4a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800db4e:	2100      	movs	r1, #0
 800db50:	2204      	movs	r2, #4
 800db52:	f102 0514 	add.w	r5, r2, #20
 800db56:	429d      	cmp	r5, r3
 800db58:	d926      	bls.n	800dba8 <_dtoa_r+0x2b0>
 800db5a:	6041      	str	r1, [r0, #4]
 800db5c:	4648      	mov	r0, r9
 800db5e:	f000 fd9d 	bl	800e69c <_Balloc>
 800db62:	4682      	mov	sl, r0
 800db64:	2800      	cmp	r0, #0
 800db66:	d141      	bne.n	800dbec <_dtoa_r+0x2f4>
 800db68:	4b1d      	ldr	r3, [pc, #116]	@ (800dbe0 <_dtoa_r+0x2e8>)
 800db6a:	4602      	mov	r2, r0
 800db6c:	f240 11af 	movw	r1, #431	@ 0x1af
 800db70:	e6d9      	b.n	800d926 <_dtoa_r+0x2e>
 800db72:	2300      	movs	r3, #0
 800db74:	e7e3      	b.n	800db3e <_dtoa_r+0x246>
 800db76:	2300      	movs	r3, #0
 800db78:	e7d5      	b.n	800db26 <_dtoa_r+0x22e>
 800db7a:	2401      	movs	r4, #1
 800db7c:	2300      	movs	r3, #0
 800db7e:	9409      	str	r4, [sp, #36]	@ 0x24
 800db80:	9307      	str	r3, [sp, #28]
 800db82:	f04f 3bff 	mov.w	fp, #4294967295
 800db86:	2200      	movs	r2, #0
 800db88:	2312      	movs	r3, #18
 800db8a:	f8cd b00c 	str.w	fp, [sp, #12]
 800db8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800db90:	e7db      	b.n	800db4a <_dtoa_r+0x252>
 800db92:	2301      	movs	r3, #1
 800db94:	9309      	str	r3, [sp, #36]	@ 0x24
 800db96:	e7f4      	b.n	800db82 <_dtoa_r+0x28a>
 800db98:	f04f 0b01 	mov.w	fp, #1
 800db9c:	465b      	mov	r3, fp
 800db9e:	f8cd b00c 	str.w	fp, [sp, #12]
 800dba2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dba6:	e7d0      	b.n	800db4a <_dtoa_r+0x252>
 800dba8:	3101      	adds	r1, #1
 800dbaa:	0052      	lsls	r2, r2, #1
 800dbac:	e7d1      	b.n	800db52 <_dtoa_r+0x25a>
 800dbae:	bf00      	nop
 800dbb0:	636f4361 	.word	0x636f4361
 800dbb4:	3fd287a7 	.word	0x3fd287a7
 800dbb8:	8b60c8b3 	.word	0x8b60c8b3
 800dbbc:	3fc68a28 	.word	0x3fc68a28
 800dbc0:	509f79fb 	.word	0x509f79fb
 800dbc4:	3fd34413 	.word	0x3fd34413
 800dbc8:	08010faa 	.word	0x08010faa
 800dbcc:	08010fc1 	.word	0x08010fc1
 800dbd0:	7ff00000 	.word	0x7ff00000
 800dbd4:	08010f75 	.word	0x08010f75
 800dbd8:	3ff80000 	.word	0x3ff80000
 800dbdc:	08011170 	.word	0x08011170
 800dbe0:	08011019 	.word	0x08011019
 800dbe4:	08010fa6 	.word	0x08010fa6
 800dbe8:	08010f74 	.word	0x08010f74
 800dbec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dbf0:	6018      	str	r0, [r3, #0]
 800dbf2:	9b03      	ldr	r3, [sp, #12]
 800dbf4:	2b0e      	cmp	r3, #14
 800dbf6:	f200 80a1 	bhi.w	800dd3c <_dtoa_r+0x444>
 800dbfa:	2c00      	cmp	r4, #0
 800dbfc:	f000 809e 	beq.w	800dd3c <_dtoa_r+0x444>
 800dc00:	2f00      	cmp	r7, #0
 800dc02:	dd33      	ble.n	800dc6c <_dtoa_r+0x374>
 800dc04:	f007 020f 	and.w	r2, r7, #15
 800dc08:	4b9b      	ldr	r3, [pc, #620]	@ (800de78 <_dtoa_r+0x580>)
 800dc0a:	05f8      	lsls	r0, r7, #23
 800dc0c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dc10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc14:	ed93 7b00 	vldr	d7, [r3]
 800dc18:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dc1c:	d516      	bpl.n	800dc4c <_dtoa_r+0x354>
 800dc1e:	4b97      	ldr	r3, [pc, #604]	@ (800de7c <_dtoa_r+0x584>)
 800dc20:	f004 040f 	and.w	r4, r4, #15
 800dc24:	2603      	movs	r6, #3
 800dc26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dc2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc2e:	f7f2 fe1d 	bl	800086c <__aeabi_ddiv>
 800dc32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc36:	4d91      	ldr	r5, [pc, #580]	@ (800de7c <_dtoa_r+0x584>)
 800dc38:	b954      	cbnz	r4, 800dc50 <_dtoa_r+0x358>
 800dc3a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dc3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc42:	f7f2 fe13 	bl	800086c <__aeabi_ddiv>
 800dc46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc4a:	e028      	b.n	800dc9e <_dtoa_r+0x3a6>
 800dc4c:	2602      	movs	r6, #2
 800dc4e:	e7f2      	b.n	800dc36 <_dtoa_r+0x33e>
 800dc50:	07e1      	lsls	r1, r4, #31
 800dc52:	d508      	bpl.n	800dc66 <_dtoa_r+0x36e>
 800dc54:	3601      	adds	r6, #1
 800dc56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dc5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc5e:	f7f2 fcdb 	bl	8000618 <__aeabi_dmul>
 800dc62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dc66:	1064      	asrs	r4, r4, #1
 800dc68:	3508      	adds	r5, #8
 800dc6a:	e7e5      	b.n	800dc38 <_dtoa_r+0x340>
 800dc6c:	f000 80af 	beq.w	800ddce <_dtoa_r+0x4d6>
 800dc70:	427c      	negs	r4, r7
 800dc72:	4b81      	ldr	r3, [pc, #516]	@ (800de78 <_dtoa_r+0x580>)
 800dc74:	4d81      	ldr	r5, [pc, #516]	@ (800de7c <_dtoa_r+0x584>)
 800dc76:	2602      	movs	r6, #2
 800dc78:	f004 020f 	and.w	r2, r4, #15
 800dc7c:	1124      	asrs	r4, r4, #4
 800dc7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc8a:	f7f2 fcc5 	bl	8000618 <__aeabi_dmul>
 800dc8e:	2300      	movs	r3, #0
 800dc90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc94:	2c00      	cmp	r4, #0
 800dc96:	f040 808f 	bne.w	800ddb8 <_dtoa_r+0x4c0>
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d1d3      	bne.n	800dc46 <_dtoa_r+0x34e>
 800dc9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dca0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	f000 8094 	beq.w	800ddd2 <_dtoa_r+0x4da>
 800dcaa:	2200      	movs	r2, #0
 800dcac:	4b74      	ldr	r3, [pc, #464]	@ (800de80 <_dtoa_r+0x588>)
 800dcae:	4620      	mov	r0, r4
 800dcb0:	4629      	mov	r1, r5
 800dcb2:	f7f2 ff23 	bl	8000afc <__aeabi_dcmplt>
 800dcb6:	2800      	cmp	r0, #0
 800dcb8:	f000 808b 	beq.w	800ddd2 <_dtoa_r+0x4da>
 800dcbc:	9b03      	ldr	r3, [sp, #12]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f000 8087 	beq.w	800ddd2 <_dtoa_r+0x4da>
 800dcc4:	f1bb 0f00 	cmp.w	fp, #0
 800dcc8:	dd34      	ble.n	800dd34 <_dtoa_r+0x43c>
 800dcca:	4620      	mov	r0, r4
 800dccc:	f107 38ff 	add.w	r8, r7, #4294967295
 800dcd0:	3601      	adds	r6, #1
 800dcd2:	465c      	mov	r4, fp
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	4b6b      	ldr	r3, [pc, #428]	@ (800de84 <_dtoa_r+0x58c>)
 800dcd8:	4629      	mov	r1, r5
 800dcda:	f7f2 fc9d 	bl	8000618 <__aeabi_dmul>
 800dcde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dce2:	4630      	mov	r0, r6
 800dce4:	f7f2 fc2e 	bl	8000544 <__aeabi_i2d>
 800dce8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcec:	f7f2 fc94 	bl	8000618 <__aeabi_dmul>
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	4b65      	ldr	r3, [pc, #404]	@ (800de88 <_dtoa_r+0x590>)
 800dcf4:	f7f2 fada 	bl	80002ac <__adddf3>
 800dcf8:	4605      	mov	r5, r0
 800dcfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dcfe:	2c00      	cmp	r4, #0
 800dd00:	d16a      	bne.n	800ddd8 <_dtoa_r+0x4e0>
 800dd02:	2200      	movs	r2, #0
 800dd04:	4b61      	ldr	r3, [pc, #388]	@ (800de8c <_dtoa_r+0x594>)
 800dd06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd0a:	f7f2 facd 	bl	80002a8 <__aeabi_dsub>
 800dd0e:	4602      	mov	r2, r0
 800dd10:	460b      	mov	r3, r1
 800dd12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd16:	462a      	mov	r2, r5
 800dd18:	4633      	mov	r3, r6
 800dd1a:	f7f2 ff0d 	bl	8000b38 <__aeabi_dcmpgt>
 800dd1e:	2800      	cmp	r0, #0
 800dd20:	f040 8298 	bne.w	800e254 <_dtoa_r+0x95c>
 800dd24:	462a      	mov	r2, r5
 800dd26:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dd2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd2e:	f7f2 fee5 	bl	8000afc <__aeabi_dcmplt>
 800dd32:	bb38      	cbnz	r0, 800dd84 <_dtoa_r+0x48c>
 800dd34:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800dd38:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dd3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	f2c0 8157 	blt.w	800dff2 <_dtoa_r+0x6fa>
 800dd44:	2f0e      	cmp	r7, #14
 800dd46:	f300 8154 	bgt.w	800dff2 <_dtoa_r+0x6fa>
 800dd4a:	4b4b      	ldr	r3, [pc, #300]	@ (800de78 <_dtoa_r+0x580>)
 800dd4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd50:	ed93 7b00 	vldr	d7, [r3]
 800dd54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	ed8d 7b00 	vstr	d7, [sp]
 800dd5c:	f280 80e5 	bge.w	800df2a <_dtoa_r+0x632>
 800dd60:	9b03      	ldr	r3, [sp, #12]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	f300 80e1 	bgt.w	800df2a <_dtoa_r+0x632>
 800dd68:	d10c      	bne.n	800dd84 <_dtoa_r+0x48c>
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	4b47      	ldr	r3, [pc, #284]	@ (800de8c <_dtoa_r+0x594>)
 800dd6e:	ec51 0b17 	vmov	r0, r1, d7
 800dd72:	f7f2 fc51 	bl	8000618 <__aeabi_dmul>
 800dd76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd7a:	f7f2 fed3 	bl	8000b24 <__aeabi_dcmpge>
 800dd7e:	2800      	cmp	r0, #0
 800dd80:	f000 8266 	beq.w	800e250 <_dtoa_r+0x958>
 800dd84:	2400      	movs	r4, #0
 800dd86:	4625      	mov	r5, r4
 800dd88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd8a:	4656      	mov	r6, sl
 800dd8c:	ea6f 0803 	mvn.w	r8, r3
 800dd90:	2700      	movs	r7, #0
 800dd92:	4621      	mov	r1, r4
 800dd94:	4648      	mov	r0, r9
 800dd96:	f000 fcc1 	bl	800e71c <_Bfree>
 800dd9a:	2d00      	cmp	r5, #0
 800dd9c:	f000 80bd 	beq.w	800df1a <_dtoa_r+0x622>
 800dda0:	b12f      	cbz	r7, 800ddae <_dtoa_r+0x4b6>
 800dda2:	42af      	cmp	r7, r5
 800dda4:	d003      	beq.n	800ddae <_dtoa_r+0x4b6>
 800dda6:	4639      	mov	r1, r7
 800dda8:	4648      	mov	r0, r9
 800ddaa:	f000 fcb7 	bl	800e71c <_Bfree>
 800ddae:	4629      	mov	r1, r5
 800ddb0:	4648      	mov	r0, r9
 800ddb2:	f000 fcb3 	bl	800e71c <_Bfree>
 800ddb6:	e0b0      	b.n	800df1a <_dtoa_r+0x622>
 800ddb8:	07e2      	lsls	r2, r4, #31
 800ddba:	d505      	bpl.n	800ddc8 <_dtoa_r+0x4d0>
 800ddbc:	3601      	adds	r6, #1
 800ddbe:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ddc2:	f7f2 fc29 	bl	8000618 <__aeabi_dmul>
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	1064      	asrs	r4, r4, #1
 800ddca:	3508      	adds	r5, #8
 800ddcc:	e762      	b.n	800dc94 <_dtoa_r+0x39c>
 800ddce:	2602      	movs	r6, #2
 800ddd0:	e765      	b.n	800dc9e <_dtoa_r+0x3a6>
 800ddd2:	46b8      	mov	r8, r7
 800ddd4:	9c03      	ldr	r4, [sp, #12]
 800ddd6:	e784      	b.n	800dce2 <_dtoa_r+0x3ea>
 800ddd8:	4b27      	ldr	r3, [pc, #156]	@ (800de78 <_dtoa_r+0x580>)
 800ddda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dddc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dde0:	4454      	add	r4, sl
 800dde2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dde6:	2900      	cmp	r1, #0
 800dde8:	d054      	beq.n	800de94 <_dtoa_r+0x59c>
 800ddea:	2000      	movs	r0, #0
 800ddec:	4928      	ldr	r1, [pc, #160]	@ (800de90 <_dtoa_r+0x598>)
 800ddee:	f7f2 fd3d 	bl	800086c <__aeabi_ddiv>
 800ddf2:	4633      	mov	r3, r6
 800ddf4:	4656      	mov	r6, sl
 800ddf6:	462a      	mov	r2, r5
 800ddf8:	f7f2 fa56 	bl	80002a8 <__aeabi_dsub>
 800ddfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de04:	f7f2 feb8 	bl	8000b78 <__aeabi_d2iz>
 800de08:	4605      	mov	r5, r0
 800de0a:	f7f2 fb9b 	bl	8000544 <__aeabi_i2d>
 800de0e:	4602      	mov	r2, r0
 800de10:	460b      	mov	r3, r1
 800de12:	3530      	adds	r5, #48	@ 0x30
 800de14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de18:	f7f2 fa46 	bl	80002a8 <__aeabi_dsub>
 800de1c:	4602      	mov	r2, r0
 800de1e:	460b      	mov	r3, r1
 800de20:	f806 5b01 	strb.w	r5, [r6], #1
 800de24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800de28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800de2c:	f7f2 fe66 	bl	8000afc <__aeabi_dcmplt>
 800de30:	2800      	cmp	r0, #0
 800de32:	d172      	bne.n	800df1a <_dtoa_r+0x622>
 800de34:	2000      	movs	r0, #0
 800de36:	4912      	ldr	r1, [pc, #72]	@ (800de80 <_dtoa_r+0x588>)
 800de38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de3c:	f7f2 fa34 	bl	80002a8 <__aeabi_dsub>
 800de40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800de44:	f7f2 fe5a 	bl	8000afc <__aeabi_dcmplt>
 800de48:	2800      	cmp	r0, #0
 800de4a:	f040 80b4 	bne.w	800dfb6 <_dtoa_r+0x6be>
 800de4e:	42a6      	cmp	r6, r4
 800de50:	f43f af70 	beq.w	800dd34 <_dtoa_r+0x43c>
 800de54:	2200      	movs	r2, #0
 800de56:	4b0b      	ldr	r3, [pc, #44]	@ (800de84 <_dtoa_r+0x58c>)
 800de58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800de5c:	f7f2 fbdc 	bl	8000618 <__aeabi_dmul>
 800de60:	2200      	movs	r2, #0
 800de62:	4b08      	ldr	r3, [pc, #32]	@ (800de84 <_dtoa_r+0x58c>)
 800de64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de6c:	f7f2 fbd4 	bl	8000618 <__aeabi_dmul>
 800de70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de74:	e7c4      	b.n	800de00 <_dtoa_r+0x508>
 800de76:	bf00      	nop
 800de78:	08011170 	.word	0x08011170
 800de7c:	08011148 	.word	0x08011148
 800de80:	3ff00000 	.word	0x3ff00000
 800de84:	40240000 	.word	0x40240000
 800de88:	401c0000 	.word	0x401c0000
 800de8c:	40140000 	.word	0x40140000
 800de90:	3fe00000 	.word	0x3fe00000
 800de94:	4631      	mov	r1, r6
 800de96:	4656      	mov	r6, sl
 800de98:	4628      	mov	r0, r5
 800de9a:	f7f2 fbbd 	bl	8000618 <__aeabi_dmul>
 800de9e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dea0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dea8:	f7f2 fe66 	bl	8000b78 <__aeabi_d2iz>
 800deac:	4605      	mov	r5, r0
 800deae:	f7f2 fb49 	bl	8000544 <__aeabi_i2d>
 800deb2:	4602      	mov	r2, r0
 800deb4:	3530      	adds	r5, #48	@ 0x30
 800deb6:	460b      	mov	r3, r1
 800deb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800debc:	f7f2 f9f4 	bl	80002a8 <__aeabi_dsub>
 800dec0:	f806 5b01 	strb.w	r5, [r6], #1
 800dec4:	4602      	mov	r2, r0
 800dec6:	460b      	mov	r3, r1
 800dec8:	42a6      	cmp	r6, r4
 800deca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dece:	f04f 0200 	mov.w	r2, #0
 800ded2:	d124      	bne.n	800df1e <_dtoa_r+0x626>
 800ded4:	4baf      	ldr	r3, [pc, #700]	@ (800e194 <_dtoa_r+0x89c>)
 800ded6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800deda:	f7f2 f9e7 	bl	80002ac <__adddf3>
 800dede:	4602      	mov	r2, r0
 800dee0:	460b      	mov	r3, r1
 800dee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dee6:	f7f2 fe27 	bl	8000b38 <__aeabi_dcmpgt>
 800deea:	2800      	cmp	r0, #0
 800deec:	d163      	bne.n	800dfb6 <_dtoa_r+0x6be>
 800deee:	2000      	movs	r0, #0
 800def0:	49a8      	ldr	r1, [pc, #672]	@ (800e194 <_dtoa_r+0x89c>)
 800def2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800def6:	f7f2 f9d7 	bl	80002a8 <__aeabi_dsub>
 800defa:	4602      	mov	r2, r0
 800defc:	460b      	mov	r3, r1
 800defe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df02:	f7f2 fdfb 	bl	8000afc <__aeabi_dcmplt>
 800df06:	2800      	cmp	r0, #0
 800df08:	f43f af14 	beq.w	800dd34 <_dtoa_r+0x43c>
 800df0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800df0e:	1e73      	subs	r3, r6, #1
 800df10:	9313      	str	r3, [sp, #76]	@ 0x4c
 800df12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800df16:	2b30      	cmp	r3, #48	@ 0x30
 800df18:	d0f8      	beq.n	800df0c <_dtoa_r+0x614>
 800df1a:	4647      	mov	r7, r8
 800df1c:	e03b      	b.n	800df96 <_dtoa_r+0x69e>
 800df1e:	4b9e      	ldr	r3, [pc, #632]	@ (800e198 <_dtoa_r+0x8a0>)
 800df20:	f7f2 fb7a 	bl	8000618 <__aeabi_dmul>
 800df24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df28:	e7bc      	b.n	800dea4 <_dtoa_r+0x5ac>
 800df2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800df2e:	4656      	mov	r6, sl
 800df30:	4620      	mov	r0, r4
 800df32:	4629      	mov	r1, r5
 800df34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df38:	f7f2 fc98 	bl	800086c <__aeabi_ddiv>
 800df3c:	f7f2 fe1c 	bl	8000b78 <__aeabi_d2iz>
 800df40:	4680      	mov	r8, r0
 800df42:	f7f2 faff 	bl	8000544 <__aeabi_i2d>
 800df46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df4a:	f7f2 fb65 	bl	8000618 <__aeabi_dmul>
 800df4e:	4602      	mov	r2, r0
 800df50:	4620      	mov	r0, r4
 800df52:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800df56:	460b      	mov	r3, r1
 800df58:	4629      	mov	r1, r5
 800df5a:	f7f2 f9a5 	bl	80002a8 <__aeabi_dsub>
 800df5e:	9d03      	ldr	r5, [sp, #12]
 800df60:	f806 4b01 	strb.w	r4, [r6], #1
 800df64:	eba6 040a 	sub.w	r4, r6, sl
 800df68:	4602      	mov	r2, r0
 800df6a:	460b      	mov	r3, r1
 800df6c:	42a5      	cmp	r5, r4
 800df6e:	d133      	bne.n	800dfd8 <_dtoa_r+0x6e0>
 800df70:	f7f2 f99c 	bl	80002ac <__adddf3>
 800df74:	4604      	mov	r4, r0
 800df76:	460d      	mov	r5, r1
 800df78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df7c:	f7f2 fddc 	bl	8000b38 <__aeabi_dcmpgt>
 800df80:	b9c0      	cbnz	r0, 800dfb4 <_dtoa_r+0x6bc>
 800df82:	4620      	mov	r0, r4
 800df84:	4629      	mov	r1, r5
 800df86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df8a:	f7f2 fdad 	bl	8000ae8 <__aeabi_dcmpeq>
 800df8e:	b110      	cbz	r0, 800df96 <_dtoa_r+0x69e>
 800df90:	f018 0f01 	tst.w	r8, #1
 800df94:	d10e      	bne.n	800dfb4 <_dtoa_r+0x6bc>
 800df96:	9902      	ldr	r1, [sp, #8]
 800df98:	4648      	mov	r0, r9
 800df9a:	f000 fbbf 	bl	800e71c <_Bfree>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	3701      	adds	r7, #1
 800dfa2:	7033      	strb	r3, [r6, #0]
 800dfa4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dfa6:	601f      	str	r7, [r3, #0]
 800dfa8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	f000 824c 	beq.w	800e448 <_dtoa_r+0xb50>
 800dfb0:	601e      	str	r6, [r3, #0]
 800dfb2:	e249      	b.n	800e448 <_dtoa_r+0xb50>
 800dfb4:	46b8      	mov	r8, r7
 800dfb6:	4633      	mov	r3, r6
 800dfb8:	461e      	mov	r6, r3
 800dfba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dfbe:	2a39      	cmp	r2, #57	@ 0x39
 800dfc0:	d106      	bne.n	800dfd0 <_dtoa_r+0x6d8>
 800dfc2:	459a      	cmp	sl, r3
 800dfc4:	d1f8      	bne.n	800dfb8 <_dtoa_r+0x6c0>
 800dfc6:	2230      	movs	r2, #48	@ 0x30
 800dfc8:	f108 0801 	add.w	r8, r8, #1
 800dfcc:	f88a 2000 	strb.w	r2, [sl]
 800dfd0:	781a      	ldrb	r2, [r3, #0]
 800dfd2:	3201      	adds	r2, #1
 800dfd4:	701a      	strb	r2, [r3, #0]
 800dfd6:	e7a0      	b.n	800df1a <_dtoa_r+0x622>
 800dfd8:	2200      	movs	r2, #0
 800dfda:	4b6f      	ldr	r3, [pc, #444]	@ (800e198 <_dtoa_r+0x8a0>)
 800dfdc:	f7f2 fb1c 	bl	8000618 <__aeabi_dmul>
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	460d      	mov	r5, r1
 800dfe8:	f7f2 fd7e 	bl	8000ae8 <__aeabi_dcmpeq>
 800dfec:	2800      	cmp	r0, #0
 800dfee:	d09f      	beq.n	800df30 <_dtoa_r+0x638>
 800dff0:	e7d1      	b.n	800df96 <_dtoa_r+0x69e>
 800dff2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dff4:	2a00      	cmp	r2, #0
 800dff6:	f000 80ea 	beq.w	800e1ce <_dtoa_r+0x8d6>
 800dffa:	9a07      	ldr	r2, [sp, #28]
 800dffc:	2a01      	cmp	r2, #1
 800dffe:	f300 80cd 	bgt.w	800e19c <_dtoa_r+0x8a4>
 800e002:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e004:	2a00      	cmp	r2, #0
 800e006:	f000 80c1 	beq.w	800e18c <_dtoa_r+0x894>
 800e00a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e00e:	9c08      	ldr	r4, [sp, #32]
 800e010:	9e00      	ldr	r6, [sp, #0]
 800e012:	9a00      	ldr	r2, [sp, #0]
 800e014:	2101      	movs	r1, #1
 800e016:	4648      	mov	r0, r9
 800e018:	441a      	add	r2, r3
 800e01a:	9200      	str	r2, [sp, #0]
 800e01c:	9a06      	ldr	r2, [sp, #24]
 800e01e:	441a      	add	r2, r3
 800e020:	9206      	str	r2, [sp, #24]
 800e022:	f000 fc7b 	bl	800e91c <__i2b>
 800e026:	4605      	mov	r5, r0
 800e028:	b166      	cbz	r6, 800e044 <_dtoa_r+0x74c>
 800e02a:	9b06      	ldr	r3, [sp, #24]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	dd09      	ble.n	800e044 <_dtoa_r+0x74c>
 800e030:	42b3      	cmp	r3, r6
 800e032:	9a00      	ldr	r2, [sp, #0]
 800e034:	bfa8      	it	ge
 800e036:	4633      	movge	r3, r6
 800e038:	1ad2      	subs	r2, r2, r3
 800e03a:	1af6      	subs	r6, r6, r3
 800e03c:	9200      	str	r2, [sp, #0]
 800e03e:	9a06      	ldr	r2, [sp, #24]
 800e040:	1ad3      	subs	r3, r2, r3
 800e042:	9306      	str	r3, [sp, #24]
 800e044:	9b08      	ldr	r3, [sp, #32]
 800e046:	b30b      	cbz	r3, 800e08c <_dtoa_r+0x794>
 800e048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	f000 80c6 	beq.w	800e1dc <_dtoa_r+0x8e4>
 800e050:	2c00      	cmp	r4, #0
 800e052:	f000 80c0 	beq.w	800e1d6 <_dtoa_r+0x8de>
 800e056:	4629      	mov	r1, r5
 800e058:	4622      	mov	r2, r4
 800e05a:	4648      	mov	r0, r9
 800e05c:	f000 fd18 	bl	800ea90 <__pow5mult>
 800e060:	9a02      	ldr	r2, [sp, #8]
 800e062:	4601      	mov	r1, r0
 800e064:	4605      	mov	r5, r0
 800e066:	4648      	mov	r0, r9
 800e068:	f000 fc6e 	bl	800e948 <__multiply>
 800e06c:	9902      	ldr	r1, [sp, #8]
 800e06e:	4680      	mov	r8, r0
 800e070:	4648      	mov	r0, r9
 800e072:	f000 fb53 	bl	800e71c <_Bfree>
 800e076:	9b08      	ldr	r3, [sp, #32]
 800e078:	1b1b      	subs	r3, r3, r4
 800e07a:	9308      	str	r3, [sp, #32]
 800e07c:	f000 80b1 	beq.w	800e1e2 <_dtoa_r+0x8ea>
 800e080:	9a08      	ldr	r2, [sp, #32]
 800e082:	4641      	mov	r1, r8
 800e084:	4648      	mov	r0, r9
 800e086:	f000 fd03 	bl	800ea90 <__pow5mult>
 800e08a:	9002      	str	r0, [sp, #8]
 800e08c:	2101      	movs	r1, #1
 800e08e:	4648      	mov	r0, r9
 800e090:	f000 fc44 	bl	800e91c <__i2b>
 800e094:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e096:	4604      	mov	r4, r0
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f000 81d9 	beq.w	800e450 <_dtoa_r+0xb58>
 800e09e:	461a      	mov	r2, r3
 800e0a0:	4601      	mov	r1, r0
 800e0a2:	4648      	mov	r0, r9
 800e0a4:	f000 fcf4 	bl	800ea90 <__pow5mult>
 800e0a8:	9b07      	ldr	r3, [sp, #28]
 800e0aa:	4604      	mov	r4, r0
 800e0ac:	2b01      	cmp	r3, #1
 800e0ae:	f300 809f 	bgt.w	800e1f0 <_dtoa_r+0x8f8>
 800e0b2:	9b04      	ldr	r3, [sp, #16]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	f040 8097 	bne.w	800e1e8 <_dtoa_r+0x8f0>
 800e0ba:	9b05      	ldr	r3, [sp, #20]
 800e0bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	f040 8093 	bne.w	800e1ec <_dtoa_r+0x8f4>
 800e0c6:	9b05      	ldr	r3, [sp, #20]
 800e0c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e0cc:	0d1b      	lsrs	r3, r3, #20
 800e0ce:	051b      	lsls	r3, r3, #20
 800e0d0:	b133      	cbz	r3, 800e0e0 <_dtoa_r+0x7e8>
 800e0d2:	9b00      	ldr	r3, [sp, #0]
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	9300      	str	r3, [sp, #0]
 800e0d8:	9b06      	ldr	r3, [sp, #24]
 800e0da:	3301      	adds	r3, #1
 800e0dc:	9306      	str	r3, [sp, #24]
 800e0de:	2301      	movs	r3, #1
 800e0e0:	9308      	str	r3, [sp, #32]
 800e0e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	f000 81b9 	beq.w	800e45c <_dtoa_r+0xb64>
 800e0ea:	6923      	ldr	r3, [r4, #16]
 800e0ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e0f0:	6918      	ldr	r0, [r3, #16]
 800e0f2:	f000 fbc7 	bl	800e884 <__hi0bits>
 800e0f6:	f1c0 0020 	rsb	r0, r0, #32
 800e0fa:	9b06      	ldr	r3, [sp, #24]
 800e0fc:	4418      	add	r0, r3
 800e0fe:	f010 001f 	ands.w	r0, r0, #31
 800e102:	f000 8082 	beq.w	800e20a <_dtoa_r+0x912>
 800e106:	f1c0 0320 	rsb	r3, r0, #32
 800e10a:	2b04      	cmp	r3, #4
 800e10c:	dd73      	ble.n	800e1f6 <_dtoa_r+0x8fe>
 800e10e:	f1c0 001c 	rsb	r0, r0, #28
 800e112:	9b00      	ldr	r3, [sp, #0]
 800e114:	4403      	add	r3, r0
 800e116:	4406      	add	r6, r0
 800e118:	9300      	str	r3, [sp, #0]
 800e11a:	9b06      	ldr	r3, [sp, #24]
 800e11c:	4403      	add	r3, r0
 800e11e:	9306      	str	r3, [sp, #24]
 800e120:	9b00      	ldr	r3, [sp, #0]
 800e122:	2b00      	cmp	r3, #0
 800e124:	dd05      	ble.n	800e132 <_dtoa_r+0x83a>
 800e126:	461a      	mov	r2, r3
 800e128:	9902      	ldr	r1, [sp, #8]
 800e12a:	4648      	mov	r0, r9
 800e12c:	f000 fd0a 	bl	800eb44 <__lshift>
 800e130:	9002      	str	r0, [sp, #8]
 800e132:	9b06      	ldr	r3, [sp, #24]
 800e134:	2b00      	cmp	r3, #0
 800e136:	dd05      	ble.n	800e144 <_dtoa_r+0x84c>
 800e138:	4621      	mov	r1, r4
 800e13a:	461a      	mov	r2, r3
 800e13c:	4648      	mov	r0, r9
 800e13e:	f000 fd01 	bl	800eb44 <__lshift>
 800e142:	4604      	mov	r4, r0
 800e144:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e146:	2b00      	cmp	r3, #0
 800e148:	d061      	beq.n	800e20e <_dtoa_r+0x916>
 800e14a:	4621      	mov	r1, r4
 800e14c:	9802      	ldr	r0, [sp, #8]
 800e14e:	f000 fd65 	bl	800ec1c <__mcmp>
 800e152:	2800      	cmp	r0, #0
 800e154:	da5b      	bge.n	800e20e <_dtoa_r+0x916>
 800e156:	2300      	movs	r3, #0
 800e158:	220a      	movs	r2, #10
 800e15a:	9902      	ldr	r1, [sp, #8]
 800e15c:	4648      	mov	r0, r9
 800e15e:	f000 faff 	bl	800e760 <__multadd>
 800e162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e164:	f107 38ff 	add.w	r8, r7, #4294967295
 800e168:	9002      	str	r0, [sp, #8]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	f000 8178 	beq.w	800e460 <_dtoa_r+0xb68>
 800e170:	4629      	mov	r1, r5
 800e172:	2300      	movs	r3, #0
 800e174:	220a      	movs	r2, #10
 800e176:	4648      	mov	r0, r9
 800e178:	f000 faf2 	bl	800e760 <__multadd>
 800e17c:	f1bb 0f00 	cmp.w	fp, #0
 800e180:	4605      	mov	r5, r0
 800e182:	dc6f      	bgt.n	800e264 <_dtoa_r+0x96c>
 800e184:	9b07      	ldr	r3, [sp, #28]
 800e186:	2b02      	cmp	r3, #2
 800e188:	dc49      	bgt.n	800e21e <_dtoa_r+0x926>
 800e18a:	e06b      	b.n	800e264 <_dtoa_r+0x96c>
 800e18c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e18e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e192:	e73c      	b.n	800e00e <_dtoa_r+0x716>
 800e194:	3fe00000 	.word	0x3fe00000
 800e198:	40240000 	.word	0x40240000
 800e19c:	9b03      	ldr	r3, [sp, #12]
 800e19e:	1e5c      	subs	r4, r3, #1
 800e1a0:	9b08      	ldr	r3, [sp, #32]
 800e1a2:	42a3      	cmp	r3, r4
 800e1a4:	db09      	blt.n	800e1ba <_dtoa_r+0x8c2>
 800e1a6:	1b1c      	subs	r4, r3, r4
 800e1a8:	9b03      	ldr	r3, [sp, #12]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	f6bf af30 	bge.w	800e010 <_dtoa_r+0x718>
 800e1b0:	9b00      	ldr	r3, [sp, #0]
 800e1b2:	9a03      	ldr	r2, [sp, #12]
 800e1b4:	1a9e      	subs	r6, r3, r2
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	e72b      	b.n	800e012 <_dtoa_r+0x71a>
 800e1ba:	9b08      	ldr	r3, [sp, #32]
 800e1bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e1be:	1ae3      	subs	r3, r4, r3
 800e1c0:	9408      	str	r4, [sp, #32]
 800e1c2:	9e00      	ldr	r6, [sp, #0]
 800e1c4:	2400      	movs	r4, #0
 800e1c6:	441a      	add	r2, r3
 800e1c8:	9b03      	ldr	r3, [sp, #12]
 800e1ca:	920d      	str	r2, [sp, #52]	@ 0x34
 800e1cc:	e721      	b.n	800e012 <_dtoa_r+0x71a>
 800e1ce:	9c08      	ldr	r4, [sp, #32]
 800e1d0:	9e00      	ldr	r6, [sp, #0]
 800e1d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e1d4:	e728      	b.n	800e028 <_dtoa_r+0x730>
 800e1d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e1da:	e751      	b.n	800e080 <_dtoa_r+0x788>
 800e1dc:	9a08      	ldr	r2, [sp, #32]
 800e1de:	9902      	ldr	r1, [sp, #8]
 800e1e0:	e750      	b.n	800e084 <_dtoa_r+0x78c>
 800e1e2:	f8cd 8008 	str.w	r8, [sp, #8]
 800e1e6:	e751      	b.n	800e08c <_dtoa_r+0x794>
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	e779      	b.n	800e0e0 <_dtoa_r+0x7e8>
 800e1ec:	9b04      	ldr	r3, [sp, #16]
 800e1ee:	e777      	b.n	800e0e0 <_dtoa_r+0x7e8>
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	9308      	str	r3, [sp, #32]
 800e1f4:	e779      	b.n	800e0ea <_dtoa_r+0x7f2>
 800e1f6:	d093      	beq.n	800e120 <_dtoa_r+0x828>
 800e1f8:	331c      	adds	r3, #28
 800e1fa:	9a00      	ldr	r2, [sp, #0]
 800e1fc:	441a      	add	r2, r3
 800e1fe:	441e      	add	r6, r3
 800e200:	9200      	str	r2, [sp, #0]
 800e202:	9a06      	ldr	r2, [sp, #24]
 800e204:	441a      	add	r2, r3
 800e206:	9206      	str	r2, [sp, #24]
 800e208:	e78a      	b.n	800e120 <_dtoa_r+0x828>
 800e20a:	4603      	mov	r3, r0
 800e20c:	e7f4      	b.n	800e1f8 <_dtoa_r+0x900>
 800e20e:	9b03      	ldr	r3, [sp, #12]
 800e210:	46b8      	mov	r8, r7
 800e212:	2b00      	cmp	r3, #0
 800e214:	dc20      	bgt.n	800e258 <_dtoa_r+0x960>
 800e216:	469b      	mov	fp, r3
 800e218:	9b07      	ldr	r3, [sp, #28]
 800e21a:	2b02      	cmp	r3, #2
 800e21c:	dd1e      	ble.n	800e25c <_dtoa_r+0x964>
 800e21e:	f1bb 0f00 	cmp.w	fp, #0
 800e222:	f47f adb1 	bne.w	800dd88 <_dtoa_r+0x490>
 800e226:	4621      	mov	r1, r4
 800e228:	465b      	mov	r3, fp
 800e22a:	2205      	movs	r2, #5
 800e22c:	4648      	mov	r0, r9
 800e22e:	f000 fa97 	bl	800e760 <__multadd>
 800e232:	4601      	mov	r1, r0
 800e234:	4604      	mov	r4, r0
 800e236:	9802      	ldr	r0, [sp, #8]
 800e238:	f000 fcf0 	bl	800ec1c <__mcmp>
 800e23c:	2800      	cmp	r0, #0
 800e23e:	f77f ada3 	ble.w	800dd88 <_dtoa_r+0x490>
 800e242:	4656      	mov	r6, sl
 800e244:	2331      	movs	r3, #49	@ 0x31
 800e246:	f108 0801 	add.w	r8, r8, #1
 800e24a:	f806 3b01 	strb.w	r3, [r6], #1
 800e24e:	e59f      	b.n	800dd90 <_dtoa_r+0x498>
 800e250:	46b8      	mov	r8, r7
 800e252:	9c03      	ldr	r4, [sp, #12]
 800e254:	4625      	mov	r5, r4
 800e256:	e7f4      	b.n	800e242 <_dtoa_r+0x94a>
 800e258:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e25c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e25e:	2b00      	cmp	r3, #0
 800e260:	f000 8102 	beq.w	800e468 <_dtoa_r+0xb70>
 800e264:	2e00      	cmp	r6, #0
 800e266:	dd05      	ble.n	800e274 <_dtoa_r+0x97c>
 800e268:	4629      	mov	r1, r5
 800e26a:	4632      	mov	r2, r6
 800e26c:	4648      	mov	r0, r9
 800e26e:	f000 fc69 	bl	800eb44 <__lshift>
 800e272:	4605      	mov	r5, r0
 800e274:	9b08      	ldr	r3, [sp, #32]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d05c      	beq.n	800e334 <_dtoa_r+0xa3c>
 800e27a:	6869      	ldr	r1, [r5, #4]
 800e27c:	4648      	mov	r0, r9
 800e27e:	f000 fa0d 	bl	800e69c <_Balloc>
 800e282:	4606      	mov	r6, r0
 800e284:	b928      	cbnz	r0, 800e292 <_dtoa_r+0x99a>
 800e286:	4b83      	ldr	r3, [pc, #524]	@ (800e494 <_dtoa_r+0xb9c>)
 800e288:	4602      	mov	r2, r0
 800e28a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e28e:	f7ff bb4a 	b.w	800d926 <_dtoa_r+0x2e>
 800e292:	692a      	ldr	r2, [r5, #16]
 800e294:	f105 010c 	add.w	r1, r5, #12
 800e298:	300c      	adds	r0, #12
 800e29a:	3202      	adds	r2, #2
 800e29c:	0092      	lsls	r2, r2, #2
 800e29e:	f001 ff79 	bl	8010194 <memcpy>
 800e2a2:	2201      	movs	r2, #1
 800e2a4:	4631      	mov	r1, r6
 800e2a6:	4648      	mov	r0, r9
 800e2a8:	f000 fc4c 	bl	800eb44 <__lshift>
 800e2ac:	f10a 0301 	add.w	r3, sl, #1
 800e2b0:	462f      	mov	r7, r5
 800e2b2:	4605      	mov	r5, r0
 800e2b4:	9300      	str	r3, [sp, #0]
 800e2b6:	eb0a 030b 	add.w	r3, sl, fp
 800e2ba:	9308      	str	r3, [sp, #32]
 800e2bc:	9b04      	ldr	r3, [sp, #16]
 800e2be:	f003 0301 	and.w	r3, r3, #1
 800e2c2:	9306      	str	r3, [sp, #24]
 800e2c4:	9b00      	ldr	r3, [sp, #0]
 800e2c6:	4621      	mov	r1, r4
 800e2c8:	9802      	ldr	r0, [sp, #8]
 800e2ca:	f103 3bff 	add.w	fp, r3, #4294967295
 800e2ce:	f7ff fa83 	bl	800d7d8 <quorem>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	4639      	mov	r1, r7
 800e2d6:	9003      	str	r0, [sp, #12]
 800e2d8:	3330      	adds	r3, #48	@ 0x30
 800e2da:	9802      	ldr	r0, [sp, #8]
 800e2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2de:	f000 fc9d 	bl	800ec1c <__mcmp>
 800e2e2:	462a      	mov	r2, r5
 800e2e4:	9004      	str	r0, [sp, #16]
 800e2e6:	4621      	mov	r1, r4
 800e2e8:	4648      	mov	r0, r9
 800e2ea:	f000 fcb3 	bl	800ec54 <__mdiff>
 800e2ee:	68c2      	ldr	r2, [r0, #12]
 800e2f0:	4606      	mov	r6, r0
 800e2f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2f4:	bb02      	cbnz	r2, 800e338 <_dtoa_r+0xa40>
 800e2f6:	4601      	mov	r1, r0
 800e2f8:	9802      	ldr	r0, [sp, #8]
 800e2fa:	f000 fc8f 	bl	800ec1c <__mcmp>
 800e2fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e300:	4602      	mov	r2, r0
 800e302:	4631      	mov	r1, r6
 800e304:	4648      	mov	r0, r9
 800e306:	920c      	str	r2, [sp, #48]	@ 0x30
 800e308:	9309      	str	r3, [sp, #36]	@ 0x24
 800e30a:	f000 fa07 	bl	800e71c <_Bfree>
 800e30e:	9b07      	ldr	r3, [sp, #28]
 800e310:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e312:	9e00      	ldr	r6, [sp, #0]
 800e314:	ea42 0103 	orr.w	r1, r2, r3
 800e318:	9b06      	ldr	r3, [sp, #24]
 800e31a:	4319      	orrs	r1, r3
 800e31c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e31e:	d10d      	bne.n	800e33c <_dtoa_r+0xa44>
 800e320:	2b39      	cmp	r3, #57	@ 0x39
 800e322:	d027      	beq.n	800e374 <_dtoa_r+0xa7c>
 800e324:	9a04      	ldr	r2, [sp, #16]
 800e326:	2a00      	cmp	r2, #0
 800e328:	dd01      	ble.n	800e32e <_dtoa_r+0xa36>
 800e32a:	9b03      	ldr	r3, [sp, #12]
 800e32c:	3331      	adds	r3, #49	@ 0x31
 800e32e:	f88b 3000 	strb.w	r3, [fp]
 800e332:	e52e      	b.n	800dd92 <_dtoa_r+0x49a>
 800e334:	4628      	mov	r0, r5
 800e336:	e7b9      	b.n	800e2ac <_dtoa_r+0x9b4>
 800e338:	2201      	movs	r2, #1
 800e33a:	e7e2      	b.n	800e302 <_dtoa_r+0xa0a>
 800e33c:	9904      	ldr	r1, [sp, #16]
 800e33e:	2900      	cmp	r1, #0
 800e340:	db04      	blt.n	800e34c <_dtoa_r+0xa54>
 800e342:	9807      	ldr	r0, [sp, #28]
 800e344:	4301      	orrs	r1, r0
 800e346:	9806      	ldr	r0, [sp, #24]
 800e348:	4301      	orrs	r1, r0
 800e34a:	d120      	bne.n	800e38e <_dtoa_r+0xa96>
 800e34c:	2a00      	cmp	r2, #0
 800e34e:	ddee      	ble.n	800e32e <_dtoa_r+0xa36>
 800e350:	2201      	movs	r2, #1
 800e352:	9902      	ldr	r1, [sp, #8]
 800e354:	4648      	mov	r0, r9
 800e356:	9300      	str	r3, [sp, #0]
 800e358:	f000 fbf4 	bl	800eb44 <__lshift>
 800e35c:	4621      	mov	r1, r4
 800e35e:	9002      	str	r0, [sp, #8]
 800e360:	f000 fc5c 	bl	800ec1c <__mcmp>
 800e364:	2800      	cmp	r0, #0
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	dc02      	bgt.n	800e370 <_dtoa_r+0xa78>
 800e36a:	d1e0      	bne.n	800e32e <_dtoa_r+0xa36>
 800e36c:	07da      	lsls	r2, r3, #31
 800e36e:	d5de      	bpl.n	800e32e <_dtoa_r+0xa36>
 800e370:	2b39      	cmp	r3, #57	@ 0x39
 800e372:	d1da      	bne.n	800e32a <_dtoa_r+0xa32>
 800e374:	2339      	movs	r3, #57	@ 0x39
 800e376:	f88b 3000 	strb.w	r3, [fp]
 800e37a:	4633      	mov	r3, r6
 800e37c:	461e      	mov	r6, r3
 800e37e:	3b01      	subs	r3, #1
 800e380:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e384:	2a39      	cmp	r2, #57	@ 0x39
 800e386:	d04f      	beq.n	800e428 <_dtoa_r+0xb30>
 800e388:	3201      	adds	r2, #1
 800e38a:	701a      	strb	r2, [r3, #0]
 800e38c:	e501      	b.n	800dd92 <_dtoa_r+0x49a>
 800e38e:	2a00      	cmp	r2, #0
 800e390:	dd03      	ble.n	800e39a <_dtoa_r+0xaa2>
 800e392:	2b39      	cmp	r3, #57	@ 0x39
 800e394:	d0ee      	beq.n	800e374 <_dtoa_r+0xa7c>
 800e396:	3301      	adds	r3, #1
 800e398:	e7c9      	b.n	800e32e <_dtoa_r+0xa36>
 800e39a:	9a00      	ldr	r2, [sp, #0]
 800e39c:	9908      	ldr	r1, [sp, #32]
 800e39e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e3a2:	428a      	cmp	r2, r1
 800e3a4:	d029      	beq.n	800e3fa <_dtoa_r+0xb02>
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	220a      	movs	r2, #10
 800e3aa:	9902      	ldr	r1, [sp, #8]
 800e3ac:	4648      	mov	r0, r9
 800e3ae:	f000 f9d7 	bl	800e760 <__multadd>
 800e3b2:	42af      	cmp	r7, r5
 800e3b4:	9002      	str	r0, [sp, #8]
 800e3b6:	f04f 0300 	mov.w	r3, #0
 800e3ba:	f04f 020a 	mov.w	r2, #10
 800e3be:	4639      	mov	r1, r7
 800e3c0:	4648      	mov	r0, r9
 800e3c2:	d107      	bne.n	800e3d4 <_dtoa_r+0xadc>
 800e3c4:	f000 f9cc 	bl	800e760 <__multadd>
 800e3c8:	4607      	mov	r7, r0
 800e3ca:	4605      	mov	r5, r0
 800e3cc:	9b00      	ldr	r3, [sp, #0]
 800e3ce:	3301      	adds	r3, #1
 800e3d0:	9300      	str	r3, [sp, #0]
 800e3d2:	e777      	b.n	800e2c4 <_dtoa_r+0x9cc>
 800e3d4:	f000 f9c4 	bl	800e760 <__multadd>
 800e3d8:	4629      	mov	r1, r5
 800e3da:	4607      	mov	r7, r0
 800e3dc:	2300      	movs	r3, #0
 800e3de:	220a      	movs	r2, #10
 800e3e0:	4648      	mov	r0, r9
 800e3e2:	f000 f9bd 	bl	800e760 <__multadd>
 800e3e6:	4605      	mov	r5, r0
 800e3e8:	e7f0      	b.n	800e3cc <_dtoa_r+0xad4>
 800e3ea:	f1bb 0f00 	cmp.w	fp, #0
 800e3ee:	f04f 0700 	mov.w	r7, #0
 800e3f2:	bfcc      	ite	gt
 800e3f4:	465e      	movgt	r6, fp
 800e3f6:	2601      	movle	r6, #1
 800e3f8:	4456      	add	r6, sl
 800e3fa:	2201      	movs	r2, #1
 800e3fc:	9902      	ldr	r1, [sp, #8]
 800e3fe:	4648      	mov	r0, r9
 800e400:	9300      	str	r3, [sp, #0]
 800e402:	f000 fb9f 	bl	800eb44 <__lshift>
 800e406:	4621      	mov	r1, r4
 800e408:	9002      	str	r0, [sp, #8]
 800e40a:	f000 fc07 	bl	800ec1c <__mcmp>
 800e40e:	2800      	cmp	r0, #0
 800e410:	dcb3      	bgt.n	800e37a <_dtoa_r+0xa82>
 800e412:	d102      	bne.n	800e41a <_dtoa_r+0xb22>
 800e414:	9b00      	ldr	r3, [sp, #0]
 800e416:	07db      	lsls	r3, r3, #31
 800e418:	d4af      	bmi.n	800e37a <_dtoa_r+0xa82>
 800e41a:	4633      	mov	r3, r6
 800e41c:	461e      	mov	r6, r3
 800e41e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e422:	2a30      	cmp	r2, #48	@ 0x30
 800e424:	d0fa      	beq.n	800e41c <_dtoa_r+0xb24>
 800e426:	e4b4      	b.n	800dd92 <_dtoa_r+0x49a>
 800e428:	459a      	cmp	sl, r3
 800e42a:	d1a7      	bne.n	800e37c <_dtoa_r+0xa84>
 800e42c:	2331      	movs	r3, #49	@ 0x31
 800e42e:	f108 0801 	add.w	r8, r8, #1
 800e432:	f88a 3000 	strb.w	r3, [sl]
 800e436:	e4ac      	b.n	800dd92 <_dtoa_r+0x49a>
 800e438:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e43a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e498 <_dtoa_r+0xba0>
 800e43e:	b11b      	cbz	r3, 800e448 <_dtoa_r+0xb50>
 800e440:	f10a 0308 	add.w	r3, sl, #8
 800e444:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e446:	6013      	str	r3, [r2, #0]
 800e448:	4650      	mov	r0, sl
 800e44a:	b017      	add	sp, #92	@ 0x5c
 800e44c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e450:	9b07      	ldr	r3, [sp, #28]
 800e452:	2b01      	cmp	r3, #1
 800e454:	f77f ae2d 	ble.w	800e0b2 <_dtoa_r+0x7ba>
 800e458:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e45a:	9308      	str	r3, [sp, #32]
 800e45c:	2001      	movs	r0, #1
 800e45e:	e64c      	b.n	800e0fa <_dtoa_r+0x802>
 800e460:	f1bb 0f00 	cmp.w	fp, #0
 800e464:	f77f aed8 	ble.w	800e218 <_dtoa_r+0x920>
 800e468:	4656      	mov	r6, sl
 800e46a:	4621      	mov	r1, r4
 800e46c:	9802      	ldr	r0, [sp, #8]
 800e46e:	f7ff f9b3 	bl	800d7d8 <quorem>
 800e472:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e476:	f806 3b01 	strb.w	r3, [r6], #1
 800e47a:	eba6 020a 	sub.w	r2, r6, sl
 800e47e:	4593      	cmp	fp, r2
 800e480:	ddb3      	ble.n	800e3ea <_dtoa_r+0xaf2>
 800e482:	2300      	movs	r3, #0
 800e484:	220a      	movs	r2, #10
 800e486:	9902      	ldr	r1, [sp, #8]
 800e488:	4648      	mov	r0, r9
 800e48a:	f000 f969 	bl	800e760 <__multadd>
 800e48e:	9002      	str	r0, [sp, #8]
 800e490:	e7eb      	b.n	800e46a <_dtoa_r+0xb72>
 800e492:	bf00      	nop
 800e494:	08011019 	.word	0x08011019
 800e498:	08010f9d 	.word	0x08010f9d

0800e49c <_free_r>:
 800e49c:	b538      	push	{r3, r4, r5, lr}
 800e49e:	4605      	mov	r5, r0
 800e4a0:	2900      	cmp	r1, #0
 800e4a2:	d041      	beq.n	800e528 <_free_r+0x8c>
 800e4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4a8:	1f0c      	subs	r4, r1, #4
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	bfb8      	it	lt
 800e4ae:	18e4      	addlt	r4, r4, r3
 800e4b0:	f000 f8e8 	bl	800e684 <__malloc_lock>
 800e4b4:	4a1d      	ldr	r2, [pc, #116]	@ (800e52c <_free_r+0x90>)
 800e4b6:	6813      	ldr	r3, [r2, #0]
 800e4b8:	b933      	cbnz	r3, 800e4c8 <_free_r+0x2c>
 800e4ba:	6063      	str	r3, [r4, #4]
 800e4bc:	6014      	str	r4, [r2, #0]
 800e4be:	4628      	mov	r0, r5
 800e4c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4c4:	f000 b8e4 	b.w	800e690 <__malloc_unlock>
 800e4c8:	42a3      	cmp	r3, r4
 800e4ca:	d908      	bls.n	800e4de <_free_r+0x42>
 800e4cc:	6820      	ldr	r0, [r4, #0]
 800e4ce:	1821      	adds	r1, r4, r0
 800e4d0:	428b      	cmp	r3, r1
 800e4d2:	bf01      	itttt	eq
 800e4d4:	6819      	ldreq	r1, [r3, #0]
 800e4d6:	685b      	ldreq	r3, [r3, #4]
 800e4d8:	1809      	addeq	r1, r1, r0
 800e4da:	6021      	streq	r1, [r4, #0]
 800e4dc:	e7ed      	b.n	800e4ba <_free_r+0x1e>
 800e4de:	461a      	mov	r2, r3
 800e4e0:	685b      	ldr	r3, [r3, #4]
 800e4e2:	b10b      	cbz	r3, 800e4e8 <_free_r+0x4c>
 800e4e4:	42a3      	cmp	r3, r4
 800e4e6:	d9fa      	bls.n	800e4de <_free_r+0x42>
 800e4e8:	6811      	ldr	r1, [r2, #0]
 800e4ea:	1850      	adds	r0, r2, r1
 800e4ec:	42a0      	cmp	r0, r4
 800e4ee:	d10b      	bne.n	800e508 <_free_r+0x6c>
 800e4f0:	6820      	ldr	r0, [r4, #0]
 800e4f2:	4401      	add	r1, r0
 800e4f4:	1850      	adds	r0, r2, r1
 800e4f6:	6011      	str	r1, [r2, #0]
 800e4f8:	4283      	cmp	r3, r0
 800e4fa:	d1e0      	bne.n	800e4be <_free_r+0x22>
 800e4fc:	6818      	ldr	r0, [r3, #0]
 800e4fe:	685b      	ldr	r3, [r3, #4]
 800e500:	4408      	add	r0, r1
 800e502:	6053      	str	r3, [r2, #4]
 800e504:	6010      	str	r0, [r2, #0]
 800e506:	e7da      	b.n	800e4be <_free_r+0x22>
 800e508:	d902      	bls.n	800e510 <_free_r+0x74>
 800e50a:	230c      	movs	r3, #12
 800e50c:	602b      	str	r3, [r5, #0]
 800e50e:	e7d6      	b.n	800e4be <_free_r+0x22>
 800e510:	6820      	ldr	r0, [r4, #0]
 800e512:	1821      	adds	r1, r4, r0
 800e514:	428b      	cmp	r3, r1
 800e516:	bf02      	ittt	eq
 800e518:	6819      	ldreq	r1, [r3, #0]
 800e51a:	685b      	ldreq	r3, [r3, #4]
 800e51c:	1809      	addeq	r1, r1, r0
 800e51e:	6063      	str	r3, [r4, #4]
 800e520:	bf08      	it	eq
 800e522:	6021      	streq	r1, [r4, #0]
 800e524:	6054      	str	r4, [r2, #4]
 800e526:	e7ca      	b.n	800e4be <_free_r+0x22>
 800e528:	bd38      	pop	{r3, r4, r5, pc}
 800e52a:	bf00      	nop
 800e52c:	20000558 	.word	0x20000558

0800e530 <malloc>:
 800e530:	4b02      	ldr	r3, [pc, #8]	@ (800e53c <malloc+0xc>)
 800e532:	4601      	mov	r1, r0
 800e534:	6818      	ldr	r0, [r3, #0]
 800e536:	f000 b825 	b.w	800e584 <_malloc_r>
 800e53a:	bf00      	nop
 800e53c:	20000018 	.word	0x20000018

0800e540 <sbrk_aligned>:
 800e540:	b570      	push	{r4, r5, r6, lr}
 800e542:	4e0f      	ldr	r6, [pc, #60]	@ (800e580 <sbrk_aligned+0x40>)
 800e544:	460c      	mov	r4, r1
 800e546:	4605      	mov	r5, r0
 800e548:	6831      	ldr	r1, [r6, #0]
 800e54a:	b911      	cbnz	r1, 800e552 <sbrk_aligned+0x12>
 800e54c:	f001 fe12 	bl	8010174 <_sbrk_r>
 800e550:	6030      	str	r0, [r6, #0]
 800e552:	4621      	mov	r1, r4
 800e554:	4628      	mov	r0, r5
 800e556:	f001 fe0d 	bl	8010174 <_sbrk_r>
 800e55a:	1c43      	adds	r3, r0, #1
 800e55c:	d103      	bne.n	800e566 <sbrk_aligned+0x26>
 800e55e:	f04f 34ff 	mov.w	r4, #4294967295
 800e562:	4620      	mov	r0, r4
 800e564:	bd70      	pop	{r4, r5, r6, pc}
 800e566:	1cc4      	adds	r4, r0, #3
 800e568:	f024 0403 	bic.w	r4, r4, #3
 800e56c:	42a0      	cmp	r0, r4
 800e56e:	d0f8      	beq.n	800e562 <sbrk_aligned+0x22>
 800e570:	1a21      	subs	r1, r4, r0
 800e572:	4628      	mov	r0, r5
 800e574:	f001 fdfe 	bl	8010174 <_sbrk_r>
 800e578:	3001      	adds	r0, #1
 800e57a:	d1f2      	bne.n	800e562 <sbrk_aligned+0x22>
 800e57c:	e7ef      	b.n	800e55e <sbrk_aligned+0x1e>
 800e57e:	bf00      	nop
 800e580:	20000554 	.word	0x20000554

0800e584 <_malloc_r>:
 800e584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e588:	1ccd      	adds	r5, r1, #3
 800e58a:	4606      	mov	r6, r0
 800e58c:	f025 0503 	bic.w	r5, r5, #3
 800e590:	3508      	adds	r5, #8
 800e592:	2d0c      	cmp	r5, #12
 800e594:	bf38      	it	cc
 800e596:	250c      	movcc	r5, #12
 800e598:	2d00      	cmp	r5, #0
 800e59a:	db01      	blt.n	800e5a0 <_malloc_r+0x1c>
 800e59c:	42a9      	cmp	r1, r5
 800e59e:	d904      	bls.n	800e5aa <_malloc_r+0x26>
 800e5a0:	230c      	movs	r3, #12
 800e5a2:	6033      	str	r3, [r6, #0]
 800e5a4:	2000      	movs	r0, #0
 800e5a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e680 <_malloc_r+0xfc>
 800e5ae:	f000 f869 	bl	800e684 <__malloc_lock>
 800e5b2:	f8d8 3000 	ldr.w	r3, [r8]
 800e5b6:	461c      	mov	r4, r3
 800e5b8:	bb44      	cbnz	r4, 800e60c <_malloc_r+0x88>
 800e5ba:	4629      	mov	r1, r5
 800e5bc:	4630      	mov	r0, r6
 800e5be:	f7ff ffbf 	bl	800e540 <sbrk_aligned>
 800e5c2:	1c43      	adds	r3, r0, #1
 800e5c4:	4604      	mov	r4, r0
 800e5c6:	d158      	bne.n	800e67a <_malloc_r+0xf6>
 800e5c8:	f8d8 4000 	ldr.w	r4, [r8]
 800e5cc:	4627      	mov	r7, r4
 800e5ce:	2f00      	cmp	r7, #0
 800e5d0:	d143      	bne.n	800e65a <_malloc_r+0xd6>
 800e5d2:	2c00      	cmp	r4, #0
 800e5d4:	d04b      	beq.n	800e66e <_malloc_r+0xea>
 800e5d6:	6823      	ldr	r3, [r4, #0]
 800e5d8:	4639      	mov	r1, r7
 800e5da:	4630      	mov	r0, r6
 800e5dc:	eb04 0903 	add.w	r9, r4, r3
 800e5e0:	f001 fdc8 	bl	8010174 <_sbrk_r>
 800e5e4:	4581      	cmp	r9, r0
 800e5e6:	d142      	bne.n	800e66e <_malloc_r+0xea>
 800e5e8:	6821      	ldr	r1, [r4, #0]
 800e5ea:	4630      	mov	r0, r6
 800e5ec:	1a6d      	subs	r5, r5, r1
 800e5ee:	4629      	mov	r1, r5
 800e5f0:	f7ff ffa6 	bl	800e540 <sbrk_aligned>
 800e5f4:	3001      	adds	r0, #1
 800e5f6:	d03a      	beq.n	800e66e <_malloc_r+0xea>
 800e5f8:	6823      	ldr	r3, [r4, #0]
 800e5fa:	442b      	add	r3, r5
 800e5fc:	6023      	str	r3, [r4, #0]
 800e5fe:	f8d8 3000 	ldr.w	r3, [r8]
 800e602:	685a      	ldr	r2, [r3, #4]
 800e604:	bb62      	cbnz	r2, 800e660 <_malloc_r+0xdc>
 800e606:	f8c8 7000 	str.w	r7, [r8]
 800e60a:	e00f      	b.n	800e62c <_malloc_r+0xa8>
 800e60c:	6822      	ldr	r2, [r4, #0]
 800e60e:	1b52      	subs	r2, r2, r5
 800e610:	d420      	bmi.n	800e654 <_malloc_r+0xd0>
 800e612:	2a0b      	cmp	r2, #11
 800e614:	d917      	bls.n	800e646 <_malloc_r+0xc2>
 800e616:	1961      	adds	r1, r4, r5
 800e618:	42a3      	cmp	r3, r4
 800e61a:	6025      	str	r5, [r4, #0]
 800e61c:	bf18      	it	ne
 800e61e:	6059      	strne	r1, [r3, #4]
 800e620:	6863      	ldr	r3, [r4, #4]
 800e622:	bf08      	it	eq
 800e624:	f8c8 1000 	streq.w	r1, [r8]
 800e628:	5162      	str	r2, [r4, r5]
 800e62a:	604b      	str	r3, [r1, #4]
 800e62c:	4630      	mov	r0, r6
 800e62e:	f000 f82f 	bl	800e690 <__malloc_unlock>
 800e632:	f104 000b 	add.w	r0, r4, #11
 800e636:	1d23      	adds	r3, r4, #4
 800e638:	f020 0007 	bic.w	r0, r0, #7
 800e63c:	1ac2      	subs	r2, r0, r3
 800e63e:	bf1c      	itt	ne
 800e640:	1a1b      	subne	r3, r3, r0
 800e642:	50a3      	strne	r3, [r4, r2]
 800e644:	e7af      	b.n	800e5a6 <_malloc_r+0x22>
 800e646:	6862      	ldr	r2, [r4, #4]
 800e648:	42a3      	cmp	r3, r4
 800e64a:	bf0c      	ite	eq
 800e64c:	f8c8 2000 	streq.w	r2, [r8]
 800e650:	605a      	strne	r2, [r3, #4]
 800e652:	e7eb      	b.n	800e62c <_malloc_r+0xa8>
 800e654:	4623      	mov	r3, r4
 800e656:	6864      	ldr	r4, [r4, #4]
 800e658:	e7ae      	b.n	800e5b8 <_malloc_r+0x34>
 800e65a:	463c      	mov	r4, r7
 800e65c:	687f      	ldr	r7, [r7, #4]
 800e65e:	e7b6      	b.n	800e5ce <_malloc_r+0x4a>
 800e660:	461a      	mov	r2, r3
 800e662:	685b      	ldr	r3, [r3, #4]
 800e664:	42a3      	cmp	r3, r4
 800e666:	d1fb      	bne.n	800e660 <_malloc_r+0xdc>
 800e668:	2300      	movs	r3, #0
 800e66a:	6053      	str	r3, [r2, #4]
 800e66c:	e7de      	b.n	800e62c <_malloc_r+0xa8>
 800e66e:	230c      	movs	r3, #12
 800e670:	4630      	mov	r0, r6
 800e672:	6033      	str	r3, [r6, #0]
 800e674:	f000 f80c 	bl	800e690 <__malloc_unlock>
 800e678:	e794      	b.n	800e5a4 <_malloc_r+0x20>
 800e67a:	6005      	str	r5, [r0, #0]
 800e67c:	e7d6      	b.n	800e62c <_malloc_r+0xa8>
 800e67e:	bf00      	nop
 800e680:	20000558 	.word	0x20000558

0800e684 <__malloc_lock>:
 800e684:	4801      	ldr	r0, [pc, #4]	@ (800e68c <__malloc_lock+0x8>)
 800e686:	f7ff b890 	b.w	800d7aa <__retarget_lock_acquire_recursive>
 800e68a:	bf00      	nop
 800e68c:	20000550 	.word	0x20000550

0800e690 <__malloc_unlock>:
 800e690:	4801      	ldr	r0, [pc, #4]	@ (800e698 <__malloc_unlock+0x8>)
 800e692:	f7ff b88b 	b.w	800d7ac <__retarget_lock_release_recursive>
 800e696:	bf00      	nop
 800e698:	20000550 	.word	0x20000550

0800e69c <_Balloc>:
 800e69c:	b570      	push	{r4, r5, r6, lr}
 800e69e:	69c6      	ldr	r6, [r0, #28]
 800e6a0:	4604      	mov	r4, r0
 800e6a2:	460d      	mov	r5, r1
 800e6a4:	b976      	cbnz	r6, 800e6c4 <_Balloc+0x28>
 800e6a6:	2010      	movs	r0, #16
 800e6a8:	f7ff ff42 	bl	800e530 <malloc>
 800e6ac:	4602      	mov	r2, r0
 800e6ae:	61e0      	str	r0, [r4, #28]
 800e6b0:	b920      	cbnz	r0, 800e6bc <_Balloc+0x20>
 800e6b2:	4b18      	ldr	r3, [pc, #96]	@ (800e714 <_Balloc+0x78>)
 800e6b4:	216b      	movs	r1, #107	@ 0x6b
 800e6b6:	4818      	ldr	r0, [pc, #96]	@ (800e718 <_Balloc+0x7c>)
 800e6b8:	f001 fd82 	bl	80101c0 <__assert_func>
 800e6bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e6c0:	6006      	str	r6, [r0, #0]
 800e6c2:	60c6      	str	r6, [r0, #12]
 800e6c4:	69e6      	ldr	r6, [r4, #28]
 800e6c6:	68f3      	ldr	r3, [r6, #12]
 800e6c8:	b183      	cbz	r3, 800e6ec <_Balloc+0x50>
 800e6ca:	69e3      	ldr	r3, [r4, #28]
 800e6cc:	68db      	ldr	r3, [r3, #12]
 800e6ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e6d2:	b9b8      	cbnz	r0, 800e704 <_Balloc+0x68>
 800e6d4:	2101      	movs	r1, #1
 800e6d6:	4620      	mov	r0, r4
 800e6d8:	fa01 f605 	lsl.w	r6, r1, r5
 800e6dc:	1d72      	adds	r2, r6, #5
 800e6de:	0092      	lsls	r2, r2, #2
 800e6e0:	f001 fd8c 	bl	80101fc <_calloc_r>
 800e6e4:	b160      	cbz	r0, 800e700 <_Balloc+0x64>
 800e6e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e6ea:	e00e      	b.n	800e70a <_Balloc+0x6e>
 800e6ec:	2221      	movs	r2, #33	@ 0x21
 800e6ee:	2104      	movs	r1, #4
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	f001 fd83 	bl	80101fc <_calloc_r>
 800e6f6:	69e3      	ldr	r3, [r4, #28]
 800e6f8:	60f0      	str	r0, [r6, #12]
 800e6fa:	68db      	ldr	r3, [r3, #12]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d1e4      	bne.n	800e6ca <_Balloc+0x2e>
 800e700:	2000      	movs	r0, #0
 800e702:	bd70      	pop	{r4, r5, r6, pc}
 800e704:	6802      	ldr	r2, [r0, #0]
 800e706:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e70a:	2300      	movs	r3, #0
 800e70c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e710:	e7f7      	b.n	800e702 <_Balloc+0x66>
 800e712:	bf00      	nop
 800e714:	08010faa 	.word	0x08010faa
 800e718:	0801102a 	.word	0x0801102a

0800e71c <_Bfree>:
 800e71c:	b570      	push	{r4, r5, r6, lr}
 800e71e:	69c6      	ldr	r6, [r0, #28]
 800e720:	4605      	mov	r5, r0
 800e722:	460c      	mov	r4, r1
 800e724:	b976      	cbnz	r6, 800e744 <_Bfree+0x28>
 800e726:	2010      	movs	r0, #16
 800e728:	f7ff ff02 	bl	800e530 <malloc>
 800e72c:	4602      	mov	r2, r0
 800e72e:	61e8      	str	r0, [r5, #28]
 800e730:	b920      	cbnz	r0, 800e73c <_Bfree+0x20>
 800e732:	4b09      	ldr	r3, [pc, #36]	@ (800e758 <_Bfree+0x3c>)
 800e734:	218f      	movs	r1, #143	@ 0x8f
 800e736:	4809      	ldr	r0, [pc, #36]	@ (800e75c <_Bfree+0x40>)
 800e738:	f001 fd42 	bl	80101c0 <__assert_func>
 800e73c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e740:	6006      	str	r6, [r0, #0]
 800e742:	60c6      	str	r6, [r0, #12]
 800e744:	b13c      	cbz	r4, 800e756 <_Bfree+0x3a>
 800e746:	69eb      	ldr	r3, [r5, #28]
 800e748:	6862      	ldr	r2, [r4, #4]
 800e74a:	68db      	ldr	r3, [r3, #12]
 800e74c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e750:	6021      	str	r1, [r4, #0]
 800e752:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e756:	bd70      	pop	{r4, r5, r6, pc}
 800e758:	08010faa 	.word	0x08010faa
 800e75c:	0801102a 	.word	0x0801102a

0800e760 <__multadd>:
 800e760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e764:	f101 0c14 	add.w	ip, r1, #20
 800e768:	4607      	mov	r7, r0
 800e76a:	460c      	mov	r4, r1
 800e76c:	461e      	mov	r6, r3
 800e76e:	690d      	ldr	r5, [r1, #16]
 800e770:	2000      	movs	r0, #0
 800e772:	f8dc 3000 	ldr.w	r3, [ip]
 800e776:	3001      	adds	r0, #1
 800e778:	b299      	uxth	r1, r3
 800e77a:	4285      	cmp	r5, r0
 800e77c:	fb02 6101 	mla	r1, r2, r1, r6
 800e780:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e784:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e788:	b289      	uxth	r1, r1
 800e78a:	fb02 3306 	mla	r3, r2, r6, r3
 800e78e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e792:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e796:	f84c 1b04 	str.w	r1, [ip], #4
 800e79a:	dcea      	bgt.n	800e772 <__multadd+0x12>
 800e79c:	b30e      	cbz	r6, 800e7e2 <__multadd+0x82>
 800e79e:	68a3      	ldr	r3, [r4, #8]
 800e7a0:	42ab      	cmp	r3, r5
 800e7a2:	dc19      	bgt.n	800e7d8 <__multadd+0x78>
 800e7a4:	6861      	ldr	r1, [r4, #4]
 800e7a6:	4638      	mov	r0, r7
 800e7a8:	3101      	adds	r1, #1
 800e7aa:	f7ff ff77 	bl	800e69c <_Balloc>
 800e7ae:	4680      	mov	r8, r0
 800e7b0:	b928      	cbnz	r0, 800e7be <__multadd+0x5e>
 800e7b2:	4602      	mov	r2, r0
 800e7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800e7e8 <__multadd+0x88>)
 800e7b6:	21ba      	movs	r1, #186	@ 0xba
 800e7b8:	480c      	ldr	r0, [pc, #48]	@ (800e7ec <__multadd+0x8c>)
 800e7ba:	f001 fd01 	bl	80101c0 <__assert_func>
 800e7be:	6922      	ldr	r2, [r4, #16]
 800e7c0:	f104 010c 	add.w	r1, r4, #12
 800e7c4:	300c      	adds	r0, #12
 800e7c6:	3202      	adds	r2, #2
 800e7c8:	0092      	lsls	r2, r2, #2
 800e7ca:	f001 fce3 	bl	8010194 <memcpy>
 800e7ce:	4621      	mov	r1, r4
 800e7d0:	4644      	mov	r4, r8
 800e7d2:	4638      	mov	r0, r7
 800e7d4:	f7ff ffa2 	bl	800e71c <_Bfree>
 800e7d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e7dc:	3501      	adds	r5, #1
 800e7de:	615e      	str	r6, [r3, #20]
 800e7e0:	6125      	str	r5, [r4, #16]
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7e8:	08011019 	.word	0x08011019
 800e7ec:	0801102a 	.word	0x0801102a

0800e7f0 <__s2b>:
 800e7f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7f4:	4615      	mov	r5, r2
 800e7f6:	461f      	mov	r7, r3
 800e7f8:	2209      	movs	r2, #9
 800e7fa:	3308      	adds	r3, #8
 800e7fc:	460c      	mov	r4, r1
 800e7fe:	4606      	mov	r6, r0
 800e800:	2100      	movs	r1, #0
 800e802:	fb93 f3f2 	sdiv	r3, r3, r2
 800e806:	2201      	movs	r2, #1
 800e808:	429a      	cmp	r2, r3
 800e80a:	db09      	blt.n	800e820 <__s2b+0x30>
 800e80c:	4630      	mov	r0, r6
 800e80e:	f7ff ff45 	bl	800e69c <_Balloc>
 800e812:	b940      	cbnz	r0, 800e826 <__s2b+0x36>
 800e814:	4602      	mov	r2, r0
 800e816:	4b19      	ldr	r3, [pc, #100]	@ (800e87c <__s2b+0x8c>)
 800e818:	21d3      	movs	r1, #211	@ 0xd3
 800e81a:	4819      	ldr	r0, [pc, #100]	@ (800e880 <__s2b+0x90>)
 800e81c:	f001 fcd0 	bl	80101c0 <__assert_func>
 800e820:	0052      	lsls	r2, r2, #1
 800e822:	3101      	adds	r1, #1
 800e824:	e7f0      	b.n	800e808 <__s2b+0x18>
 800e826:	9b08      	ldr	r3, [sp, #32]
 800e828:	2d09      	cmp	r5, #9
 800e82a:	6143      	str	r3, [r0, #20]
 800e82c:	f04f 0301 	mov.w	r3, #1
 800e830:	6103      	str	r3, [r0, #16]
 800e832:	dd16      	ble.n	800e862 <__s2b+0x72>
 800e834:	f104 0909 	add.w	r9, r4, #9
 800e838:	442c      	add	r4, r5
 800e83a:	46c8      	mov	r8, r9
 800e83c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e840:	4601      	mov	r1, r0
 800e842:	220a      	movs	r2, #10
 800e844:	4630      	mov	r0, r6
 800e846:	3b30      	subs	r3, #48	@ 0x30
 800e848:	f7ff ff8a 	bl	800e760 <__multadd>
 800e84c:	45a0      	cmp	r8, r4
 800e84e:	d1f5      	bne.n	800e83c <__s2b+0x4c>
 800e850:	f1a5 0408 	sub.w	r4, r5, #8
 800e854:	444c      	add	r4, r9
 800e856:	1b2d      	subs	r5, r5, r4
 800e858:	1963      	adds	r3, r4, r5
 800e85a:	42bb      	cmp	r3, r7
 800e85c:	db04      	blt.n	800e868 <__s2b+0x78>
 800e85e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e862:	340a      	adds	r4, #10
 800e864:	2509      	movs	r5, #9
 800e866:	e7f6      	b.n	800e856 <__s2b+0x66>
 800e868:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e86c:	4601      	mov	r1, r0
 800e86e:	220a      	movs	r2, #10
 800e870:	4630      	mov	r0, r6
 800e872:	3b30      	subs	r3, #48	@ 0x30
 800e874:	f7ff ff74 	bl	800e760 <__multadd>
 800e878:	e7ee      	b.n	800e858 <__s2b+0x68>
 800e87a:	bf00      	nop
 800e87c:	08011019 	.word	0x08011019
 800e880:	0801102a 	.word	0x0801102a

0800e884 <__hi0bits>:
 800e884:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e888:	4603      	mov	r3, r0
 800e88a:	bf36      	itet	cc
 800e88c:	0403      	lslcc	r3, r0, #16
 800e88e:	2000      	movcs	r0, #0
 800e890:	2010      	movcc	r0, #16
 800e892:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e896:	bf3c      	itt	cc
 800e898:	021b      	lslcc	r3, r3, #8
 800e89a:	3008      	addcc	r0, #8
 800e89c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e8a0:	bf3c      	itt	cc
 800e8a2:	011b      	lslcc	r3, r3, #4
 800e8a4:	3004      	addcc	r0, #4
 800e8a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8aa:	bf3c      	itt	cc
 800e8ac:	009b      	lslcc	r3, r3, #2
 800e8ae:	3002      	addcc	r0, #2
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	db05      	blt.n	800e8c0 <__hi0bits+0x3c>
 800e8b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e8b8:	f100 0001 	add.w	r0, r0, #1
 800e8bc:	bf08      	it	eq
 800e8be:	2020      	moveq	r0, #32
 800e8c0:	4770      	bx	lr

0800e8c2 <__lo0bits>:
 800e8c2:	6803      	ldr	r3, [r0, #0]
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	f013 0007 	ands.w	r0, r3, #7
 800e8ca:	d00b      	beq.n	800e8e4 <__lo0bits+0x22>
 800e8cc:	07d9      	lsls	r1, r3, #31
 800e8ce:	d421      	bmi.n	800e914 <__lo0bits+0x52>
 800e8d0:	0798      	lsls	r0, r3, #30
 800e8d2:	bf47      	ittee	mi
 800e8d4:	085b      	lsrmi	r3, r3, #1
 800e8d6:	2001      	movmi	r0, #1
 800e8d8:	089b      	lsrpl	r3, r3, #2
 800e8da:	2002      	movpl	r0, #2
 800e8dc:	bf4c      	ite	mi
 800e8de:	6013      	strmi	r3, [r2, #0]
 800e8e0:	6013      	strpl	r3, [r2, #0]
 800e8e2:	4770      	bx	lr
 800e8e4:	b299      	uxth	r1, r3
 800e8e6:	b909      	cbnz	r1, 800e8ec <__lo0bits+0x2a>
 800e8e8:	0c1b      	lsrs	r3, r3, #16
 800e8ea:	2010      	movs	r0, #16
 800e8ec:	b2d9      	uxtb	r1, r3
 800e8ee:	b909      	cbnz	r1, 800e8f4 <__lo0bits+0x32>
 800e8f0:	3008      	adds	r0, #8
 800e8f2:	0a1b      	lsrs	r3, r3, #8
 800e8f4:	0719      	lsls	r1, r3, #28
 800e8f6:	bf04      	itt	eq
 800e8f8:	091b      	lsreq	r3, r3, #4
 800e8fa:	3004      	addeq	r0, #4
 800e8fc:	0799      	lsls	r1, r3, #30
 800e8fe:	bf04      	itt	eq
 800e900:	089b      	lsreq	r3, r3, #2
 800e902:	3002      	addeq	r0, #2
 800e904:	07d9      	lsls	r1, r3, #31
 800e906:	d403      	bmi.n	800e910 <__lo0bits+0x4e>
 800e908:	085b      	lsrs	r3, r3, #1
 800e90a:	f100 0001 	add.w	r0, r0, #1
 800e90e:	d003      	beq.n	800e918 <__lo0bits+0x56>
 800e910:	6013      	str	r3, [r2, #0]
 800e912:	4770      	bx	lr
 800e914:	2000      	movs	r0, #0
 800e916:	4770      	bx	lr
 800e918:	2020      	movs	r0, #32
 800e91a:	4770      	bx	lr

0800e91c <__i2b>:
 800e91c:	b510      	push	{r4, lr}
 800e91e:	460c      	mov	r4, r1
 800e920:	2101      	movs	r1, #1
 800e922:	f7ff febb 	bl	800e69c <_Balloc>
 800e926:	4602      	mov	r2, r0
 800e928:	b928      	cbnz	r0, 800e936 <__i2b+0x1a>
 800e92a:	4b05      	ldr	r3, [pc, #20]	@ (800e940 <__i2b+0x24>)
 800e92c:	f240 1145 	movw	r1, #325	@ 0x145
 800e930:	4804      	ldr	r0, [pc, #16]	@ (800e944 <__i2b+0x28>)
 800e932:	f001 fc45 	bl	80101c0 <__assert_func>
 800e936:	2301      	movs	r3, #1
 800e938:	6144      	str	r4, [r0, #20]
 800e93a:	6103      	str	r3, [r0, #16]
 800e93c:	bd10      	pop	{r4, pc}
 800e93e:	bf00      	nop
 800e940:	08011019 	.word	0x08011019
 800e944:	0801102a 	.word	0x0801102a

0800e948 <__multiply>:
 800e948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e94c:	4617      	mov	r7, r2
 800e94e:	690a      	ldr	r2, [r1, #16]
 800e950:	4689      	mov	r9, r1
 800e952:	b085      	sub	sp, #20
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	429a      	cmp	r2, r3
 800e958:	bfa2      	ittt	ge
 800e95a:	463b      	movge	r3, r7
 800e95c:	460f      	movge	r7, r1
 800e95e:	4699      	movge	r9, r3
 800e960:	693d      	ldr	r5, [r7, #16]
 800e962:	68bb      	ldr	r3, [r7, #8]
 800e964:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e968:	6879      	ldr	r1, [r7, #4]
 800e96a:	eb05 060a 	add.w	r6, r5, sl
 800e96e:	42b3      	cmp	r3, r6
 800e970:	bfb8      	it	lt
 800e972:	3101      	addlt	r1, #1
 800e974:	f7ff fe92 	bl	800e69c <_Balloc>
 800e978:	b930      	cbnz	r0, 800e988 <__multiply+0x40>
 800e97a:	4602      	mov	r2, r0
 800e97c:	4b42      	ldr	r3, [pc, #264]	@ (800ea88 <__multiply+0x140>)
 800e97e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e982:	4842      	ldr	r0, [pc, #264]	@ (800ea8c <__multiply+0x144>)
 800e984:	f001 fc1c 	bl	80101c0 <__assert_func>
 800e988:	f100 0414 	add.w	r4, r0, #20
 800e98c:	2200      	movs	r2, #0
 800e98e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e992:	4623      	mov	r3, r4
 800e994:	4573      	cmp	r3, lr
 800e996:	d320      	bcc.n	800e9da <__multiply+0x92>
 800e998:	f107 0814 	add.w	r8, r7, #20
 800e99c:	f109 0114 	add.w	r1, r9, #20
 800e9a0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e9a4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e9a8:	9302      	str	r3, [sp, #8]
 800e9aa:	1beb      	subs	r3, r5, r7
 800e9ac:	3715      	adds	r7, #21
 800e9ae:	3b15      	subs	r3, #21
 800e9b0:	f023 0303 	bic.w	r3, r3, #3
 800e9b4:	3304      	adds	r3, #4
 800e9b6:	42bd      	cmp	r5, r7
 800e9b8:	bf38      	it	cc
 800e9ba:	2304      	movcc	r3, #4
 800e9bc:	9301      	str	r3, [sp, #4]
 800e9be:	9b02      	ldr	r3, [sp, #8]
 800e9c0:	9103      	str	r1, [sp, #12]
 800e9c2:	428b      	cmp	r3, r1
 800e9c4:	d80c      	bhi.n	800e9e0 <__multiply+0x98>
 800e9c6:	2e00      	cmp	r6, #0
 800e9c8:	dd03      	ble.n	800e9d2 <__multiply+0x8a>
 800e9ca:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d057      	beq.n	800ea82 <__multiply+0x13a>
 800e9d2:	6106      	str	r6, [r0, #16]
 800e9d4:	b005      	add	sp, #20
 800e9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9da:	f843 2b04 	str.w	r2, [r3], #4
 800e9de:	e7d9      	b.n	800e994 <__multiply+0x4c>
 800e9e0:	f8b1 a000 	ldrh.w	sl, [r1]
 800e9e4:	f1ba 0f00 	cmp.w	sl, #0
 800e9e8:	d021      	beq.n	800ea2e <__multiply+0xe6>
 800e9ea:	46c4      	mov	ip, r8
 800e9ec:	46a1      	mov	r9, r4
 800e9ee:	2700      	movs	r7, #0
 800e9f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e9f4:	f8d9 3000 	ldr.w	r3, [r9]
 800e9f8:	fa1f fb82 	uxth.w	fp, r2
 800e9fc:	4565      	cmp	r5, ip
 800e9fe:	b29b      	uxth	r3, r3
 800ea00:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ea04:	fb0a 330b 	mla	r3, sl, fp, r3
 800ea08:	443b      	add	r3, r7
 800ea0a:	f8d9 7000 	ldr.w	r7, [r9]
 800ea0e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800ea12:	fb0a 7202 	mla	r2, sl, r2, r7
 800ea16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ea1a:	b29b      	uxth	r3, r3
 800ea1c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ea20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea24:	f849 3b04 	str.w	r3, [r9], #4
 800ea28:	d8e2      	bhi.n	800e9f0 <__multiply+0xa8>
 800ea2a:	9b01      	ldr	r3, [sp, #4]
 800ea2c:	50e7      	str	r7, [r4, r3]
 800ea2e:	9b03      	ldr	r3, [sp, #12]
 800ea30:	3104      	adds	r1, #4
 800ea32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ea36:	f1b9 0f00 	cmp.w	r9, #0
 800ea3a:	d020      	beq.n	800ea7e <__multiply+0x136>
 800ea3c:	6823      	ldr	r3, [r4, #0]
 800ea3e:	4647      	mov	r7, r8
 800ea40:	46a4      	mov	ip, r4
 800ea42:	f04f 0a00 	mov.w	sl, #0
 800ea46:	f8b7 b000 	ldrh.w	fp, [r7]
 800ea4a:	b29b      	uxth	r3, r3
 800ea4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ea50:	fb09 220b 	mla	r2, r9, fp, r2
 800ea54:	4452      	add	r2, sl
 800ea56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea5a:	f84c 3b04 	str.w	r3, [ip], #4
 800ea5e:	f857 3b04 	ldr.w	r3, [r7], #4
 800ea62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ea66:	f8bc 3000 	ldrh.w	r3, [ip]
 800ea6a:	42bd      	cmp	r5, r7
 800ea6c:	fb09 330a 	mla	r3, r9, sl, r3
 800ea70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ea74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ea78:	d8e5      	bhi.n	800ea46 <__multiply+0xfe>
 800ea7a:	9a01      	ldr	r2, [sp, #4]
 800ea7c:	50a3      	str	r3, [r4, r2]
 800ea7e:	3404      	adds	r4, #4
 800ea80:	e79d      	b.n	800e9be <__multiply+0x76>
 800ea82:	3e01      	subs	r6, #1
 800ea84:	e79f      	b.n	800e9c6 <__multiply+0x7e>
 800ea86:	bf00      	nop
 800ea88:	08011019 	.word	0x08011019
 800ea8c:	0801102a 	.word	0x0801102a

0800ea90 <__pow5mult>:
 800ea90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea94:	4615      	mov	r5, r2
 800ea96:	f012 0203 	ands.w	r2, r2, #3
 800ea9a:	4607      	mov	r7, r0
 800ea9c:	460e      	mov	r6, r1
 800ea9e:	d007      	beq.n	800eab0 <__pow5mult+0x20>
 800eaa0:	3a01      	subs	r2, #1
 800eaa2:	4c25      	ldr	r4, [pc, #148]	@ (800eb38 <__pow5mult+0xa8>)
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eaaa:	f7ff fe59 	bl	800e760 <__multadd>
 800eaae:	4606      	mov	r6, r0
 800eab0:	10ad      	asrs	r5, r5, #2
 800eab2:	d03d      	beq.n	800eb30 <__pow5mult+0xa0>
 800eab4:	69fc      	ldr	r4, [r7, #28]
 800eab6:	b97c      	cbnz	r4, 800ead8 <__pow5mult+0x48>
 800eab8:	2010      	movs	r0, #16
 800eaba:	f7ff fd39 	bl	800e530 <malloc>
 800eabe:	4602      	mov	r2, r0
 800eac0:	61f8      	str	r0, [r7, #28]
 800eac2:	b928      	cbnz	r0, 800ead0 <__pow5mult+0x40>
 800eac4:	4b1d      	ldr	r3, [pc, #116]	@ (800eb3c <__pow5mult+0xac>)
 800eac6:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800eaca:	481d      	ldr	r0, [pc, #116]	@ (800eb40 <__pow5mult+0xb0>)
 800eacc:	f001 fb78 	bl	80101c0 <__assert_func>
 800ead0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ead4:	6004      	str	r4, [r0, #0]
 800ead6:	60c4      	str	r4, [r0, #12]
 800ead8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eadc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eae0:	b94c      	cbnz	r4, 800eaf6 <__pow5mult+0x66>
 800eae2:	f240 2171 	movw	r1, #625	@ 0x271
 800eae6:	4638      	mov	r0, r7
 800eae8:	f7ff ff18 	bl	800e91c <__i2b>
 800eaec:	2300      	movs	r3, #0
 800eaee:	4604      	mov	r4, r0
 800eaf0:	f8c8 0008 	str.w	r0, [r8, #8]
 800eaf4:	6003      	str	r3, [r0, #0]
 800eaf6:	f04f 0900 	mov.w	r9, #0
 800eafa:	07eb      	lsls	r3, r5, #31
 800eafc:	d50a      	bpl.n	800eb14 <__pow5mult+0x84>
 800eafe:	4631      	mov	r1, r6
 800eb00:	4622      	mov	r2, r4
 800eb02:	4638      	mov	r0, r7
 800eb04:	f7ff ff20 	bl	800e948 <__multiply>
 800eb08:	4680      	mov	r8, r0
 800eb0a:	4631      	mov	r1, r6
 800eb0c:	4638      	mov	r0, r7
 800eb0e:	4646      	mov	r6, r8
 800eb10:	f7ff fe04 	bl	800e71c <_Bfree>
 800eb14:	106d      	asrs	r5, r5, #1
 800eb16:	d00b      	beq.n	800eb30 <__pow5mult+0xa0>
 800eb18:	6820      	ldr	r0, [r4, #0]
 800eb1a:	b938      	cbnz	r0, 800eb2c <__pow5mult+0x9c>
 800eb1c:	4622      	mov	r2, r4
 800eb1e:	4621      	mov	r1, r4
 800eb20:	4638      	mov	r0, r7
 800eb22:	f7ff ff11 	bl	800e948 <__multiply>
 800eb26:	6020      	str	r0, [r4, #0]
 800eb28:	f8c0 9000 	str.w	r9, [r0]
 800eb2c:	4604      	mov	r4, r0
 800eb2e:	e7e4      	b.n	800eafa <__pow5mult+0x6a>
 800eb30:	4630      	mov	r0, r6
 800eb32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb36:	bf00      	nop
 800eb38:	0801113c 	.word	0x0801113c
 800eb3c:	08010faa 	.word	0x08010faa
 800eb40:	0801102a 	.word	0x0801102a

0800eb44 <__lshift>:
 800eb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb48:	460c      	mov	r4, r1
 800eb4a:	4607      	mov	r7, r0
 800eb4c:	4691      	mov	r9, r2
 800eb4e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb52:	6923      	ldr	r3, [r4, #16]
 800eb54:	6849      	ldr	r1, [r1, #4]
 800eb56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb5a:	68a3      	ldr	r3, [r4, #8]
 800eb5c:	f108 0601 	add.w	r6, r8, #1
 800eb60:	42b3      	cmp	r3, r6
 800eb62:	db0b      	blt.n	800eb7c <__lshift+0x38>
 800eb64:	4638      	mov	r0, r7
 800eb66:	f7ff fd99 	bl	800e69c <_Balloc>
 800eb6a:	4605      	mov	r5, r0
 800eb6c:	b948      	cbnz	r0, 800eb82 <__lshift+0x3e>
 800eb6e:	4602      	mov	r2, r0
 800eb70:	4b28      	ldr	r3, [pc, #160]	@ (800ec14 <__lshift+0xd0>)
 800eb72:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800eb76:	4828      	ldr	r0, [pc, #160]	@ (800ec18 <__lshift+0xd4>)
 800eb78:	f001 fb22 	bl	80101c0 <__assert_func>
 800eb7c:	3101      	adds	r1, #1
 800eb7e:	005b      	lsls	r3, r3, #1
 800eb80:	e7ee      	b.n	800eb60 <__lshift+0x1c>
 800eb82:	2300      	movs	r3, #0
 800eb84:	f100 0114 	add.w	r1, r0, #20
 800eb88:	f100 0210 	add.w	r2, r0, #16
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	4553      	cmp	r3, sl
 800eb90:	db33      	blt.n	800ebfa <__lshift+0xb6>
 800eb92:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eb96:	f104 0314 	add.w	r3, r4, #20
 800eb9a:	6920      	ldr	r0, [r4, #16]
 800eb9c:	f019 091f 	ands.w	r9, r9, #31
 800eba0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eba4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eba8:	d02b      	beq.n	800ec02 <__lshift+0xbe>
 800ebaa:	f1c9 0e20 	rsb	lr, r9, #32
 800ebae:	468a      	mov	sl, r1
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	6818      	ldr	r0, [r3, #0]
 800ebb4:	fa00 f009 	lsl.w	r0, r0, r9
 800ebb8:	4310      	orrs	r0, r2
 800ebba:	f84a 0b04 	str.w	r0, [sl], #4
 800ebbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebc2:	459c      	cmp	ip, r3
 800ebc4:	fa22 f20e 	lsr.w	r2, r2, lr
 800ebc8:	d8f3      	bhi.n	800ebb2 <__lshift+0x6e>
 800ebca:	ebac 0304 	sub.w	r3, ip, r4
 800ebce:	f104 0015 	add.w	r0, r4, #21
 800ebd2:	3b15      	subs	r3, #21
 800ebd4:	f023 0303 	bic.w	r3, r3, #3
 800ebd8:	3304      	adds	r3, #4
 800ebda:	4560      	cmp	r0, ip
 800ebdc:	bf88      	it	hi
 800ebde:	2304      	movhi	r3, #4
 800ebe0:	50ca      	str	r2, [r1, r3]
 800ebe2:	b10a      	cbz	r2, 800ebe8 <__lshift+0xa4>
 800ebe4:	f108 0602 	add.w	r6, r8, #2
 800ebe8:	3e01      	subs	r6, #1
 800ebea:	4638      	mov	r0, r7
 800ebec:	4621      	mov	r1, r4
 800ebee:	612e      	str	r6, [r5, #16]
 800ebf0:	f7ff fd94 	bl	800e71c <_Bfree>
 800ebf4:	4628      	mov	r0, r5
 800ebf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec00:	e7c5      	b.n	800eb8e <__lshift+0x4a>
 800ec02:	3904      	subs	r1, #4
 800ec04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec08:	459c      	cmp	ip, r3
 800ec0a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec0e:	d8f9      	bhi.n	800ec04 <__lshift+0xc0>
 800ec10:	e7ea      	b.n	800ebe8 <__lshift+0xa4>
 800ec12:	bf00      	nop
 800ec14:	08011019 	.word	0x08011019
 800ec18:	0801102a 	.word	0x0801102a

0800ec1c <__mcmp>:
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	690a      	ldr	r2, [r1, #16]
 800ec20:	6900      	ldr	r0, [r0, #16]
 800ec22:	1a80      	subs	r0, r0, r2
 800ec24:	b530      	push	{r4, r5, lr}
 800ec26:	d10e      	bne.n	800ec46 <__mcmp+0x2a>
 800ec28:	3314      	adds	r3, #20
 800ec2a:	3114      	adds	r1, #20
 800ec2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ec30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ec34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec3c:	4295      	cmp	r5, r2
 800ec3e:	d003      	beq.n	800ec48 <__mcmp+0x2c>
 800ec40:	d205      	bcs.n	800ec4e <__mcmp+0x32>
 800ec42:	f04f 30ff 	mov.w	r0, #4294967295
 800ec46:	bd30      	pop	{r4, r5, pc}
 800ec48:	42a3      	cmp	r3, r4
 800ec4a:	d3f3      	bcc.n	800ec34 <__mcmp+0x18>
 800ec4c:	e7fb      	b.n	800ec46 <__mcmp+0x2a>
 800ec4e:	2001      	movs	r0, #1
 800ec50:	e7f9      	b.n	800ec46 <__mcmp+0x2a>
	...

0800ec54 <__mdiff>:
 800ec54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec58:	4689      	mov	r9, r1
 800ec5a:	4606      	mov	r6, r0
 800ec5c:	4611      	mov	r1, r2
 800ec5e:	4614      	mov	r4, r2
 800ec60:	4648      	mov	r0, r9
 800ec62:	f7ff ffdb 	bl	800ec1c <__mcmp>
 800ec66:	1e05      	subs	r5, r0, #0
 800ec68:	d112      	bne.n	800ec90 <__mdiff+0x3c>
 800ec6a:	4629      	mov	r1, r5
 800ec6c:	4630      	mov	r0, r6
 800ec6e:	f7ff fd15 	bl	800e69c <_Balloc>
 800ec72:	4602      	mov	r2, r0
 800ec74:	b928      	cbnz	r0, 800ec82 <__mdiff+0x2e>
 800ec76:	4b41      	ldr	r3, [pc, #260]	@ (800ed7c <__mdiff+0x128>)
 800ec78:	f240 2137 	movw	r1, #567	@ 0x237
 800ec7c:	4840      	ldr	r0, [pc, #256]	@ (800ed80 <__mdiff+0x12c>)
 800ec7e:	f001 fa9f 	bl	80101c0 <__assert_func>
 800ec82:	2301      	movs	r3, #1
 800ec84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ec88:	4610      	mov	r0, r2
 800ec8a:	b003      	add	sp, #12
 800ec8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec90:	bfbc      	itt	lt
 800ec92:	464b      	movlt	r3, r9
 800ec94:	46a1      	movlt	r9, r4
 800ec96:	4630      	mov	r0, r6
 800ec98:	bfb8      	it	lt
 800ec9a:	2501      	movlt	r5, #1
 800ec9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eca0:	bfb4      	ite	lt
 800eca2:	461c      	movlt	r4, r3
 800eca4:	2500      	movge	r5, #0
 800eca6:	f7ff fcf9 	bl	800e69c <_Balloc>
 800ecaa:	4602      	mov	r2, r0
 800ecac:	b918      	cbnz	r0, 800ecb6 <__mdiff+0x62>
 800ecae:	4b33      	ldr	r3, [pc, #204]	@ (800ed7c <__mdiff+0x128>)
 800ecb0:	f240 2145 	movw	r1, #581	@ 0x245
 800ecb4:	e7e2      	b.n	800ec7c <__mdiff+0x28>
 800ecb6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ecba:	f104 0e14 	add.w	lr, r4, #20
 800ecbe:	6926      	ldr	r6, [r4, #16]
 800ecc0:	f100 0b14 	add.w	fp, r0, #20
 800ecc4:	60c5      	str	r5, [r0, #12]
 800ecc6:	f109 0514 	add.w	r5, r9, #20
 800ecca:	f109 0310 	add.w	r3, r9, #16
 800ecce:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ecd2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ecd6:	46d9      	mov	r9, fp
 800ecd8:	f04f 0c00 	mov.w	ip, #0
 800ecdc:	9301      	str	r3, [sp, #4]
 800ecde:	9b01      	ldr	r3, [sp, #4]
 800ece0:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ece4:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ece8:	4576      	cmp	r6, lr
 800ecea:	9301      	str	r3, [sp, #4]
 800ecec:	fa1f f38a 	uxth.w	r3, sl
 800ecf0:	4619      	mov	r1, r3
 800ecf2:	b283      	uxth	r3, r0
 800ecf4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ecf8:	eba1 0303 	sub.w	r3, r1, r3
 800ecfc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ed00:	4463      	add	r3, ip
 800ed02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ed10:	f849 3b04 	str.w	r3, [r9], #4
 800ed14:	d8e3      	bhi.n	800ecde <__mdiff+0x8a>
 800ed16:	1b33      	subs	r3, r6, r4
 800ed18:	3415      	adds	r4, #21
 800ed1a:	3b15      	subs	r3, #21
 800ed1c:	f023 0303 	bic.w	r3, r3, #3
 800ed20:	3304      	adds	r3, #4
 800ed22:	42a6      	cmp	r6, r4
 800ed24:	bf38      	it	cc
 800ed26:	2304      	movcc	r3, #4
 800ed28:	441d      	add	r5, r3
 800ed2a:	445b      	add	r3, fp
 800ed2c:	462c      	mov	r4, r5
 800ed2e:	461e      	mov	r6, r3
 800ed30:	4544      	cmp	r4, r8
 800ed32:	d30e      	bcc.n	800ed52 <__mdiff+0xfe>
 800ed34:	f108 0103 	add.w	r1, r8, #3
 800ed38:	1b49      	subs	r1, r1, r5
 800ed3a:	3d03      	subs	r5, #3
 800ed3c:	f021 0103 	bic.w	r1, r1, #3
 800ed40:	45a8      	cmp	r8, r5
 800ed42:	bf38      	it	cc
 800ed44:	2100      	movcc	r1, #0
 800ed46:	440b      	add	r3, r1
 800ed48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed4c:	b199      	cbz	r1, 800ed76 <__mdiff+0x122>
 800ed4e:	6117      	str	r7, [r2, #16]
 800ed50:	e79a      	b.n	800ec88 <__mdiff+0x34>
 800ed52:	f854 1b04 	ldr.w	r1, [r4], #4
 800ed56:	46e6      	mov	lr, ip
 800ed58:	fa1f fc81 	uxth.w	ip, r1
 800ed5c:	0c08      	lsrs	r0, r1, #16
 800ed5e:	4471      	add	r1, lr
 800ed60:	44f4      	add	ip, lr
 800ed62:	b289      	uxth	r1, r1
 800ed64:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ed68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ed6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed70:	f846 1b04 	str.w	r1, [r6], #4
 800ed74:	e7dc      	b.n	800ed30 <__mdiff+0xdc>
 800ed76:	3f01      	subs	r7, #1
 800ed78:	e7e6      	b.n	800ed48 <__mdiff+0xf4>
 800ed7a:	bf00      	nop
 800ed7c:	08011019 	.word	0x08011019
 800ed80:	0801102a 	.word	0x0801102a

0800ed84 <__ulp>:
 800ed84:	b082      	sub	sp, #8
 800ed86:	4b11      	ldr	r3, [pc, #68]	@ (800edcc <__ulp+0x48>)
 800ed88:	ed8d 0b00 	vstr	d0, [sp]
 800ed8c:	9a01      	ldr	r2, [sp, #4]
 800ed8e:	4013      	ands	r3, r2
 800ed90:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	dc08      	bgt.n	800edaa <__ulp+0x26>
 800ed98:	425b      	negs	r3, r3
 800ed9a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ed9e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800eda2:	da04      	bge.n	800edae <__ulp+0x2a>
 800eda4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800eda8:	4113      	asrs	r3, r2
 800edaa:	2200      	movs	r2, #0
 800edac:	e008      	b.n	800edc0 <__ulp+0x3c>
 800edae:	f1a2 0314 	sub.w	r3, r2, #20
 800edb2:	2b1e      	cmp	r3, #30
 800edb4:	bfd6      	itet	le
 800edb6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800edba:	2201      	movgt	r2, #1
 800edbc:	40da      	lsrle	r2, r3
 800edbe:	2300      	movs	r3, #0
 800edc0:	4619      	mov	r1, r3
 800edc2:	4610      	mov	r0, r2
 800edc4:	ec41 0b10 	vmov	d0, r0, r1
 800edc8:	b002      	add	sp, #8
 800edca:	4770      	bx	lr
 800edcc:	7ff00000 	.word	0x7ff00000

0800edd0 <__b2d>:
 800edd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edd4:	6906      	ldr	r6, [r0, #16]
 800edd6:	f100 0814 	add.w	r8, r0, #20
 800edda:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800edde:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ede2:	1f37      	subs	r7, r6, #4
 800ede4:	4610      	mov	r0, r2
 800ede6:	f7ff fd4d 	bl	800e884 <__hi0bits>
 800edea:	f1c0 0320 	rsb	r3, r0, #32
 800edee:	280a      	cmp	r0, #10
 800edf0:	600b      	str	r3, [r1, #0]
 800edf2:	491d      	ldr	r1, [pc, #116]	@ (800ee68 <__b2d+0x98>)
 800edf4:	dc16      	bgt.n	800ee24 <__b2d+0x54>
 800edf6:	f1c0 0c0b 	rsb	ip, r0, #11
 800edfa:	45b8      	cmp	r8, r7
 800edfc:	f100 0015 	add.w	r0, r0, #21
 800ee00:	fa22 f30c 	lsr.w	r3, r2, ip
 800ee04:	fa02 f000 	lsl.w	r0, r2, r0
 800ee08:	ea43 0501 	orr.w	r5, r3, r1
 800ee0c:	bf34      	ite	cc
 800ee0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee12:	2300      	movcs	r3, #0
 800ee14:	fa23 f30c 	lsr.w	r3, r3, ip
 800ee18:	4303      	orrs	r3, r0
 800ee1a:	461c      	mov	r4, r3
 800ee1c:	ec45 4b10 	vmov	d0, r4, r5
 800ee20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee24:	45b8      	cmp	r8, r7
 800ee26:	bf3a      	itte	cc
 800ee28:	f1a6 0708 	subcc.w	r7, r6, #8
 800ee2c:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee30:	2300      	movcs	r3, #0
 800ee32:	380b      	subs	r0, #11
 800ee34:	d014      	beq.n	800ee60 <__b2d+0x90>
 800ee36:	f1c0 0120 	rsb	r1, r0, #32
 800ee3a:	4082      	lsls	r2, r0
 800ee3c:	4547      	cmp	r7, r8
 800ee3e:	fa23 f401 	lsr.w	r4, r3, r1
 800ee42:	fa03 f300 	lsl.w	r3, r3, r0
 800ee46:	ea42 0204 	orr.w	r2, r2, r4
 800ee4a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ee4e:	bf8c      	ite	hi
 800ee50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ee54:	2200      	movls	r2, #0
 800ee56:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ee5a:	40ca      	lsrs	r2, r1
 800ee5c:	4313      	orrs	r3, r2
 800ee5e:	e7dc      	b.n	800ee1a <__b2d+0x4a>
 800ee60:	ea42 0501 	orr.w	r5, r2, r1
 800ee64:	e7d9      	b.n	800ee1a <__b2d+0x4a>
 800ee66:	bf00      	nop
 800ee68:	3ff00000 	.word	0x3ff00000

0800ee6c <__d2b>:
 800ee6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ee70:	460f      	mov	r7, r1
 800ee72:	2101      	movs	r1, #1
 800ee74:	4616      	mov	r6, r2
 800ee76:	ec59 8b10 	vmov	r8, r9, d0
 800ee7a:	f7ff fc0f 	bl	800e69c <_Balloc>
 800ee7e:	4604      	mov	r4, r0
 800ee80:	b930      	cbnz	r0, 800ee90 <__d2b+0x24>
 800ee82:	4602      	mov	r2, r0
 800ee84:	4b23      	ldr	r3, [pc, #140]	@ (800ef14 <__d2b+0xa8>)
 800ee86:	f240 310f 	movw	r1, #783	@ 0x30f
 800ee8a:	4823      	ldr	r0, [pc, #140]	@ (800ef18 <__d2b+0xac>)
 800ee8c:	f001 f998 	bl	80101c0 <__assert_func>
 800ee90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ee94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ee98:	b10d      	cbz	r5, 800ee9e <__d2b+0x32>
 800ee9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ee9e:	9301      	str	r3, [sp, #4]
 800eea0:	f1b8 0300 	subs.w	r3, r8, #0
 800eea4:	d023      	beq.n	800eeee <__d2b+0x82>
 800eea6:	4668      	mov	r0, sp
 800eea8:	9300      	str	r3, [sp, #0]
 800eeaa:	f7ff fd0a 	bl	800e8c2 <__lo0bits>
 800eeae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eeb2:	b1d0      	cbz	r0, 800eeea <__d2b+0x7e>
 800eeb4:	f1c0 0320 	rsb	r3, r0, #32
 800eeb8:	fa02 f303 	lsl.w	r3, r2, r3
 800eebc:	40c2      	lsrs	r2, r0
 800eebe:	430b      	orrs	r3, r1
 800eec0:	9201      	str	r2, [sp, #4]
 800eec2:	6163      	str	r3, [r4, #20]
 800eec4:	9b01      	ldr	r3, [sp, #4]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	61a3      	str	r3, [r4, #24]
 800eeca:	bf0c      	ite	eq
 800eecc:	2201      	moveq	r2, #1
 800eece:	2202      	movne	r2, #2
 800eed0:	6122      	str	r2, [r4, #16]
 800eed2:	b1a5      	cbz	r5, 800eefe <__d2b+0x92>
 800eed4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eed8:	4405      	add	r5, r0
 800eeda:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eede:	603d      	str	r5, [r7, #0]
 800eee0:	6030      	str	r0, [r6, #0]
 800eee2:	4620      	mov	r0, r4
 800eee4:	b003      	add	sp, #12
 800eee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eeea:	6161      	str	r1, [r4, #20]
 800eeec:	e7ea      	b.n	800eec4 <__d2b+0x58>
 800eeee:	a801      	add	r0, sp, #4
 800eef0:	f7ff fce7 	bl	800e8c2 <__lo0bits>
 800eef4:	9b01      	ldr	r3, [sp, #4]
 800eef6:	3020      	adds	r0, #32
 800eef8:	2201      	movs	r2, #1
 800eefa:	6163      	str	r3, [r4, #20]
 800eefc:	e7e8      	b.n	800eed0 <__d2b+0x64>
 800eefe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef06:	6038      	str	r0, [r7, #0]
 800ef08:	6918      	ldr	r0, [r3, #16]
 800ef0a:	f7ff fcbb 	bl	800e884 <__hi0bits>
 800ef0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ef12:	e7e5      	b.n	800eee0 <__d2b+0x74>
 800ef14:	08011019 	.word	0x08011019
 800ef18:	0801102a 	.word	0x0801102a

0800ef1c <__ratio>:
 800ef1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef20:	b085      	sub	sp, #20
 800ef22:	e9cd 1000 	strd	r1, r0, [sp]
 800ef26:	a902      	add	r1, sp, #8
 800ef28:	f7ff ff52 	bl	800edd0 <__b2d>
 800ef2c:	a903      	add	r1, sp, #12
 800ef2e:	9800      	ldr	r0, [sp, #0]
 800ef30:	ec55 4b10 	vmov	r4, r5, d0
 800ef34:	f7ff ff4c 	bl	800edd0 <__b2d>
 800ef38:	9b01      	ldr	r3, [sp, #4]
 800ef3a:	462f      	mov	r7, r5
 800ef3c:	4620      	mov	r0, r4
 800ef3e:	6919      	ldr	r1, [r3, #16]
 800ef40:	9b00      	ldr	r3, [sp, #0]
 800ef42:	691b      	ldr	r3, [r3, #16]
 800ef44:	1ac9      	subs	r1, r1, r3
 800ef46:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ef4a:	ec5b ab10 	vmov	sl, fp, d0
 800ef4e:	1a9b      	subs	r3, r3, r2
 800ef50:	46d9      	mov	r9, fp
 800ef52:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	bfcd      	iteet	gt
 800ef5a:	462a      	movgt	r2, r5
 800ef5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ef60:	465a      	movle	r2, fp
 800ef62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ef66:	bfd8      	it	le
 800ef68:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ef6c:	4652      	mov	r2, sl
 800ef6e:	4639      	mov	r1, r7
 800ef70:	464b      	mov	r3, r9
 800ef72:	f7f1 fc7b 	bl	800086c <__aeabi_ddiv>
 800ef76:	ec41 0b10 	vmov	d0, r0, r1
 800ef7a:	b005      	add	sp, #20
 800ef7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ef80 <__copybits>:
 800ef80:	3901      	subs	r1, #1
 800ef82:	f102 0314 	add.w	r3, r2, #20
 800ef86:	1149      	asrs	r1, r1, #5
 800ef88:	b570      	push	{r4, r5, r6, lr}
 800ef8a:	3101      	adds	r1, #1
 800ef8c:	6914      	ldr	r4, [r2, #16]
 800ef8e:	1f05      	subs	r5, r0, #4
 800ef90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ef94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ef98:	42a3      	cmp	r3, r4
 800ef9a:	d30c      	bcc.n	800efb6 <__copybits+0x36>
 800ef9c:	1aa3      	subs	r3, r4, r2
 800ef9e:	3211      	adds	r2, #17
 800efa0:	3b11      	subs	r3, #17
 800efa2:	f023 0303 	bic.w	r3, r3, #3
 800efa6:	42a2      	cmp	r2, r4
 800efa8:	bf88      	it	hi
 800efaa:	2300      	movhi	r3, #0
 800efac:	4418      	add	r0, r3
 800efae:	2300      	movs	r3, #0
 800efb0:	4288      	cmp	r0, r1
 800efb2:	d305      	bcc.n	800efc0 <__copybits+0x40>
 800efb4:	bd70      	pop	{r4, r5, r6, pc}
 800efb6:	f853 6b04 	ldr.w	r6, [r3], #4
 800efba:	f845 6f04 	str.w	r6, [r5, #4]!
 800efbe:	e7eb      	b.n	800ef98 <__copybits+0x18>
 800efc0:	f840 3b04 	str.w	r3, [r0], #4
 800efc4:	e7f4      	b.n	800efb0 <__copybits+0x30>

0800efc6 <__any_on>:
 800efc6:	f100 0214 	add.w	r2, r0, #20
 800efca:	114b      	asrs	r3, r1, #5
 800efcc:	6900      	ldr	r0, [r0, #16]
 800efce:	4298      	cmp	r0, r3
 800efd0:	b510      	push	{r4, lr}
 800efd2:	db11      	blt.n	800eff8 <__any_on+0x32>
 800efd4:	dd0a      	ble.n	800efec <__any_on+0x26>
 800efd6:	f011 011f 	ands.w	r1, r1, #31
 800efda:	d007      	beq.n	800efec <__any_on+0x26>
 800efdc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800efe0:	fa24 f001 	lsr.w	r0, r4, r1
 800efe4:	fa00 f101 	lsl.w	r1, r0, r1
 800efe8:	428c      	cmp	r4, r1
 800efea:	d10b      	bne.n	800f004 <__any_on+0x3e>
 800efec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800eff0:	4293      	cmp	r3, r2
 800eff2:	d803      	bhi.n	800effc <__any_on+0x36>
 800eff4:	2000      	movs	r0, #0
 800eff6:	bd10      	pop	{r4, pc}
 800eff8:	4603      	mov	r3, r0
 800effa:	e7f7      	b.n	800efec <__any_on+0x26>
 800effc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f000:	2900      	cmp	r1, #0
 800f002:	d0f5      	beq.n	800eff0 <__any_on+0x2a>
 800f004:	2001      	movs	r0, #1
 800f006:	e7f6      	b.n	800eff6 <__any_on+0x30>

0800f008 <sulp>:
 800f008:	b570      	push	{r4, r5, r6, lr}
 800f00a:	4604      	mov	r4, r0
 800f00c:	460d      	mov	r5, r1
 800f00e:	4616      	mov	r6, r2
 800f010:	ec45 4b10 	vmov	d0, r4, r5
 800f014:	f7ff feb6 	bl	800ed84 <__ulp>
 800f018:	ec51 0b10 	vmov	r0, r1, d0
 800f01c:	b17e      	cbz	r6, 800f03e <sulp+0x36>
 800f01e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f022:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f026:	2b00      	cmp	r3, #0
 800f028:	dd09      	ble.n	800f03e <sulp+0x36>
 800f02a:	051b      	lsls	r3, r3, #20
 800f02c:	2400      	movs	r4, #0
 800f02e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f032:	4622      	mov	r2, r4
 800f034:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f038:	462b      	mov	r3, r5
 800f03a:	f7f1 faed 	bl	8000618 <__aeabi_dmul>
 800f03e:	ec41 0b10 	vmov	d0, r0, r1
 800f042:	bd70      	pop	{r4, r5, r6, pc}
 800f044:	0000      	movs	r0, r0
	...

0800f048 <_strtod_l>:
 800f048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f04c:	b09f      	sub	sp, #124	@ 0x7c
 800f04e:	460c      	mov	r4, r1
 800f050:	f04f 0a00 	mov.w	sl, #0
 800f054:	f04f 0b00 	mov.w	fp, #0
 800f058:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f05a:	2200      	movs	r2, #0
 800f05c:	9005      	str	r0, [sp, #20]
 800f05e:	921a      	str	r2, [sp, #104]	@ 0x68
 800f060:	460a      	mov	r2, r1
 800f062:	9219      	str	r2, [sp, #100]	@ 0x64
 800f064:	7811      	ldrb	r1, [r2, #0]
 800f066:	292b      	cmp	r1, #43	@ 0x2b
 800f068:	d04a      	beq.n	800f100 <_strtod_l+0xb8>
 800f06a:	d838      	bhi.n	800f0de <_strtod_l+0x96>
 800f06c:	290d      	cmp	r1, #13
 800f06e:	d832      	bhi.n	800f0d6 <_strtod_l+0x8e>
 800f070:	2908      	cmp	r1, #8
 800f072:	d832      	bhi.n	800f0da <_strtod_l+0x92>
 800f074:	2900      	cmp	r1, #0
 800f076:	d03b      	beq.n	800f0f0 <_strtod_l+0xa8>
 800f078:	2200      	movs	r2, #0
 800f07a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f07c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f07e:	782a      	ldrb	r2, [r5, #0]
 800f080:	2a30      	cmp	r2, #48	@ 0x30
 800f082:	f040 80b2 	bne.w	800f1ea <_strtod_l+0x1a2>
 800f086:	786a      	ldrb	r2, [r5, #1]
 800f088:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f08c:	2a58      	cmp	r2, #88	@ 0x58
 800f08e:	d16e      	bne.n	800f16e <_strtod_l+0x126>
 800f090:	9302      	str	r3, [sp, #8]
 800f092:	a919      	add	r1, sp, #100	@ 0x64
 800f094:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f096:	4a90      	ldr	r2, [pc, #576]	@ (800f2d8 <_strtod_l+0x290>)
 800f098:	9301      	str	r3, [sp, #4]
 800f09a:	ab1a      	add	r3, sp, #104	@ 0x68
 800f09c:	9805      	ldr	r0, [sp, #20]
 800f09e:	9300      	str	r3, [sp, #0]
 800f0a0:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f0a2:	f001 f925 	bl	80102f0 <__gethex>
 800f0a6:	f010 060f 	ands.w	r6, r0, #15
 800f0aa:	4604      	mov	r4, r0
 800f0ac:	d005      	beq.n	800f0ba <_strtod_l+0x72>
 800f0ae:	2e06      	cmp	r6, #6
 800f0b0:	d128      	bne.n	800f104 <_strtod_l+0xbc>
 800f0b2:	3501      	adds	r5, #1
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	9519      	str	r5, [sp, #100]	@ 0x64
 800f0b8:	930e      	str	r3, [sp, #56]	@ 0x38
 800f0ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	f040 858e 	bne.w	800fbde <_strtod_l+0xb96>
 800f0c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0c4:	b1cb      	cbz	r3, 800f0fa <_strtod_l+0xb2>
 800f0c6:	4652      	mov	r2, sl
 800f0c8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f0cc:	ec43 2b10 	vmov	d0, r2, r3
 800f0d0:	b01f      	add	sp, #124	@ 0x7c
 800f0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0d6:	2920      	cmp	r1, #32
 800f0d8:	d1ce      	bne.n	800f078 <_strtod_l+0x30>
 800f0da:	3201      	adds	r2, #1
 800f0dc:	e7c1      	b.n	800f062 <_strtod_l+0x1a>
 800f0de:	292d      	cmp	r1, #45	@ 0x2d
 800f0e0:	d1ca      	bne.n	800f078 <_strtod_l+0x30>
 800f0e2:	2101      	movs	r1, #1
 800f0e4:	910e      	str	r1, [sp, #56]	@ 0x38
 800f0e6:	1c51      	adds	r1, r2, #1
 800f0e8:	9119      	str	r1, [sp, #100]	@ 0x64
 800f0ea:	7852      	ldrb	r2, [r2, #1]
 800f0ec:	2a00      	cmp	r2, #0
 800f0ee:	d1c5      	bne.n	800f07c <_strtod_l+0x34>
 800f0f0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f0f2:	9419      	str	r4, [sp, #100]	@ 0x64
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	f040 8570 	bne.w	800fbda <_strtod_l+0xb92>
 800f0fa:	4652      	mov	r2, sl
 800f0fc:	465b      	mov	r3, fp
 800f0fe:	e7e5      	b.n	800f0cc <_strtod_l+0x84>
 800f100:	2100      	movs	r1, #0
 800f102:	e7ef      	b.n	800f0e4 <_strtod_l+0x9c>
 800f104:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f106:	b13a      	cbz	r2, 800f118 <_strtod_l+0xd0>
 800f108:	2135      	movs	r1, #53	@ 0x35
 800f10a:	a81c      	add	r0, sp, #112	@ 0x70
 800f10c:	f7ff ff38 	bl	800ef80 <__copybits>
 800f110:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f112:	9805      	ldr	r0, [sp, #20]
 800f114:	f7ff fb02 	bl	800e71c <_Bfree>
 800f118:	3e01      	subs	r6, #1
 800f11a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f11c:	2e04      	cmp	r6, #4
 800f11e:	d806      	bhi.n	800f12e <_strtod_l+0xe6>
 800f120:	e8df f006 	tbb	[pc, r6]
 800f124:	201d0314 	.word	0x201d0314
 800f128:	14          	.byte	0x14
 800f129:	00          	.byte	0x00
 800f12a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f12e:	05e1      	lsls	r1, r4, #23
 800f130:	bf48      	it	mi
 800f132:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f136:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f13a:	0d1b      	lsrs	r3, r3, #20
 800f13c:	051b      	lsls	r3, r3, #20
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d1bb      	bne.n	800f0ba <_strtod_l+0x72>
 800f142:	f7fe fb07 	bl	800d754 <__errno>
 800f146:	2322      	movs	r3, #34	@ 0x22
 800f148:	6003      	str	r3, [r0, #0]
 800f14a:	e7b6      	b.n	800f0ba <_strtod_l+0x72>
 800f14c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f150:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f154:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f158:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f15c:	e7e7      	b.n	800f12e <_strtod_l+0xe6>
 800f15e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f2e0 <_strtod_l+0x298>
 800f162:	e7e4      	b.n	800f12e <_strtod_l+0xe6>
 800f164:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f168:	f04f 3aff 	mov.w	sl, #4294967295
 800f16c:	e7df      	b.n	800f12e <_strtod_l+0xe6>
 800f16e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f170:	1c5a      	adds	r2, r3, #1
 800f172:	9219      	str	r2, [sp, #100]	@ 0x64
 800f174:	785b      	ldrb	r3, [r3, #1]
 800f176:	2b30      	cmp	r3, #48	@ 0x30
 800f178:	d0f9      	beq.n	800f16e <_strtod_l+0x126>
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d09d      	beq.n	800f0ba <_strtod_l+0x72>
 800f17e:	2301      	movs	r3, #1
 800f180:	2700      	movs	r7, #0
 800f182:	9308      	str	r3, [sp, #32]
 800f184:	220a      	movs	r2, #10
 800f186:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f188:	46b9      	mov	r9, r7
 800f18a:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f18c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f18e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f190:	7805      	ldrb	r5, [r0, #0]
 800f192:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f196:	b2d9      	uxtb	r1, r3
 800f198:	2909      	cmp	r1, #9
 800f19a:	d928      	bls.n	800f1ee <_strtod_l+0x1a6>
 800f19c:	2201      	movs	r2, #1
 800f19e:	494f      	ldr	r1, [pc, #316]	@ (800f2dc <_strtod_l+0x294>)
 800f1a0:	f000 ffd6 	bl	8010150 <strncmp>
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	d032      	beq.n	800f20e <_strtod_l+0x1c6>
 800f1a8:	2000      	movs	r0, #0
 800f1aa:	462a      	mov	r2, r5
 800f1ac:	464d      	mov	r5, r9
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	900a      	str	r0, [sp, #40]	@ 0x28
 800f1b2:	2a65      	cmp	r2, #101	@ 0x65
 800f1b4:	d001      	beq.n	800f1ba <_strtod_l+0x172>
 800f1b6:	2a45      	cmp	r2, #69	@ 0x45
 800f1b8:	d114      	bne.n	800f1e4 <_strtod_l+0x19c>
 800f1ba:	b91d      	cbnz	r5, 800f1c4 <_strtod_l+0x17c>
 800f1bc:	9a08      	ldr	r2, [sp, #32]
 800f1be:	4302      	orrs	r2, r0
 800f1c0:	d096      	beq.n	800f0f0 <_strtod_l+0xa8>
 800f1c2:	2500      	movs	r5, #0
 800f1c4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f1c6:	1c62      	adds	r2, r4, #1
 800f1c8:	9219      	str	r2, [sp, #100]	@ 0x64
 800f1ca:	7862      	ldrb	r2, [r4, #1]
 800f1cc:	2a2b      	cmp	r2, #43	@ 0x2b
 800f1ce:	d079      	beq.n	800f2c4 <_strtod_l+0x27c>
 800f1d0:	2a2d      	cmp	r2, #45	@ 0x2d
 800f1d2:	d07d      	beq.n	800f2d0 <_strtod_l+0x288>
 800f1d4:	f04f 0c00 	mov.w	ip, #0
 800f1d8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f1dc:	2909      	cmp	r1, #9
 800f1de:	f240 8085 	bls.w	800f2ec <_strtod_l+0x2a4>
 800f1e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800f1e4:	f04f 0800 	mov.w	r8, #0
 800f1e8:	e0a5      	b.n	800f336 <_strtod_l+0x2ee>
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	e7c8      	b.n	800f180 <_strtod_l+0x138>
 800f1ee:	f1b9 0f08 	cmp.w	r9, #8
 800f1f2:	f100 0001 	add.w	r0, r0, #1
 800f1f6:	f109 0901 	add.w	r9, r9, #1
 800f1fa:	bfd4      	ite	le
 800f1fc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f1fe:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f202:	9019      	str	r0, [sp, #100]	@ 0x64
 800f204:	bfdc      	itt	le
 800f206:	fb02 3301 	mlale	r3, r2, r1, r3
 800f20a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f20c:	e7bf      	b.n	800f18e <_strtod_l+0x146>
 800f20e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f210:	1c5a      	adds	r2, r3, #1
 800f212:	9219      	str	r2, [sp, #100]	@ 0x64
 800f214:	785a      	ldrb	r2, [r3, #1]
 800f216:	f1b9 0f00 	cmp.w	r9, #0
 800f21a:	d03a      	beq.n	800f292 <_strtod_l+0x24a>
 800f21c:	464d      	mov	r5, r9
 800f21e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f220:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f224:	2b09      	cmp	r3, #9
 800f226:	d912      	bls.n	800f24e <_strtod_l+0x206>
 800f228:	2301      	movs	r3, #1
 800f22a:	e7c2      	b.n	800f1b2 <_strtod_l+0x16a>
 800f22c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f22e:	3001      	adds	r0, #1
 800f230:	1c5a      	adds	r2, r3, #1
 800f232:	9219      	str	r2, [sp, #100]	@ 0x64
 800f234:	785a      	ldrb	r2, [r3, #1]
 800f236:	2a30      	cmp	r2, #48	@ 0x30
 800f238:	d0f8      	beq.n	800f22c <_strtod_l+0x1e4>
 800f23a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f23e:	2b08      	cmp	r3, #8
 800f240:	f200 84d2 	bhi.w	800fbe8 <_strtod_l+0xba0>
 800f244:	900a      	str	r0, [sp, #40]	@ 0x28
 800f246:	2000      	movs	r0, #0
 800f248:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f24a:	4605      	mov	r5, r0
 800f24c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f24e:	3a30      	subs	r2, #48	@ 0x30
 800f250:	f100 0301 	add.w	r3, r0, #1
 800f254:	d017      	beq.n	800f286 <_strtod_l+0x23e>
 800f256:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f258:	462e      	mov	r6, r5
 800f25a:	f04f 0e0a 	mov.w	lr, #10
 800f25e:	4419      	add	r1, r3
 800f260:	910a      	str	r1, [sp, #40]	@ 0x28
 800f262:	1c71      	adds	r1, r6, #1
 800f264:	eba1 0c05 	sub.w	ip, r1, r5
 800f268:	4563      	cmp	r3, ip
 800f26a:	dc14      	bgt.n	800f296 <_strtod_l+0x24e>
 800f26c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f270:	182b      	adds	r3, r5, r0
 800f272:	3501      	adds	r5, #1
 800f274:	2b08      	cmp	r3, #8
 800f276:	4405      	add	r5, r0
 800f278:	dc1a      	bgt.n	800f2b0 <_strtod_l+0x268>
 800f27a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f27c:	230a      	movs	r3, #10
 800f27e:	fb03 2301 	mla	r3, r3, r1, r2
 800f282:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f284:	2300      	movs	r3, #0
 800f286:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f288:	4618      	mov	r0, r3
 800f28a:	1c51      	adds	r1, r2, #1
 800f28c:	9119      	str	r1, [sp, #100]	@ 0x64
 800f28e:	7852      	ldrb	r2, [r2, #1]
 800f290:	e7c6      	b.n	800f220 <_strtod_l+0x1d8>
 800f292:	4648      	mov	r0, r9
 800f294:	e7cf      	b.n	800f236 <_strtod_l+0x1ee>
 800f296:	2e08      	cmp	r6, #8
 800f298:	dc05      	bgt.n	800f2a6 <_strtod_l+0x25e>
 800f29a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f29c:	fb0e f606 	mul.w	r6, lr, r6
 800f2a0:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f2a2:	460e      	mov	r6, r1
 800f2a4:	e7dd      	b.n	800f262 <_strtod_l+0x21a>
 800f2a6:	2910      	cmp	r1, #16
 800f2a8:	bfd8      	it	le
 800f2aa:	fb0e f707 	mulle.w	r7, lr, r7
 800f2ae:	e7f8      	b.n	800f2a2 <_strtod_l+0x25a>
 800f2b0:	2b0f      	cmp	r3, #15
 800f2b2:	bfdc      	itt	le
 800f2b4:	230a      	movle	r3, #10
 800f2b6:	fb03 2707 	mlale	r7, r3, r7, r2
 800f2ba:	e7e3      	b.n	800f284 <_strtod_l+0x23c>
 800f2bc:	2300      	movs	r3, #0
 800f2be:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2c0:	2301      	movs	r3, #1
 800f2c2:	e77b      	b.n	800f1bc <_strtod_l+0x174>
 800f2c4:	f04f 0c00 	mov.w	ip, #0
 800f2c8:	1ca2      	adds	r2, r4, #2
 800f2ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800f2cc:	78a2      	ldrb	r2, [r4, #2]
 800f2ce:	e783      	b.n	800f1d8 <_strtod_l+0x190>
 800f2d0:	f04f 0c01 	mov.w	ip, #1
 800f2d4:	e7f8      	b.n	800f2c8 <_strtod_l+0x280>
 800f2d6:	bf00      	nop
 800f2d8:	0801124c 	.word	0x0801124c
 800f2dc:	08011083 	.word	0x08011083
 800f2e0:	7ff00000 	.word	0x7ff00000
 800f2e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f2e6:	1c51      	adds	r1, r2, #1
 800f2e8:	9119      	str	r1, [sp, #100]	@ 0x64
 800f2ea:	7852      	ldrb	r2, [r2, #1]
 800f2ec:	2a30      	cmp	r2, #48	@ 0x30
 800f2ee:	d0f9      	beq.n	800f2e4 <_strtod_l+0x29c>
 800f2f0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f2f4:	2908      	cmp	r1, #8
 800f2f6:	f63f af75 	bhi.w	800f1e4 <_strtod_l+0x19c>
 800f2fa:	3a30      	subs	r2, #48	@ 0x30
 800f2fc:	f04f 080a 	mov.w	r8, #10
 800f300:	9209      	str	r2, [sp, #36]	@ 0x24
 800f302:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f304:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f306:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f308:	1c56      	adds	r6, r2, #1
 800f30a:	9619      	str	r6, [sp, #100]	@ 0x64
 800f30c:	7852      	ldrb	r2, [r2, #1]
 800f30e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f312:	f1be 0f09 	cmp.w	lr, #9
 800f316:	d939      	bls.n	800f38c <_strtod_l+0x344>
 800f318:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f31a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f31e:	1a76      	subs	r6, r6, r1
 800f320:	2e08      	cmp	r6, #8
 800f322:	dc03      	bgt.n	800f32c <_strtod_l+0x2e4>
 800f324:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f326:	4588      	cmp	r8, r1
 800f328:	bfa8      	it	ge
 800f32a:	4688      	movge	r8, r1
 800f32c:	f1bc 0f00 	cmp.w	ip, #0
 800f330:	d001      	beq.n	800f336 <_strtod_l+0x2ee>
 800f332:	f1c8 0800 	rsb	r8, r8, #0
 800f336:	2d00      	cmp	r5, #0
 800f338:	d14e      	bne.n	800f3d8 <_strtod_l+0x390>
 800f33a:	9908      	ldr	r1, [sp, #32]
 800f33c:	4308      	orrs	r0, r1
 800f33e:	f47f aebc 	bne.w	800f0ba <_strtod_l+0x72>
 800f342:	2b00      	cmp	r3, #0
 800f344:	f47f aed4 	bne.w	800f0f0 <_strtod_l+0xa8>
 800f348:	2a69      	cmp	r2, #105	@ 0x69
 800f34a:	d028      	beq.n	800f39e <_strtod_l+0x356>
 800f34c:	dc25      	bgt.n	800f39a <_strtod_l+0x352>
 800f34e:	2a49      	cmp	r2, #73	@ 0x49
 800f350:	d025      	beq.n	800f39e <_strtod_l+0x356>
 800f352:	2a4e      	cmp	r2, #78	@ 0x4e
 800f354:	f47f aecc 	bne.w	800f0f0 <_strtod_l+0xa8>
 800f358:	499a      	ldr	r1, [pc, #616]	@ (800f5c4 <_strtod_l+0x57c>)
 800f35a:	a819      	add	r0, sp, #100	@ 0x64
 800f35c:	f001 f9e8 	bl	8010730 <__match>
 800f360:	2800      	cmp	r0, #0
 800f362:	f43f aec5 	beq.w	800f0f0 <_strtod_l+0xa8>
 800f366:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f368:	781b      	ldrb	r3, [r3, #0]
 800f36a:	2b28      	cmp	r3, #40	@ 0x28
 800f36c:	d12e      	bne.n	800f3cc <_strtod_l+0x384>
 800f36e:	aa1c      	add	r2, sp, #112	@ 0x70
 800f370:	4995      	ldr	r1, [pc, #596]	@ (800f5c8 <_strtod_l+0x580>)
 800f372:	a819      	add	r0, sp, #100	@ 0x64
 800f374:	f001 f9f0 	bl	8010758 <__hexnan>
 800f378:	2805      	cmp	r0, #5
 800f37a:	d127      	bne.n	800f3cc <_strtod_l+0x384>
 800f37c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f37e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f382:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f386:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f38a:	e696      	b.n	800f0ba <_strtod_l+0x72>
 800f38c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f38e:	fb08 2101 	mla	r1, r8, r1, r2
 800f392:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f396:	9209      	str	r2, [sp, #36]	@ 0x24
 800f398:	e7b5      	b.n	800f306 <_strtod_l+0x2be>
 800f39a:	2a6e      	cmp	r2, #110	@ 0x6e
 800f39c:	e7da      	b.n	800f354 <_strtod_l+0x30c>
 800f39e:	498b      	ldr	r1, [pc, #556]	@ (800f5cc <_strtod_l+0x584>)
 800f3a0:	a819      	add	r0, sp, #100	@ 0x64
 800f3a2:	f001 f9c5 	bl	8010730 <__match>
 800f3a6:	2800      	cmp	r0, #0
 800f3a8:	f43f aea2 	beq.w	800f0f0 <_strtod_l+0xa8>
 800f3ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3ae:	a819      	add	r0, sp, #100	@ 0x64
 800f3b0:	4987      	ldr	r1, [pc, #540]	@ (800f5d0 <_strtod_l+0x588>)
 800f3b2:	3b01      	subs	r3, #1
 800f3b4:	9319      	str	r3, [sp, #100]	@ 0x64
 800f3b6:	f001 f9bb 	bl	8010730 <__match>
 800f3ba:	b910      	cbnz	r0, 800f3c2 <_strtod_l+0x37a>
 800f3bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3be:	3301      	adds	r3, #1
 800f3c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800f3c2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f5e0 <_strtod_l+0x598>
 800f3c6:	f04f 0a00 	mov.w	sl, #0
 800f3ca:	e676      	b.n	800f0ba <_strtod_l+0x72>
 800f3cc:	4881      	ldr	r0, [pc, #516]	@ (800f5d4 <_strtod_l+0x58c>)
 800f3ce:	f000 feef 	bl	80101b0 <nan>
 800f3d2:	ec5b ab10 	vmov	sl, fp, d0
 800f3d6:	e670      	b.n	800f0ba <_strtod_l+0x72>
 800f3d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3da:	f1b9 0f00 	cmp.w	r9, #0
 800f3de:	bf08      	it	eq
 800f3e0:	46a9      	moveq	r9, r5
 800f3e2:	2d10      	cmp	r5, #16
 800f3e4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f3e6:	eba8 0303 	sub.w	r3, r8, r3
 800f3ea:	462c      	mov	r4, r5
 800f3ec:	bfa8      	it	ge
 800f3ee:	2410      	movge	r4, #16
 800f3f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3f2:	f7f1 f897 	bl	8000524 <__aeabi_ui2d>
 800f3f6:	2d09      	cmp	r5, #9
 800f3f8:	4682      	mov	sl, r0
 800f3fa:	468b      	mov	fp, r1
 800f3fc:	dc13      	bgt.n	800f426 <_strtod_l+0x3de>
 800f3fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f400:	2b00      	cmp	r3, #0
 800f402:	f43f ae5a 	beq.w	800f0ba <_strtod_l+0x72>
 800f406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f408:	dd78      	ble.n	800f4fc <_strtod_l+0x4b4>
 800f40a:	2b16      	cmp	r3, #22
 800f40c:	dc5f      	bgt.n	800f4ce <_strtod_l+0x486>
 800f40e:	4972      	ldr	r1, [pc, #456]	@ (800f5d8 <_strtod_l+0x590>)
 800f410:	4652      	mov	r2, sl
 800f412:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f416:	465b      	mov	r3, fp
 800f418:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f41c:	f7f1 f8fc 	bl	8000618 <__aeabi_dmul>
 800f420:	4682      	mov	sl, r0
 800f422:	468b      	mov	fp, r1
 800f424:	e649      	b.n	800f0ba <_strtod_l+0x72>
 800f426:	4b6c      	ldr	r3, [pc, #432]	@ (800f5d8 <_strtod_l+0x590>)
 800f428:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f42c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f430:	f7f1 f8f2 	bl	8000618 <__aeabi_dmul>
 800f434:	4682      	mov	sl, r0
 800f436:	468b      	mov	fp, r1
 800f438:	4638      	mov	r0, r7
 800f43a:	f7f1 f873 	bl	8000524 <__aeabi_ui2d>
 800f43e:	4602      	mov	r2, r0
 800f440:	460b      	mov	r3, r1
 800f442:	4650      	mov	r0, sl
 800f444:	4659      	mov	r1, fp
 800f446:	f7f0 ff31 	bl	80002ac <__adddf3>
 800f44a:	2d0f      	cmp	r5, #15
 800f44c:	4682      	mov	sl, r0
 800f44e:	468b      	mov	fp, r1
 800f450:	ddd5      	ble.n	800f3fe <_strtod_l+0x3b6>
 800f452:	1b2c      	subs	r4, r5, r4
 800f454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f456:	441c      	add	r4, r3
 800f458:	2c00      	cmp	r4, #0
 800f45a:	f340 8093 	ble.w	800f584 <_strtod_l+0x53c>
 800f45e:	f014 030f 	ands.w	r3, r4, #15
 800f462:	d00a      	beq.n	800f47a <_strtod_l+0x432>
 800f464:	495c      	ldr	r1, [pc, #368]	@ (800f5d8 <_strtod_l+0x590>)
 800f466:	4652      	mov	r2, sl
 800f468:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f46c:	465b      	mov	r3, fp
 800f46e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f472:	f7f1 f8d1 	bl	8000618 <__aeabi_dmul>
 800f476:	4682      	mov	sl, r0
 800f478:	468b      	mov	fp, r1
 800f47a:	f034 040f 	bics.w	r4, r4, #15
 800f47e:	d073      	beq.n	800f568 <_strtod_l+0x520>
 800f480:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f484:	dd49      	ble.n	800f51a <_strtod_l+0x4d2>
 800f486:	2400      	movs	r4, #0
 800f488:	46a0      	mov	r8, r4
 800f48a:	46a1      	mov	r9, r4
 800f48c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f48e:	2322      	movs	r3, #34	@ 0x22
 800f490:	9a05      	ldr	r2, [sp, #20]
 800f492:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f5e0 <_strtod_l+0x598>
 800f496:	f04f 0a00 	mov.w	sl, #0
 800f49a:	6013      	str	r3, [r2, #0]
 800f49c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	f43f ae0b 	beq.w	800f0ba <_strtod_l+0x72>
 800f4a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f4a6:	9805      	ldr	r0, [sp, #20]
 800f4a8:	f7ff f938 	bl	800e71c <_Bfree>
 800f4ac:	4649      	mov	r1, r9
 800f4ae:	9805      	ldr	r0, [sp, #20]
 800f4b0:	f7ff f934 	bl	800e71c <_Bfree>
 800f4b4:	4641      	mov	r1, r8
 800f4b6:	9805      	ldr	r0, [sp, #20]
 800f4b8:	f7ff f930 	bl	800e71c <_Bfree>
 800f4bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f4be:	9805      	ldr	r0, [sp, #20]
 800f4c0:	f7ff f92c 	bl	800e71c <_Bfree>
 800f4c4:	4621      	mov	r1, r4
 800f4c6:	9805      	ldr	r0, [sp, #20]
 800f4c8:	f7ff f928 	bl	800e71c <_Bfree>
 800f4cc:	e5f5      	b.n	800f0ba <_strtod_l+0x72>
 800f4ce:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f4d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4d4:	4293      	cmp	r3, r2
 800f4d6:	dbbc      	blt.n	800f452 <_strtod_l+0x40a>
 800f4d8:	f1c5 050f 	rsb	r5, r5, #15
 800f4dc:	4c3e      	ldr	r4, [pc, #248]	@ (800f5d8 <_strtod_l+0x590>)
 800f4de:	4652      	mov	r2, sl
 800f4e0:	465b      	mov	r3, fp
 800f4e2:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f4e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4ea:	f7f1 f895 	bl	8000618 <__aeabi_dmul>
 800f4ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4f0:	1b5d      	subs	r5, r3, r5
 800f4f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f4f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f4fa:	e78f      	b.n	800f41c <_strtod_l+0x3d4>
 800f4fc:	3316      	adds	r3, #22
 800f4fe:	dba8      	blt.n	800f452 <_strtod_l+0x40a>
 800f500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f502:	4650      	mov	r0, sl
 800f504:	4659      	mov	r1, fp
 800f506:	eba3 0808 	sub.w	r8, r3, r8
 800f50a:	4b33      	ldr	r3, [pc, #204]	@ (800f5d8 <_strtod_l+0x590>)
 800f50c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f510:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f514:	f7f1 f9aa 	bl	800086c <__aeabi_ddiv>
 800f518:	e782      	b.n	800f420 <_strtod_l+0x3d8>
 800f51a:	2300      	movs	r3, #0
 800f51c:	1124      	asrs	r4, r4, #4
 800f51e:	4650      	mov	r0, sl
 800f520:	4659      	mov	r1, fp
 800f522:	4f2e      	ldr	r7, [pc, #184]	@ (800f5dc <_strtod_l+0x594>)
 800f524:	461e      	mov	r6, r3
 800f526:	2c01      	cmp	r4, #1
 800f528:	dc21      	bgt.n	800f56e <_strtod_l+0x526>
 800f52a:	b10b      	cbz	r3, 800f530 <_strtod_l+0x4e8>
 800f52c:	4682      	mov	sl, r0
 800f52e:	468b      	mov	fp, r1
 800f530:	492a      	ldr	r1, [pc, #168]	@ (800f5dc <_strtod_l+0x594>)
 800f532:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f536:	4652      	mov	r2, sl
 800f538:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f53c:	465b      	mov	r3, fp
 800f53e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f542:	f7f1 f869 	bl	8000618 <__aeabi_dmul>
 800f546:	4b26      	ldr	r3, [pc, #152]	@ (800f5e0 <_strtod_l+0x598>)
 800f548:	460a      	mov	r2, r1
 800f54a:	4682      	mov	sl, r0
 800f54c:	400b      	ands	r3, r1
 800f54e:	4925      	ldr	r1, [pc, #148]	@ (800f5e4 <_strtod_l+0x59c>)
 800f550:	428b      	cmp	r3, r1
 800f552:	d898      	bhi.n	800f486 <_strtod_l+0x43e>
 800f554:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f558:	428b      	cmp	r3, r1
 800f55a:	bf86      	itte	hi
 800f55c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f5e8 <_strtod_l+0x5a0>
 800f560:	f04f 3aff 	movhi.w	sl, #4294967295
 800f564:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f568:	2300      	movs	r3, #0
 800f56a:	9308      	str	r3, [sp, #32]
 800f56c:	e076      	b.n	800f65c <_strtod_l+0x614>
 800f56e:	07e2      	lsls	r2, r4, #31
 800f570:	d504      	bpl.n	800f57c <_strtod_l+0x534>
 800f572:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f576:	f7f1 f84f 	bl	8000618 <__aeabi_dmul>
 800f57a:	2301      	movs	r3, #1
 800f57c:	3601      	adds	r6, #1
 800f57e:	1064      	asrs	r4, r4, #1
 800f580:	3708      	adds	r7, #8
 800f582:	e7d0      	b.n	800f526 <_strtod_l+0x4de>
 800f584:	d0f0      	beq.n	800f568 <_strtod_l+0x520>
 800f586:	4264      	negs	r4, r4
 800f588:	f014 020f 	ands.w	r2, r4, #15
 800f58c:	d00a      	beq.n	800f5a4 <_strtod_l+0x55c>
 800f58e:	4b12      	ldr	r3, [pc, #72]	@ (800f5d8 <_strtod_l+0x590>)
 800f590:	4650      	mov	r0, sl
 800f592:	4659      	mov	r1, fp
 800f594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59c:	f7f1 f966 	bl	800086c <__aeabi_ddiv>
 800f5a0:	4682      	mov	sl, r0
 800f5a2:	468b      	mov	fp, r1
 800f5a4:	1124      	asrs	r4, r4, #4
 800f5a6:	d0df      	beq.n	800f568 <_strtod_l+0x520>
 800f5a8:	2c1f      	cmp	r4, #31
 800f5aa:	dd1f      	ble.n	800f5ec <_strtod_l+0x5a4>
 800f5ac:	2400      	movs	r4, #0
 800f5ae:	46a0      	mov	r8, r4
 800f5b0:	46a1      	mov	r9, r4
 800f5b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f5b4:	2322      	movs	r3, #34	@ 0x22
 800f5b6:	9a05      	ldr	r2, [sp, #20]
 800f5b8:	f04f 0a00 	mov.w	sl, #0
 800f5bc:	f04f 0b00 	mov.w	fp, #0
 800f5c0:	6013      	str	r3, [r2, #0]
 800f5c2:	e76b      	b.n	800f49c <_strtod_l+0x454>
 800f5c4:	08010f71 	.word	0x08010f71
 800f5c8:	08011238 	.word	0x08011238
 800f5cc:	08010f69 	.word	0x08010f69
 800f5d0:	08010fa0 	.word	0x08010fa0
 800f5d4:	080110d9 	.word	0x080110d9
 800f5d8:	08011170 	.word	0x08011170
 800f5dc:	08011148 	.word	0x08011148
 800f5e0:	7ff00000 	.word	0x7ff00000
 800f5e4:	7ca00000 	.word	0x7ca00000
 800f5e8:	7fefffff 	.word	0x7fefffff
 800f5ec:	f014 0310 	ands.w	r3, r4, #16
 800f5f0:	4650      	mov	r0, sl
 800f5f2:	4659      	mov	r1, fp
 800f5f4:	4ea9      	ldr	r6, [pc, #676]	@ (800f89c <_strtod_l+0x854>)
 800f5f6:	bf18      	it	ne
 800f5f8:	236a      	movne	r3, #106	@ 0x6a
 800f5fa:	9308      	str	r3, [sp, #32]
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	07e7      	lsls	r7, r4, #31
 800f600:	d504      	bpl.n	800f60c <_strtod_l+0x5c4>
 800f602:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f606:	f7f1 f807 	bl	8000618 <__aeabi_dmul>
 800f60a:	2301      	movs	r3, #1
 800f60c:	1064      	asrs	r4, r4, #1
 800f60e:	f106 0608 	add.w	r6, r6, #8
 800f612:	d1f4      	bne.n	800f5fe <_strtod_l+0x5b6>
 800f614:	b10b      	cbz	r3, 800f61a <_strtod_l+0x5d2>
 800f616:	4682      	mov	sl, r0
 800f618:	468b      	mov	fp, r1
 800f61a:	9b08      	ldr	r3, [sp, #32]
 800f61c:	b1b3      	cbz	r3, 800f64c <_strtod_l+0x604>
 800f61e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f622:	4659      	mov	r1, fp
 800f624:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f628:	2b00      	cmp	r3, #0
 800f62a:	dd0f      	ble.n	800f64c <_strtod_l+0x604>
 800f62c:	2b1f      	cmp	r3, #31
 800f62e:	dd56      	ble.n	800f6de <_strtod_l+0x696>
 800f630:	2b34      	cmp	r3, #52	@ 0x34
 800f632:	f04f 0a00 	mov.w	sl, #0
 800f636:	bfdb      	ittet	le
 800f638:	f04f 33ff 	movle.w	r3, #4294967295
 800f63c:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f640:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f644:	4093      	lslle	r3, r2
 800f646:	bfd8      	it	le
 800f648:	ea03 0b01 	andle.w	fp, r3, r1
 800f64c:	2200      	movs	r2, #0
 800f64e:	2300      	movs	r3, #0
 800f650:	4650      	mov	r0, sl
 800f652:	4659      	mov	r1, fp
 800f654:	f7f1 fa48 	bl	8000ae8 <__aeabi_dcmpeq>
 800f658:	2800      	cmp	r0, #0
 800f65a:	d1a7      	bne.n	800f5ac <_strtod_l+0x564>
 800f65c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f65e:	464a      	mov	r2, r9
 800f660:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f662:	9300      	str	r3, [sp, #0]
 800f664:	462b      	mov	r3, r5
 800f666:	9805      	ldr	r0, [sp, #20]
 800f668:	f7ff f8c2 	bl	800e7f0 <__s2b>
 800f66c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f66e:	2800      	cmp	r0, #0
 800f670:	f43f af09 	beq.w	800f486 <_strtod_l+0x43e>
 800f674:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f676:	2400      	movs	r4, #0
 800f678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f67a:	2a00      	cmp	r2, #0
 800f67c:	eba3 0308 	sub.w	r3, r3, r8
 800f680:	46a0      	mov	r8, r4
 800f682:	bfa8      	it	ge
 800f684:	2300      	movge	r3, #0
 800f686:	9312      	str	r3, [sp, #72]	@ 0x48
 800f688:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f68c:	9316      	str	r3, [sp, #88]	@ 0x58
 800f68e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f690:	9805      	ldr	r0, [sp, #20]
 800f692:	6859      	ldr	r1, [r3, #4]
 800f694:	f7ff f802 	bl	800e69c <_Balloc>
 800f698:	4681      	mov	r9, r0
 800f69a:	2800      	cmp	r0, #0
 800f69c:	f43f aef7 	beq.w	800f48e <_strtod_l+0x446>
 800f6a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6a2:	300c      	adds	r0, #12
 800f6a4:	691a      	ldr	r2, [r3, #16]
 800f6a6:	f103 010c 	add.w	r1, r3, #12
 800f6aa:	3202      	adds	r2, #2
 800f6ac:	0092      	lsls	r2, r2, #2
 800f6ae:	f000 fd71 	bl	8010194 <memcpy>
 800f6b2:	aa1c      	add	r2, sp, #112	@ 0x70
 800f6b4:	a91b      	add	r1, sp, #108	@ 0x6c
 800f6b6:	9805      	ldr	r0, [sp, #20]
 800f6b8:	ec4b ab10 	vmov	d0, sl, fp
 800f6bc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f6c0:	f7ff fbd4 	bl	800ee6c <__d2b>
 800f6c4:	901a      	str	r0, [sp, #104]	@ 0x68
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	f43f aee1 	beq.w	800f48e <_strtod_l+0x446>
 800f6cc:	2101      	movs	r1, #1
 800f6ce:	9805      	ldr	r0, [sp, #20]
 800f6d0:	f7ff f924 	bl	800e91c <__i2b>
 800f6d4:	4680      	mov	r8, r0
 800f6d6:	b948      	cbnz	r0, 800f6ec <_strtod_l+0x6a4>
 800f6d8:	f04f 0800 	mov.w	r8, #0
 800f6dc:	e6d7      	b.n	800f48e <_strtod_l+0x446>
 800f6de:	f04f 32ff 	mov.w	r2, #4294967295
 800f6e2:	fa02 f303 	lsl.w	r3, r2, r3
 800f6e6:	ea03 0a0a 	and.w	sl, r3, sl
 800f6ea:	e7af      	b.n	800f64c <_strtod_l+0x604>
 800f6ec:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f6ee:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f6f0:	2d00      	cmp	r5, #0
 800f6f2:	bfa9      	itett	ge
 800f6f4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f6f6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f6f8:	18ef      	addge	r7, r5, r3
 800f6fa:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f6fc:	bfb8      	it	lt
 800f6fe:	1b5e      	sublt	r6, r3, r5
 800f700:	9b08      	ldr	r3, [sp, #32]
 800f702:	bfb8      	it	lt
 800f704:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f706:	1aed      	subs	r5, r5, r3
 800f708:	4b65      	ldr	r3, [pc, #404]	@ (800f8a0 <_strtod_l+0x858>)
 800f70a:	4415      	add	r5, r2
 800f70c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f710:	3d01      	subs	r5, #1
 800f712:	429d      	cmp	r5, r3
 800f714:	da4f      	bge.n	800f7b6 <_strtod_l+0x76e>
 800f716:	1b5b      	subs	r3, r3, r5
 800f718:	2101      	movs	r1, #1
 800f71a:	2b1f      	cmp	r3, #31
 800f71c:	eba2 0203 	sub.w	r2, r2, r3
 800f720:	dc3d      	bgt.n	800f79e <_strtod_l+0x756>
 800f722:	fa01 f303 	lsl.w	r3, r1, r3
 800f726:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f728:	2300      	movs	r3, #0
 800f72a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f72c:	18bd      	adds	r5, r7, r2
 800f72e:	9b08      	ldr	r3, [sp, #32]
 800f730:	4416      	add	r6, r2
 800f732:	42af      	cmp	r7, r5
 800f734:	441e      	add	r6, r3
 800f736:	463b      	mov	r3, r7
 800f738:	bfa8      	it	ge
 800f73a:	462b      	movge	r3, r5
 800f73c:	42b3      	cmp	r3, r6
 800f73e:	bfa8      	it	ge
 800f740:	4633      	movge	r3, r6
 800f742:	2b00      	cmp	r3, #0
 800f744:	bfc2      	ittt	gt
 800f746:	1aed      	subgt	r5, r5, r3
 800f748:	1af6      	subgt	r6, r6, r3
 800f74a:	1aff      	subgt	r7, r7, r3
 800f74c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f74e:	2b00      	cmp	r3, #0
 800f750:	dd16      	ble.n	800f780 <_strtod_l+0x738>
 800f752:	4641      	mov	r1, r8
 800f754:	461a      	mov	r2, r3
 800f756:	9805      	ldr	r0, [sp, #20]
 800f758:	f7ff f99a 	bl	800ea90 <__pow5mult>
 800f75c:	4680      	mov	r8, r0
 800f75e:	2800      	cmp	r0, #0
 800f760:	d0ba      	beq.n	800f6d8 <_strtod_l+0x690>
 800f762:	4601      	mov	r1, r0
 800f764:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f766:	9805      	ldr	r0, [sp, #20]
 800f768:	f7ff f8ee 	bl	800e948 <__multiply>
 800f76c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f76e:	2800      	cmp	r0, #0
 800f770:	f43f ae8d 	beq.w	800f48e <_strtod_l+0x446>
 800f774:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f776:	9805      	ldr	r0, [sp, #20]
 800f778:	f7fe ffd0 	bl	800e71c <_Bfree>
 800f77c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f77e:	931a      	str	r3, [sp, #104]	@ 0x68
 800f780:	2d00      	cmp	r5, #0
 800f782:	dc1d      	bgt.n	800f7c0 <_strtod_l+0x778>
 800f784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f786:	2b00      	cmp	r3, #0
 800f788:	dd23      	ble.n	800f7d2 <_strtod_l+0x78a>
 800f78a:	4649      	mov	r1, r9
 800f78c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f78e:	9805      	ldr	r0, [sp, #20]
 800f790:	f7ff f97e 	bl	800ea90 <__pow5mult>
 800f794:	4681      	mov	r9, r0
 800f796:	b9e0      	cbnz	r0, 800f7d2 <_strtod_l+0x78a>
 800f798:	f04f 0900 	mov.w	r9, #0
 800f79c:	e677      	b.n	800f48e <_strtod_l+0x446>
 800f79e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f7a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f7a4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f7a8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f7ac:	35e2      	adds	r5, #226	@ 0xe2
 800f7ae:	fa01 f305 	lsl.w	r3, r1, r5
 800f7b2:	9310      	str	r3, [sp, #64]	@ 0x40
 800f7b4:	e7ba      	b.n	800f72c <_strtod_l+0x6e4>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f7be:	e7b5      	b.n	800f72c <_strtod_l+0x6e4>
 800f7c0:	462a      	mov	r2, r5
 800f7c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f7c4:	9805      	ldr	r0, [sp, #20]
 800f7c6:	f7ff f9bd 	bl	800eb44 <__lshift>
 800f7ca:	901a      	str	r0, [sp, #104]	@ 0x68
 800f7cc:	2800      	cmp	r0, #0
 800f7ce:	d1d9      	bne.n	800f784 <_strtod_l+0x73c>
 800f7d0:	e65d      	b.n	800f48e <_strtod_l+0x446>
 800f7d2:	2e00      	cmp	r6, #0
 800f7d4:	dd07      	ble.n	800f7e6 <_strtod_l+0x79e>
 800f7d6:	4649      	mov	r1, r9
 800f7d8:	4632      	mov	r2, r6
 800f7da:	9805      	ldr	r0, [sp, #20]
 800f7dc:	f7ff f9b2 	bl	800eb44 <__lshift>
 800f7e0:	4681      	mov	r9, r0
 800f7e2:	2800      	cmp	r0, #0
 800f7e4:	d0d8      	beq.n	800f798 <_strtod_l+0x750>
 800f7e6:	2f00      	cmp	r7, #0
 800f7e8:	dd08      	ble.n	800f7fc <_strtod_l+0x7b4>
 800f7ea:	4641      	mov	r1, r8
 800f7ec:	463a      	mov	r2, r7
 800f7ee:	9805      	ldr	r0, [sp, #20]
 800f7f0:	f7ff f9a8 	bl	800eb44 <__lshift>
 800f7f4:	4680      	mov	r8, r0
 800f7f6:	2800      	cmp	r0, #0
 800f7f8:	f43f ae49 	beq.w	800f48e <_strtod_l+0x446>
 800f7fc:	464a      	mov	r2, r9
 800f7fe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f800:	9805      	ldr	r0, [sp, #20]
 800f802:	f7ff fa27 	bl	800ec54 <__mdiff>
 800f806:	4604      	mov	r4, r0
 800f808:	2800      	cmp	r0, #0
 800f80a:	f43f ae40 	beq.w	800f48e <_strtod_l+0x446>
 800f80e:	68c3      	ldr	r3, [r0, #12]
 800f810:	4641      	mov	r1, r8
 800f812:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f814:	2300      	movs	r3, #0
 800f816:	60c3      	str	r3, [r0, #12]
 800f818:	f7ff fa00 	bl	800ec1c <__mcmp>
 800f81c:	2800      	cmp	r0, #0
 800f81e:	da45      	bge.n	800f8ac <_strtod_l+0x864>
 800f820:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f822:	ea53 030a 	orrs.w	r3, r3, sl
 800f826:	d16b      	bne.n	800f900 <_strtod_l+0x8b8>
 800f828:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d167      	bne.n	800f900 <_strtod_l+0x8b8>
 800f830:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f834:	0d1b      	lsrs	r3, r3, #20
 800f836:	051b      	lsls	r3, r3, #20
 800f838:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f83c:	d960      	bls.n	800f900 <_strtod_l+0x8b8>
 800f83e:	6963      	ldr	r3, [r4, #20]
 800f840:	b913      	cbnz	r3, 800f848 <_strtod_l+0x800>
 800f842:	6923      	ldr	r3, [r4, #16]
 800f844:	2b01      	cmp	r3, #1
 800f846:	dd5b      	ble.n	800f900 <_strtod_l+0x8b8>
 800f848:	4621      	mov	r1, r4
 800f84a:	2201      	movs	r2, #1
 800f84c:	9805      	ldr	r0, [sp, #20]
 800f84e:	f7ff f979 	bl	800eb44 <__lshift>
 800f852:	4641      	mov	r1, r8
 800f854:	4604      	mov	r4, r0
 800f856:	f7ff f9e1 	bl	800ec1c <__mcmp>
 800f85a:	2800      	cmp	r0, #0
 800f85c:	dd50      	ble.n	800f900 <_strtod_l+0x8b8>
 800f85e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f862:	9a08      	ldr	r2, [sp, #32]
 800f864:	0d1b      	lsrs	r3, r3, #20
 800f866:	051b      	lsls	r3, r3, #20
 800f868:	2a00      	cmp	r2, #0
 800f86a:	d06a      	beq.n	800f942 <_strtod_l+0x8fa>
 800f86c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f870:	d867      	bhi.n	800f942 <_strtod_l+0x8fa>
 800f872:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f876:	f67f ae9d 	bls.w	800f5b4 <_strtod_l+0x56c>
 800f87a:	4b0a      	ldr	r3, [pc, #40]	@ (800f8a4 <_strtod_l+0x85c>)
 800f87c:	4650      	mov	r0, sl
 800f87e:	4659      	mov	r1, fp
 800f880:	2200      	movs	r2, #0
 800f882:	f7f0 fec9 	bl	8000618 <__aeabi_dmul>
 800f886:	4b08      	ldr	r3, [pc, #32]	@ (800f8a8 <_strtod_l+0x860>)
 800f888:	4682      	mov	sl, r0
 800f88a:	468b      	mov	fp, r1
 800f88c:	400b      	ands	r3, r1
 800f88e:	2b00      	cmp	r3, #0
 800f890:	f47f ae08 	bne.w	800f4a4 <_strtod_l+0x45c>
 800f894:	2322      	movs	r3, #34	@ 0x22
 800f896:	9a05      	ldr	r2, [sp, #20]
 800f898:	6013      	str	r3, [r2, #0]
 800f89a:	e603      	b.n	800f4a4 <_strtod_l+0x45c>
 800f89c:	08011260 	.word	0x08011260
 800f8a0:	fffffc02 	.word	0xfffffc02
 800f8a4:	39500000 	.word	0x39500000
 800f8a8:	7ff00000 	.word	0x7ff00000
 800f8ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f8b0:	d165      	bne.n	800f97e <_strtod_l+0x936>
 800f8b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f8b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f8b8:	b35a      	cbz	r2, 800f912 <_strtod_l+0x8ca>
 800f8ba:	4a9f      	ldr	r2, [pc, #636]	@ (800fb38 <_strtod_l+0xaf0>)
 800f8bc:	4293      	cmp	r3, r2
 800f8be:	d12b      	bne.n	800f918 <_strtod_l+0x8d0>
 800f8c0:	9b08      	ldr	r3, [sp, #32]
 800f8c2:	4651      	mov	r1, sl
 800f8c4:	b303      	cbz	r3, 800f908 <_strtod_l+0x8c0>
 800f8c6:	465a      	mov	r2, fp
 800f8c8:	4b9c      	ldr	r3, [pc, #624]	@ (800fb3c <_strtod_l+0xaf4>)
 800f8ca:	4013      	ands	r3, r2
 800f8cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f8d0:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f8d4:	d81b      	bhi.n	800f90e <_strtod_l+0x8c6>
 800f8d6:	0d1b      	lsrs	r3, r3, #20
 800f8d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f8dc:	fa02 f303 	lsl.w	r3, r2, r3
 800f8e0:	4299      	cmp	r1, r3
 800f8e2:	d119      	bne.n	800f918 <_strtod_l+0x8d0>
 800f8e4:	4b96      	ldr	r3, [pc, #600]	@ (800fb40 <_strtod_l+0xaf8>)
 800f8e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	d102      	bne.n	800f8f2 <_strtod_l+0x8aa>
 800f8ec:	3101      	adds	r1, #1
 800f8ee:	f43f adce 	beq.w	800f48e <_strtod_l+0x446>
 800f8f2:	4b92      	ldr	r3, [pc, #584]	@ (800fb3c <_strtod_l+0xaf4>)
 800f8f4:	f04f 0a00 	mov.w	sl, #0
 800f8f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f8fa:	401a      	ands	r2, r3
 800f8fc:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f900:	9b08      	ldr	r3, [sp, #32]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d1b9      	bne.n	800f87a <_strtod_l+0x832>
 800f906:	e5cd      	b.n	800f4a4 <_strtod_l+0x45c>
 800f908:	f04f 33ff 	mov.w	r3, #4294967295
 800f90c:	e7e8      	b.n	800f8e0 <_strtod_l+0x898>
 800f90e:	4613      	mov	r3, r2
 800f910:	e7e6      	b.n	800f8e0 <_strtod_l+0x898>
 800f912:	ea53 030a 	orrs.w	r3, r3, sl
 800f916:	d0a2      	beq.n	800f85e <_strtod_l+0x816>
 800f918:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f91a:	b1db      	cbz	r3, 800f954 <_strtod_l+0x90c>
 800f91c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f91e:	4213      	tst	r3, r2
 800f920:	d0ee      	beq.n	800f900 <_strtod_l+0x8b8>
 800f922:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f924:	4650      	mov	r0, sl
 800f926:	9a08      	ldr	r2, [sp, #32]
 800f928:	4659      	mov	r1, fp
 800f92a:	b1bb      	cbz	r3, 800f95c <_strtod_l+0x914>
 800f92c:	f7ff fb6c 	bl	800f008 <sulp>
 800f930:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f934:	ec53 2b10 	vmov	r2, r3, d0
 800f938:	f7f0 fcb8 	bl	80002ac <__adddf3>
 800f93c:	4682      	mov	sl, r0
 800f93e:	468b      	mov	fp, r1
 800f940:	e7de      	b.n	800f900 <_strtod_l+0x8b8>
 800f942:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f946:	f04f 3aff 	mov.w	sl, #4294967295
 800f94a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f94e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f952:	e7d5      	b.n	800f900 <_strtod_l+0x8b8>
 800f954:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f956:	ea13 0f0a 	tst.w	r3, sl
 800f95a:	e7e1      	b.n	800f920 <_strtod_l+0x8d8>
 800f95c:	f7ff fb54 	bl	800f008 <sulp>
 800f960:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f964:	ec53 2b10 	vmov	r2, r3, d0
 800f968:	f7f0 fc9e 	bl	80002a8 <__aeabi_dsub>
 800f96c:	2200      	movs	r2, #0
 800f96e:	2300      	movs	r3, #0
 800f970:	4682      	mov	sl, r0
 800f972:	468b      	mov	fp, r1
 800f974:	f7f1 f8b8 	bl	8000ae8 <__aeabi_dcmpeq>
 800f978:	2800      	cmp	r0, #0
 800f97a:	d0c1      	beq.n	800f900 <_strtod_l+0x8b8>
 800f97c:	e61a      	b.n	800f5b4 <_strtod_l+0x56c>
 800f97e:	4641      	mov	r1, r8
 800f980:	4620      	mov	r0, r4
 800f982:	f7ff facb 	bl	800ef1c <__ratio>
 800f986:	2200      	movs	r2, #0
 800f988:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f98c:	ec57 6b10 	vmov	r6, r7, d0
 800f990:	4630      	mov	r0, r6
 800f992:	4639      	mov	r1, r7
 800f994:	f7f1 f8bc 	bl	8000b10 <__aeabi_dcmple>
 800f998:	2800      	cmp	r0, #0
 800f99a:	d06f      	beq.n	800fa7c <_strtod_l+0xa34>
 800f99c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d17a      	bne.n	800fa98 <_strtod_l+0xa50>
 800f9a2:	f1ba 0f00 	cmp.w	sl, #0
 800f9a6:	d158      	bne.n	800fa5a <_strtod_l+0xa12>
 800f9a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d15a      	bne.n	800fa68 <_strtod_l+0xa20>
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	4b63      	ldr	r3, [pc, #396]	@ (800fb44 <_strtod_l+0xafc>)
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	4639      	mov	r1, r7
 800f9ba:	f7f1 f89f 	bl	8000afc <__aeabi_dcmplt>
 800f9be:	2800      	cmp	r0, #0
 800f9c0:	d159      	bne.n	800fa76 <_strtod_l+0xa2e>
 800f9c2:	4630      	mov	r0, r6
 800f9c4:	4639      	mov	r1, r7
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	4b5f      	ldr	r3, [pc, #380]	@ (800fb48 <_strtod_l+0xb00>)
 800f9ca:	f7f0 fe25 	bl	8000618 <__aeabi_dmul>
 800f9ce:	4606      	mov	r6, r0
 800f9d0:	460f      	mov	r7, r1
 800f9d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f9d6:	9606      	str	r6, [sp, #24]
 800f9d8:	9307      	str	r3, [sp, #28]
 800f9da:	4d58      	ldr	r5, [pc, #352]	@ (800fb3c <_strtod_l+0xaf4>)
 800f9dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f9e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f9e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9e6:	401d      	ands	r5, r3
 800f9e8:	4b58      	ldr	r3, [pc, #352]	@ (800fb4c <_strtod_l+0xb04>)
 800f9ea:	429d      	cmp	r5, r3
 800f9ec:	f040 80b2 	bne.w	800fb54 <_strtod_l+0xb0c>
 800f9f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f9f6:	ec4b ab10 	vmov	d0, sl, fp
 800f9fa:	f7ff f9c3 	bl	800ed84 <__ulp>
 800f9fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa02:	ec51 0b10 	vmov	r0, r1, d0
 800fa06:	f7f0 fe07 	bl	8000618 <__aeabi_dmul>
 800fa0a:	4652      	mov	r2, sl
 800fa0c:	465b      	mov	r3, fp
 800fa0e:	f7f0 fc4d 	bl	80002ac <__adddf3>
 800fa12:	460b      	mov	r3, r1
 800fa14:	4949      	ldr	r1, [pc, #292]	@ (800fb3c <_strtod_l+0xaf4>)
 800fa16:	4682      	mov	sl, r0
 800fa18:	4a4d      	ldr	r2, [pc, #308]	@ (800fb50 <_strtod_l+0xb08>)
 800fa1a:	4019      	ands	r1, r3
 800fa1c:	4291      	cmp	r1, r2
 800fa1e:	d942      	bls.n	800faa6 <_strtod_l+0xa5e>
 800fa20:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fa22:	4b47      	ldr	r3, [pc, #284]	@ (800fb40 <_strtod_l+0xaf8>)
 800fa24:	429a      	cmp	r2, r3
 800fa26:	d103      	bne.n	800fa30 <_strtod_l+0x9e8>
 800fa28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fa2a:	3301      	adds	r3, #1
 800fa2c:	f43f ad2f 	beq.w	800f48e <_strtod_l+0x446>
 800fa30:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fb40 <_strtod_l+0xaf8>
 800fa34:	f04f 3aff 	mov.w	sl, #4294967295
 800fa38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fa3a:	9805      	ldr	r0, [sp, #20]
 800fa3c:	f7fe fe6e 	bl	800e71c <_Bfree>
 800fa40:	4649      	mov	r1, r9
 800fa42:	9805      	ldr	r0, [sp, #20]
 800fa44:	f7fe fe6a 	bl	800e71c <_Bfree>
 800fa48:	4641      	mov	r1, r8
 800fa4a:	9805      	ldr	r0, [sp, #20]
 800fa4c:	f7fe fe66 	bl	800e71c <_Bfree>
 800fa50:	4621      	mov	r1, r4
 800fa52:	9805      	ldr	r0, [sp, #20]
 800fa54:	f7fe fe62 	bl	800e71c <_Bfree>
 800fa58:	e619      	b.n	800f68e <_strtod_l+0x646>
 800fa5a:	f1ba 0f01 	cmp.w	sl, #1
 800fa5e:	d103      	bne.n	800fa68 <_strtod_l+0xa20>
 800fa60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	f43f ada6 	beq.w	800f5b4 <_strtod_l+0x56c>
 800fa68:	2600      	movs	r6, #0
 800fa6a:	4f36      	ldr	r7, [pc, #216]	@ (800fb44 <_strtod_l+0xafc>)
 800fa6c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fb18 <_strtod_l+0xad0>
 800fa70:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fa74:	e7b1      	b.n	800f9da <_strtod_l+0x992>
 800fa76:	2600      	movs	r6, #0
 800fa78:	4f33      	ldr	r7, [pc, #204]	@ (800fb48 <_strtod_l+0xb00>)
 800fa7a:	e7aa      	b.n	800f9d2 <_strtod_l+0x98a>
 800fa7c:	4b32      	ldr	r3, [pc, #200]	@ (800fb48 <_strtod_l+0xb00>)
 800fa7e:	4630      	mov	r0, r6
 800fa80:	4639      	mov	r1, r7
 800fa82:	2200      	movs	r2, #0
 800fa84:	f7f0 fdc8 	bl	8000618 <__aeabi_dmul>
 800fa88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa8a:	4606      	mov	r6, r0
 800fa8c:	460f      	mov	r7, r1
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d09f      	beq.n	800f9d2 <_strtod_l+0x98a>
 800fa92:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fa96:	e7a0      	b.n	800f9da <_strtod_l+0x992>
 800fa98:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fb20 <_strtod_l+0xad8>
 800fa9c:	ec57 6b17 	vmov	r6, r7, d7
 800faa0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800faa4:	e799      	b.n	800f9da <_strtod_l+0x992>
 800faa6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800faaa:	9b08      	ldr	r3, [sp, #32]
 800faac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d1c1      	bne.n	800fa38 <_strtod_l+0x9f0>
 800fab4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fab8:	0d1b      	lsrs	r3, r3, #20
 800faba:	051b      	lsls	r3, r3, #20
 800fabc:	429d      	cmp	r5, r3
 800fabe:	d1bb      	bne.n	800fa38 <_strtod_l+0x9f0>
 800fac0:	4630      	mov	r0, r6
 800fac2:	4639      	mov	r1, r7
 800fac4:	f7f1 f908 	bl	8000cd8 <__aeabi_d2lz>
 800fac8:	f7f0 fd78 	bl	80005bc <__aeabi_l2d>
 800facc:	4602      	mov	r2, r0
 800face:	460b      	mov	r3, r1
 800fad0:	4630      	mov	r0, r6
 800fad2:	4639      	mov	r1, r7
 800fad4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fad8:	f7f0 fbe6 	bl	80002a8 <__aeabi_dsub>
 800fadc:	460b      	mov	r3, r1
 800fade:	4602      	mov	r2, r0
 800fae0:	ea46 060a 	orr.w	r6, r6, sl
 800fae4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800faea:	431e      	orrs	r6, r3
 800faec:	d06f      	beq.n	800fbce <_strtod_l+0xb86>
 800faee:	a30e      	add	r3, pc, #56	@ (adr r3, 800fb28 <_strtod_l+0xae0>)
 800faf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf4:	f7f1 f802 	bl	8000afc <__aeabi_dcmplt>
 800faf8:	2800      	cmp	r0, #0
 800fafa:	f47f acd3 	bne.w	800f4a4 <_strtod_l+0x45c>
 800fafe:	a30c      	add	r3, pc, #48	@ (adr r3, 800fb30 <_strtod_l+0xae8>)
 800fb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb08:	f7f1 f816 	bl	8000b38 <__aeabi_dcmpgt>
 800fb0c:	2800      	cmp	r0, #0
 800fb0e:	d093      	beq.n	800fa38 <_strtod_l+0x9f0>
 800fb10:	e4c8      	b.n	800f4a4 <_strtod_l+0x45c>
 800fb12:	bf00      	nop
 800fb14:	f3af 8000 	nop.w
 800fb18:	00000000 	.word	0x00000000
 800fb1c:	bff00000 	.word	0xbff00000
 800fb20:	00000000 	.word	0x00000000
 800fb24:	3ff00000 	.word	0x3ff00000
 800fb28:	94a03595 	.word	0x94a03595
 800fb2c:	3fdfffff 	.word	0x3fdfffff
 800fb30:	35afe535 	.word	0x35afe535
 800fb34:	3fe00000 	.word	0x3fe00000
 800fb38:	000fffff 	.word	0x000fffff
 800fb3c:	7ff00000 	.word	0x7ff00000
 800fb40:	7fefffff 	.word	0x7fefffff
 800fb44:	3ff00000 	.word	0x3ff00000
 800fb48:	3fe00000 	.word	0x3fe00000
 800fb4c:	7fe00000 	.word	0x7fe00000
 800fb50:	7c9fffff 	.word	0x7c9fffff
 800fb54:	9b08      	ldr	r3, [sp, #32]
 800fb56:	b323      	cbz	r3, 800fba2 <_strtod_l+0xb5a>
 800fb58:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fb5c:	d821      	bhi.n	800fba2 <_strtod_l+0xb5a>
 800fb5e:	4630      	mov	r0, r6
 800fb60:	4639      	mov	r1, r7
 800fb62:	a327      	add	r3, pc, #156	@ (adr r3, 800fc00 <_strtod_l+0xbb8>)
 800fb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb68:	f7f0 ffd2 	bl	8000b10 <__aeabi_dcmple>
 800fb6c:	b1a0      	cbz	r0, 800fb98 <_strtod_l+0xb50>
 800fb6e:	4639      	mov	r1, r7
 800fb70:	4630      	mov	r0, r6
 800fb72:	f7f1 f829 	bl	8000bc8 <__aeabi_d2uiz>
 800fb76:	2801      	cmp	r0, #1
 800fb78:	bf38      	it	cc
 800fb7a:	2001      	movcc	r0, #1
 800fb7c:	f7f0 fcd2 	bl	8000524 <__aeabi_ui2d>
 800fb80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb82:	4606      	mov	r6, r0
 800fb84:	460f      	mov	r7, r1
 800fb86:	b9fb      	cbnz	r3, 800fbc8 <_strtod_l+0xb80>
 800fb88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fb8c:	9014      	str	r0, [sp, #80]	@ 0x50
 800fb8e:	9315      	str	r3, [sp, #84]	@ 0x54
 800fb90:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fb94:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fb98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fb9a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fb9e:	1b5b      	subs	r3, r3, r5
 800fba0:	9311      	str	r3, [sp, #68]	@ 0x44
 800fba2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fba6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fbaa:	f7ff f8eb 	bl	800ed84 <__ulp>
 800fbae:	4650      	mov	r0, sl
 800fbb0:	4659      	mov	r1, fp
 800fbb2:	ec53 2b10 	vmov	r2, r3, d0
 800fbb6:	f7f0 fd2f 	bl	8000618 <__aeabi_dmul>
 800fbba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fbbe:	f7f0 fb75 	bl	80002ac <__adddf3>
 800fbc2:	4682      	mov	sl, r0
 800fbc4:	468b      	mov	fp, r1
 800fbc6:	e770      	b.n	800faaa <_strtod_l+0xa62>
 800fbc8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fbcc:	e7e0      	b.n	800fb90 <_strtod_l+0xb48>
 800fbce:	a30e      	add	r3, pc, #56	@ (adr r3, 800fc08 <_strtod_l+0xbc0>)
 800fbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd4:	f7f0 ff92 	bl	8000afc <__aeabi_dcmplt>
 800fbd8:	e798      	b.n	800fb0c <_strtod_l+0xac4>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	930e      	str	r3, [sp, #56]	@ 0x38
 800fbde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fbe0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fbe2:	6013      	str	r3, [r2, #0]
 800fbe4:	f7ff ba6d 	b.w	800f0c2 <_strtod_l+0x7a>
 800fbe8:	2a65      	cmp	r2, #101	@ 0x65
 800fbea:	f43f ab67 	beq.w	800f2bc <_strtod_l+0x274>
 800fbee:	2a45      	cmp	r2, #69	@ 0x45
 800fbf0:	f43f ab64 	beq.w	800f2bc <_strtod_l+0x274>
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	f7ff bba0 	b.w	800f33a <_strtod_l+0x2f2>
 800fbfa:	bf00      	nop
 800fbfc:	f3af 8000 	nop.w
 800fc00:	ffc00000 	.word	0xffc00000
 800fc04:	41dfffff 	.word	0x41dfffff
 800fc08:	94a03595 	.word	0x94a03595
 800fc0c:	3fcfffff 	.word	0x3fcfffff

0800fc10 <_strtod_r>:
 800fc10:	4b01      	ldr	r3, [pc, #4]	@ (800fc18 <_strtod_r+0x8>)
 800fc12:	f7ff ba19 	b.w	800f048 <_strtod_l>
 800fc16:	bf00      	nop
 800fc18:	20000068 	.word	0x20000068

0800fc1c <_strtol_l.isra.0>:
 800fc1c:	2b24      	cmp	r3, #36	@ 0x24
 800fc1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc22:	4686      	mov	lr, r0
 800fc24:	4690      	mov	r8, r2
 800fc26:	d801      	bhi.n	800fc2c <_strtol_l.isra.0+0x10>
 800fc28:	2b01      	cmp	r3, #1
 800fc2a:	d106      	bne.n	800fc3a <_strtol_l.isra.0+0x1e>
 800fc2c:	f7fd fd92 	bl	800d754 <__errno>
 800fc30:	2316      	movs	r3, #22
 800fc32:	6003      	str	r3, [r0, #0]
 800fc34:	2000      	movs	r0, #0
 800fc36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc3a:	460d      	mov	r5, r1
 800fc3c:	4833      	ldr	r0, [pc, #204]	@ (800fd0c <_strtol_l.isra.0+0xf0>)
 800fc3e:	462a      	mov	r2, r5
 800fc40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc44:	5d06      	ldrb	r6, [r0, r4]
 800fc46:	f016 0608 	ands.w	r6, r6, #8
 800fc4a:	d1f8      	bne.n	800fc3e <_strtol_l.isra.0+0x22>
 800fc4c:	2c2d      	cmp	r4, #45	@ 0x2d
 800fc4e:	d110      	bne.n	800fc72 <_strtol_l.isra.0+0x56>
 800fc50:	782c      	ldrb	r4, [r5, #0]
 800fc52:	2601      	movs	r6, #1
 800fc54:	1c95      	adds	r5, r2, #2
 800fc56:	f033 0210 	bics.w	r2, r3, #16
 800fc5a:	d115      	bne.n	800fc88 <_strtol_l.isra.0+0x6c>
 800fc5c:	2c30      	cmp	r4, #48	@ 0x30
 800fc5e:	d10d      	bne.n	800fc7c <_strtol_l.isra.0+0x60>
 800fc60:	782a      	ldrb	r2, [r5, #0]
 800fc62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fc66:	2a58      	cmp	r2, #88	@ 0x58
 800fc68:	d108      	bne.n	800fc7c <_strtol_l.isra.0+0x60>
 800fc6a:	786c      	ldrb	r4, [r5, #1]
 800fc6c:	3502      	adds	r5, #2
 800fc6e:	2310      	movs	r3, #16
 800fc70:	e00a      	b.n	800fc88 <_strtol_l.isra.0+0x6c>
 800fc72:	2c2b      	cmp	r4, #43	@ 0x2b
 800fc74:	bf04      	itt	eq
 800fc76:	782c      	ldrbeq	r4, [r5, #0]
 800fc78:	1c95      	addeq	r5, r2, #2
 800fc7a:	e7ec      	b.n	800fc56 <_strtol_l.isra.0+0x3a>
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d1f6      	bne.n	800fc6e <_strtol_l.isra.0+0x52>
 800fc80:	2c30      	cmp	r4, #48	@ 0x30
 800fc82:	bf14      	ite	ne
 800fc84:	230a      	movne	r3, #10
 800fc86:	2308      	moveq	r3, #8
 800fc88:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fc92:	4610      	mov	r0, r2
 800fc94:	fbbc f9f3 	udiv	r9, ip, r3
 800fc98:	fb03 ca19 	mls	sl, r3, r9, ip
 800fc9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fca0:	2f09      	cmp	r7, #9
 800fca2:	d80f      	bhi.n	800fcc4 <_strtol_l.isra.0+0xa8>
 800fca4:	463c      	mov	r4, r7
 800fca6:	42a3      	cmp	r3, r4
 800fca8:	dd1b      	ble.n	800fce2 <_strtol_l.isra.0+0xc6>
 800fcaa:	1c57      	adds	r7, r2, #1
 800fcac:	d007      	beq.n	800fcbe <_strtol_l.isra.0+0xa2>
 800fcae:	4581      	cmp	r9, r0
 800fcb0:	d314      	bcc.n	800fcdc <_strtol_l.isra.0+0xc0>
 800fcb2:	d101      	bne.n	800fcb8 <_strtol_l.isra.0+0x9c>
 800fcb4:	45a2      	cmp	sl, r4
 800fcb6:	db11      	blt.n	800fcdc <_strtol_l.isra.0+0xc0>
 800fcb8:	fb00 4003 	mla	r0, r0, r3, r4
 800fcbc:	2201      	movs	r2, #1
 800fcbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fcc2:	e7eb      	b.n	800fc9c <_strtol_l.isra.0+0x80>
 800fcc4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fcc8:	2f19      	cmp	r7, #25
 800fcca:	d801      	bhi.n	800fcd0 <_strtol_l.isra.0+0xb4>
 800fccc:	3c37      	subs	r4, #55	@ 0x37
 800fcce:	e7ea      	b.n	800fca6 <_strtol_l.isra.0+0x8a>
 800fcd0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fcd4:	2f19      	cmp	r7, #25
 800fcd6:	d804      	bhi.n	800fce2 <_strtol_l.isra.0+0xc6>
 800fcd8:	3c57      	subs	r4, #87	@ 0x57
 800fcda:	e7e4      	b.n	800fca6 <_strtol_l.isra.0+0x8a>
 800fcdc:	f04f 32ff 	mov.w	r2, #4294967295
 800fce0:	e7ed      	b.n	800fcbe <_strtol_l.isra.0+0xa2>
 800fce2:	1c53      	adds	r3, r2, #1
 800fce4:	d108      	bne.n	800fcf8 <_strtol_l.isra.0+0xdc>
 800fce6:	2322      	movs	r3, #34	@ 0x22
 800fce8:	4660      	mov	r0, ip
 800fcea:	f8ce 3000 	str.w	r3, [lr]
 800fcee:	f1b8 0f00 	cmp.w	r8, #0
 800fcf2:	d0a0      	beq.n	800fc36 <_strtol_l.isra.0+0x1a>
 800fcf4:	1e69      	subs	r1, r5, #1
 800fcf6:	e006      	b.n	800fd06 <_strtol_l.isra.0+0xea>
 800fcf8:	b106      	cbz	r6, 800fcfc <_strtol_l.isra.0+0xe0>
 800fcfa:	4240      	negs	r0, r0
 800fcfc:	f1b8 0f00 	cmp.w	r8, #0
 800fd00:	d099      	beq.n	800fc36 <_strtol_l.isra.0+0x1a>
 800fd02:	2a00      	cmp	r2, #0
 800fd04:	d1f6      	bne.n	800fcf4 <_strtol_l.isra.0+0xd8>
 800fd06:	f8c8 1000 	str.w	r1, [r8]
 800fd0a:	e794      	b.n	800fc36 <_strtol_l.isra.0+0x1a>
 800fd0c:	08011289 	.word	0x08011289

0800fd10 <_strtol_r>:
 800fd10:	f7ff bf84 	b.w	800fc1c <_strtol_l.isra.0>

0800fd14 <__ssputs_r>:
 800fd14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd18:	461f      	mov	r7, r3
 800fd1a:	688e      	ldr	r6, [r1, #8]
 800fd1c:	4682      	mov	sl, r0
 800fd1e:	460c      	mov	r4, r1
 800fd20:	42be      	cmp	r6, r7
 800fd22:	4690      	mov	r8, r2
 800fd24:	680b      	ldr	r3, [r1, #0]
 800fd26:	d82d      	bhi.n	800fd84 <__ssputs_r+0x70>
 800fd28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fd30:	d026      	beq.n	800fd80 <__ssputs_r+0x6c>
 800fd32:	6965      	ldr	r5, [r4, #20]
 800fd34:	6909      	ldr	r1, [r1, #16]
 800fd36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fd3a:	eba3 0901 	sub.w	r9, r3, r1
 800fd3e:	1c7b      	adds	r3, r7, #1
 800fd40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fd44:	444b      	add	r3, r9
 800fd46:	106d      	asrs	r5, r5, #1
 800fd48:	429d      	cmp	r5, r3
 800fd4a:	bf38      	it	cc
 800fd4c:	461d      	movcc	r5, r3
 800fd4e:	0553      	lsls	r3, r2, #21
 800fd50:	d527      	bpl.n	800fda2 <__ssputs_r+0x8e>
 800fd52:	4629      	mov	r1, r5
 800fd54:	f7fe fc16 	bl	800e584 <_malloc_r>
 800fd58:	4606      	mov	r6, r0
 800fd5a:	b360      	cbz	r0, 800fdb6 <__ssputs_r+0xa2>
 800fd5c:	464a      	mov	r2, r9
 800fd5e:	6921      	ldr	r1, [r4, #16]
 800fd60:	f000 fa18 	bl	8010194 <memcpy>
 800fd64:	89a3      	ldrh	r3, [r4, #12]
 800fd66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd6e:	81a3      	strh	r3, [r4, #12]
 800fd70:	6126      	str	r6, [r4, #16]
 800fd72:	444e      	add	r6, r9
 800fd74:	6165      	str	r5, [r4, #20]
 800fd76:	eba5 0509 	sub.w	r5, r5, r9
 800fd7a:	6026      	str	r6, [r4, #0]
 800fd7c:	463e      	mov	r6, r7
 800fd7e:	60a5      	str	r5, [r4, #8]
 800fd80:	42be      	cmp	r6, r7
 800fd82:	d900      	bls.n	800fd86 <__ssputs_r+0x72>
 800fd84:	463e      	mov	r6, r7
 800fd86:	4632      	mov	r2, r6
 800fd88:	4641      	mov	r1, r8
 800fd8a:	6820      	ldr	r0, [r4, #0]
 800fd8c:	f000 f9c6 	bl	801011c <memmove>
 800fd90:	68a3      	ldr	r3, [r4, #8]
 800fd92:	2000      	movs	r0, #0
 800fd94:	1b9b      	subs	r3, r3, r6
 800fd96:	60a3      	str	r3, [r4, #8]
 800fd98:	6823      	ldr	r3, [r4, #0]
 800fd9a:	4433      	add	r3, r6
 800fd9c:	6023      	str	r3, [r4, #0]
 800fd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fda2:	462a      	mov	r2, r5
 800fda4:	f000 fd85 	bl	80108b2 <_realloc_r>
 800fda8:	4606      	mov	r6, r0
 800fdaa:	2800      	cmp	r0, #0
 800fdac:	d1e0      	bne.n	800fd70 <__ssputs_r+0x5c>
 800fdae:	6921      	ldr	r1, [r4, #16]
 800fdb0:	4650      	mov	r0, sl
 800fdb2:	f7fe fb73 	bl	800e49c <_free_r>
 800fdb6:	230c      	movs	r3, #12
 800fdb8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdbc:	f8ca 3000 	str.w	r3, [sl]
 800fdc0:	89a3      	ldrh	r3, [r4, #12]
 800fdc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdc6:	81a3      	strh	r3, [r4, #12]
 800fdc8:	e7e9      	b.n	800fd9e <__ssputs_r+0x8a>
	...

0800fdcc <_svfiprintf_r>:
 800fdcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdd0:	4698      	mov	r8, r3
 800fdd2:	898b      	ldrh	r3, [r1, #12]
 800fdd4:	b09d      	sub	sp, #116	@ 0x74
 800fdd6:	4607      	mov	r7, r0
 800fdd8:	061b      	lsls	r3, r3, #24
 800fdda:	460d      	mov	r5, r1
 800fddc:	4614      	mov	r4, r2
 800fdde:	d510      	bpl.n	800fe02 <_svfiprintf_r+0x36>
 800fde0:	690b      	ldr	r3, [r1, #16]
 800fde2:	b973      	cbnz	r3, 800fe02 <_svfiprintf_r+0x36>
 800fde4:	2140      	movs	r1, #64	@ 0x40
 800fde6:	f7fe fbcd 	bl	800e584 <_malloc_r>
 800fdea:	6028      	str	r0, [r5, #0]
 800fdec:	6128      	str	r0, [r5, #16]
 800fdee:	b930      	cbnz	r0, 800fdfe <_svfiprintf_r+0x32>
 800fdf0:	230c      	movs	r3, #12
 800fdf2:	603b      	str	r3, [r7, #0]
 800fdf4:	f04f 30ff 	mov.w	r0, #4294967295
 800fdf8:	b01d      	add	sp, #116	@ 0x74
 800fdfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdfe:	2340      	movs	r3, #64	@ 0x40
 800fe00:	616b      	str	r3, [r5, #20]
 800fe02:	2300      	movs	r3, #0
 800fe04:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe08:	f04f 0901 	mov.w	r9, #1
 800fe0c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ffb0 <_svfiprintf_r+0x1e4>
 800fe10:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe12:	2320      	movs	r3, #32
 800fe14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe18:	2330      	movs	r3, #48	@ 0x30
 800fe1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe1e:	4623      	mov	r3, r4
 800fe20:	469a      	mov	sl, r3
 800fe22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe26:	b10a      	cbz	r2, 800fe2c <_svfiprintf_r+0x60>
 800fe28:	2a25      	cmp	r2, #37	@ 0x25
 800fe2a:	d1f9      	bne.n	800fe20 <_svfiprintf_r+0x54>
 800fe2c:	ebba 0b04 	subs.w	fp, sl, r4
 800fe30:	d00b      	beq.n	800fe4a <_svfiprintf_r+0x7e>
 800fe32:	465b      	mov	r3, fp
 800fe34:	4622      	mov	r2, r4
 800fe36:	4629      	mov	r1, r5
 800fe38:	4638      	mov	r0, r7
 800fe3a:	f7ff ff6b 	bl	800fd14 <__ssputs_r>
 800fe3e:	3001      	adds	r0, #1
 800fe40:	f000 80a7 	beq.w	800ff92 <_svfiprintf_r+0x1c6>
 800fe44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe46:	445a      	add	r2, fp
 800fe48:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe4a:	f89a 3000 	ldrb.w	r3, [sl]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	f000 809f 	beq.w	800ff92 <_svfiprintf_r+0x1c6>
 800fe54:	2300      	movs	r3, #0
 800fe56:	f04f 32ff 	mov.w	r2, #4294967295
 800fe5a:	f10a 0a01 	add.w	sl, sl, #1
 800fe5e:	9304      	str	r3, [sp, #16]
 800fe60:	9307      	str	r3, [sp, #28]
 800fe62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fe66:	931a      	str	r3, [sp, #104]	@ 0x68
 800fe68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fe6c:	4654      	mov	r4, sl
 800fe6e:	2205      	movs	r2, #5
 800fe70:	484f      	ldr	r0, [pc, #316]	@ (800ffb0 <_svfiprintf_r+0x1e4>)
 800fe72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe76:	f7fd fc9a 	bl	800d7ae <memchr>
 800fe7a:	9a04      	ldr	r2, [sp, #16]
 800fe7c:	b9d8      	cbnz	r0, 800feb6 <_svfiprintf_r+0xea>
 800fe7e:	06d0      	lsls	r0, r2, #27
 800fe80:	bf44      	itt	mi
 800fe82:	2320      	movmi	r3, #32
 800fe84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe88:	0711      	lsls	r1, r2, #28
 800fe8a:	bf44      	itt	mi
 800fe8c:	232b      	movmi	r3, #43	@ 0x2b
 800fe8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe92:	f89a 3000 	ldrb.w	r3, [sl]
 800fe96:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe98:	d015      	beq.n	800fec6 <_svfiprintf_r+0xfa>
 800fe9a:	9a07      	ldr	r2, [sp, #28]
 800fe9c:	4654      	mov	r4, sl
 800fe9e:	2000      	movs	r0, #0
 800fea0:	f04f 0c0a 	mov.w	ip, #10
 800fea4:	4621      	mov	r1, r4
 800fea6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800feaa:	3b30      	subs	r3, #48	@ 0x30
 800feac:	2b09      	cmp	r3, #9
 800feae:	d94b      	bls.n	800ff48 <_svfiprintf_r+0x17c>
 800feb0:	b1b0      	cbz	r0, 800fee0 <_svfiprintf_r+0x114>
 800feb2:	9207      	str	r2, [sp, #28]
 800feb4:	e014      	b.n	800fee0 <_svfiprintf_r+0x114>
 800feb6:	eba0 0308 	sub.w	r3, r0, r8
 800feba:	46a2      	mov	sl, r4
 800febc:	fa09 f303 	lsl.w	r3, r9, r3
 800fec0:	4313      	orrs	r3, r2
 800fec2:	9304      	str	r3, [sp, #16]
 800fec4:	e7d2      	b.n	800fe6c <_svfiprintf_r+0xa0>
 800fec6:	9b03      	ldr	r3, [sp, #12]
 800fec8:	1d19      	adds	r1, r3, #4
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	9103      	str	r1, [sp, #12]
 800fed0:	bfbb      	ittet	lt
 800fed2:	425b      	neglt	r3, r3
 800fed4:	f042 0202 	orrlt.w	r2, r2, #2
 800fed8:	9307      	strge	r3, [sp, #28]
 800feda:	9307      	strlt	r3, [sp, #28]
 800fedc:	bfb8      	it	lt
 800fede:	9204      	strlt	r2, [sp, #16]
 800fee0:	7823      	ldrb	r3, [r4, #0]
 800fee2:	2b2e      	cmp	r3, #46	@ 0x2e
 800fee4:	d10a      	bne.n	800fefc <_svfiprintf_r+0x130>
 800fee6:	7863      	ldrb	r3, [r4, #1]
 800fee8:	2b2a      	cmp	r3, #42	@ 0x2a
 800feea:	d132      	bne.n	800ff52 <_svfiprintf_r+0x186>
 800feec:	9b03      	ldr	r3, [sp, #12]
 800feee:	3402      	adds	r4, #2
 800fef0:	1d1a      	adds	r2, r3, #4
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fef8:	9203      	str	r2, [sp, #12]
 800fefa:	9305      	str	r3, [sp, #20]
 800fefc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ffc0 <_svfiprintf_r+0x1f4>
 800ff00:	2203      	movs	r2, #3
 800ff02:	7821      	ldrb	r1, [r4, #0]
 800ff04:	4650      	mov	r0, sl
 800ff06:	f7fd fc52 	bl	800d7ae <memchr>
 800ff0a:	b138      	cbz	r0, 800ff1c <_svfiprintf_r+0x150>
 800ff0c:	eba0 000a 	sub.w	r0, r0, sl
 800ff10:	2240      	movs	r2, #64	@ 0x40
 800ff12:	9b04      	ldr	r3, [sp, #16]
 800ff14:	3401      	adds	r4, #1
 800ff16:	4082      	lsls	r2, r0
 800ff18:	4313      	orrs	r3, r2
 800ff1a:	9304      	str	r3, [sp, #16]
 800ff1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff20:	2206      	movs	r2, #6
 800ff22:	4824      	ldr	r0, [pc, #144]	@ (800ffb4 <_svfiprintf_r+0x1e8>)
 800ff24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff28:	f7fd fc41 	bl	800d7ae <memchr>
 800ff2c:	2800      	cmp	r0, #0
 800ff2e:	d036      	beq.n	800ff9e <_svfiprintf_r+0x1d2>
 800ff30:	4b21      	ldr	r3, [pc, #132]	@ (800ffb8 <_svfiprintf_r+0x1ec>)
 800ff32:	bb1b      	cbnz	r3, 800ff7c <_svfiprintf_r+0x1b0>
 800ff34:	9b03      	ldr	r3, [sp, #12]
 800ff36:	3307      	adds	r3, #7
 800ff38:	f023 0307 	bic.w	r3, r3, #7
 800ff3c:	3308      	adds	r3, #8
 800ff3e:	9303      	str	r3, [sp, #12]
 800ff40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff42:	4433      	add	r3, r6
 800ff44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff46:	e76a      	b.n	800fe1e <_svfiprintf_r+0x52>
 800ff48:	fb0c 3202 	mla	r2, ip, r2, r3
 800ff4c:	460c      	mov	r4, r1
 800ff4e:	2001      	movs	r0, #1
 800ff50:	e7a8      	b.n	800fea4 <_svfiprintf_r+0xd8>
 800ff52:	2300      	movs	r3, #0
 800ff54:	3401      	adds	r4, #1
 800ff56:	f04f 0c0a 	mov.w	ip, #10
 800ff5a:	4619      	mov	r1, r3
 800ff5c:	9305      	str	r3, [sp, #20]
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ff64:	3a30      	subs	r2, #48	@ 0x30
 800ff66:	2a09      	cmp	r2, #9
 800ff68:	d903      	bls.n	800ff72 <_svfiprintf_r+0x1a6>
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d0c6      	beq.n	800fefc <_svfiprintf_r+0x130>
 800ff6e:	9105      	str	r1, [sp, #20]
 800ff70:	e7c4      	b.n	800fefc <_svfiprintf_r+0x130>
 800ff72:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff76:	4604      	mov	r4, r0
 800ff78:	2301      	movs	r3, #1
 800ff7a:	e7f0      	b.n	800ff5e <_svfiprintf_r+0x192>
 800ff7c:	ab03      	add	r3, sp, #12
 800ff7e:	462a      	mov	r2, r5
 800ff80:	a904      	add	r1, sp, #16
 800ff82:	4638      	mov	r0, r7
 800ff84:	9300      	str	r3, [sp, #0]
 800ff86:	4b0d      	ldr	r3, [pc, #52]	@ (800ffbc <_svfiprintf_r+0x1f0>)
 800ff88:	f7fc fc6c 	bl	800c864 <_printf_float>
 800ff8c:	1c42      	adds	r2, r0, #1
 800ff8e:	4606      	mov	r6, r0
 800ff90:	d1d6      	bne.n	800ff40 <_svfiprintf_r+0x174>
 800ff92:	89ab      	ldrh	r3, [r5, #12]
 800ff94:	065b      	lsls	r3, r3, #25
 800ff96:	f53f af2d 	bmi.w	800fdf4 <_svfiprintf_r+0x28>
 800ff9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff9c:	e72c      	b.n	800fdf8 <_svfiprintf_r+0x2c>
 800ff9e:	ab03      	add	r3, sp, #12
 800ffa0:	462a      	mov	r2, r5
 800ffa2:	a904      	add	r1, sp, #16
 800ffa4:	4638      	mov	r0, r7
 800ffa6:	9300      	str	r3, [sp, #0]
 800ffa8:	4b04      	ldr	r3, [pc, #16]	@ (800ffbc <_svfiprintf_r+0x1f0>)
 800ffaa:	f7fc fef7 	bl	800cd9c <_printf_i>
 800ffae:	e7ed      	b.n	800ff8c <_svfiprintf_r+0x1c0>
 800ffb0:	08011085 	.word	0x08011085
 800ffb4:	0801108f 	.word	0x0801108f
 800ffb8:	0800c865 	.word	0x0800c865
 800ffbc:	0800fd15 	.word	0x0800fd15
 800ffc0:	0801108b 	.word	0x0801108b

0800ffc4 <__sflush_r>:
 800ffc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ffc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffcc:	0716      	lsls	r6, r2, #28
 800ffce:	4605      	mov	r5, r0
 800ffd0:	460c      	mov	r4, r1
 800ffd2:	d454      	bmi.n	801007e <__sflush_r+0xba>
 800ffd4:	684b      	ldr	r3, [r1, #4]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	dc02      	bgt.n	800ffe0 <__sflush_r+0x1c>
 800ffda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	dd48      	ble.n	8010072 <__sflush_r+0xae>
 800ffe0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ffe2:	2e00      	cmp	r6, #0
 800ffe4:	d045      	beq.n	8010072 <__sflush_r+0xae>
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ffec:	682f      	ldr	r7, [r5, #0]
 800ffee:	6a21      	ldr	r1, [r4, #32]
 800fff0:	602b      	str	r3, [r5, #0]
 800fff2:	d030      	beq.n	8010056 <__sflush_r+0x92>
 800fff4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fff6:	89a3      	ldrh	r3, [r4, #12]
 800fff8:	0759      	lsls	r1, r3, #29
 800fffa:	d505      	bpl.n	8010008 <__sflush_r+0x44>
 800fffc:	6863      	ldr	r3, [r4, #4]
 800fffe:	1ad2      	subs	r2, r2, r3
 8010000:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010002:	b10b      	cbz	r3, 8010008 <__sflush_r+0x44>
 8010004:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010006:	1ad2      	subs	r2, r2, r3
 8010008:	2300      	movs	r3, #0
 801000a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801000c:	6a21      	ldr	r1, [r4, #32]
 801000e:	4628      	mov	r0, r5
 8010010:	47b0      	blx	r6
 8010012:	1c43      	adds	r3, r0, #1
 8010014:	89a3      	ldrh	r3, [r4, #12]
 8010016:	d106      	bne.n	8010026 <__sflush_r+0x62>
 8010018:	6829      	ldr	r1, [r5, #0]
 801001a:	291d      	cmp	r1, #29
 801001c:	d82b      	bhi.n	8010076 <__sflush_r+0xb2>
 801001e:	4a2a      	ldr	r2, [pc, #168]	@ (80100c8 <__sflush_r+0x104>)
 8010020:	40ca      	lsrs	r2, r1
 8010022:	07d6      	lsls	r6, r2, #31
 8010024:	d527      	bpl.n	8010076 <__sflush_r+0xb2>
 8010026:	2200      	movs	r2, #0
 8010028:	04d9      	lsls	r1, r3, #19
 801002a:	6062      	str	r2, [r4, #4]
 801002c:	6922      	ldr	r2, [r4, #16]
 801002e:	6022      	str	r2, [r4, #0]
 8010030:	d504      	bpl.n	801003c <__sflush_r+0x78>
 8010032:	1c42      	adds	r2, r0, #1
 8010034:	d101      	bne.n	801003a <__sflush_r+0x76>
 8010036:	682b      	ldr	r3, [r5, #0]
 8010038:	b903      	cbnz	r3, 801003c <__sflush_r+0x78>
 801003a:	6560      	str	r0, [r4, #84]	@ 0x54
 801003c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801003e:	602f      	str	r7, [r5, #0]
 8010040:	b1b9      	cbz	r1, 8010072 <__sflush_r+0xae>
 8010042:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010046:	4299      	cmp	r1, r3
 8010048:	d002      	beq.n	8010050 <__sflush_r+0x8c>
 801004a:	4628      	mov	r0, r5
 801004c:	f7fe fa26 	bl	800e49c <_free_r>
 8010050:	2300      	movs	r3, #0
 8010052:	6363      	str	r3, [r4, #52]	@ 0x34
 8010054:	e00d      	b.n	8010072 <__sflush_r+0xae>
 8010056:	2301      	movs	r3, #1
 8010058:	4628      	mov	r0, r5
 801005a:	47b0      	blx	r6
 801005c:	4602      	mov	r2, r0
 801005e:	1c50      	adds	r0, r2, #1
 8010060:	d1c9      	bne.n	800fff6 <__sflush_r+0x32>
 8010062:	682b      	ldr	r3, [r5, #0]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d0c6      	beq.n	800fff6 <__sflush_r+0x32>
 8010068:	2b1d      	cmp	r3, #29
 801006a:	d001      	beq.n	8010070 <__sflush_r+0xac>
 801006c:	2b16      	cmp	r3, #22
 801006e:	d11d      	bne.n	80100ac <__sflush_r+0xe8>
 8010070:	602f      	str	r7, [r5, #0]
 8010072:	2000      	movs	r0, #0
 8010074:	e021      	b.n	80100ba <__sflush_r+0xf6>
 8010076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801007a:	b21b      	sxth	r3, r3
 801007c:	e01a      	b.n	80100b4 <__sflush_r+0xf0>
 801007e:	690f      	ldr	r7, [r1, #16]
 8010080:	2f00      	cmp	r7, #0
 8010082:	d0f6      	beq.n	8010072 <__sflush_r+0xae>
 8010084:	0793      	lsls	r3, r2, #30
 8010086:	680e      	ldr	r6, [r1, #0]
 8010088:	600f      	str	r7, [r1, #0]
 801008a:	bf0c      	ite	eq
 801008c:	694b      	ldreq	r3, [r1, #20]
 801008e:	2300      	movne	r3, #0
 8010090:	eba6 0807 	sub.w	r8, r6, r7
 8010094:	608b      	str	r3, [r1, #8]
 8010096:	f1b8 0f00 	cmp.w	r8, #0
 801009a:	ddea      	ble.n	8010072 <__sflush_r+0xae>
 801009c:	4643      	mov	r3, r8
 801009e:	463a      	mov	r2, r7
 80100a0:	6a21      	ldr	r1, [r4, #32]
 80100a2:	4628      	mov	r0, r5
 80100a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80100a6:	47b0      	blx	r6
 80100a8:	2800      	cmp	r0, #0
 80100aa:	dc08      	bgt.n	80100be <__sflush_r+0xfa>
 80100ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100b4:	f04f 30ff 	mov.w	r0, #4294967295
 80100b8:	81a3      	strh	r3, [r4, #12]
 80100ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100be:	4407      	add	r7, r0
 80100c0:	eba8 0800 	sub.w	r8, r8, r0
 80100c4:	e7e7      	b.n	8010096 <__sflush_r+0xd2>
 80100c6:	bf00      	nop
 80100c8:	20400001 	.word	0x20400001

080100cc <_fflush_r>:
 80100cc:	b538      	push	{r3, r4, r5, lr}
 80100ce:	690b      	ldr	r3, [r1, #16]
 80100d0:	4605      	mov	r5, r0
 80100d2:	460c      	mov	r4, r1
 80100d4:	b913      	cbnz	r3, 80100dc <_fflush_r+0x10>
 80100d6:	2500      	movs	r5, #0
 80100d8:	4628      	mov	r0, r5
 80100da:	bd38      	pop	{r3, r4, r5, pc}
 80100dc:	b118      	cbz	r0, 80100e6 <_fflush_r+0x1a>
 80100de:	6a03      	ldr	r3, [r0, #32]
 80100e0:	b90b      	cbnz	r3, 80100e6 <_fflush_r+0x1a>
 80100e2:	f7fd fa13 	bl	800d50c <__sinit>
 80100e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d0f3      	beq.n	80100d6 <_fflush_r+0xa>
 80100ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80100f0:	07d0      	lsls	r0, r2, #31
 80100f2:	d404      	bmi.n	80100fe <_fflush_r+0x32>
 80100f4:	0599      	lsls	r1, r3, #22
 80100f6:	d402      	bmi.n	80100fe <_fflush_r+0x32>
 80100f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80100fa:	f7fd fb56 	bl	800d7aa <__retarget_lock_acquire_recursive>
 80100fe:	4628      	mov	r0, r5
 8010100:	4621      	mov	r1, r4
 8010102:	f7ff ff5f 	bl	800ffc4 <__sflush_r>
 8010106:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010108:	4605      	mov	r5, r0
 801010a:	07da      	lsls	r2, r3, #31
 801010c:	d4e4      	bmi.n	80100d8 <_fflush_r+0xc>
 801010e:	89a3      	ldrh	r3, [r4, #12]
 8010110:	059b      	lsls	r3, r3, #22
 8010112:	d4e1      	bmi.n	80100d8 <_fflush_r+0xc>
 8010114:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010116:	f7fd fb49 	bl	800d7ac <__retarget_lock_release_recursive>
 801011a:	e7dd      	b.n	80100d8 <_fflush_r+0xc>

0801011c <memmove>:
 801011c:	4288      	cmp	r0, r1
 801011e:	b510      	push	{r4, lr}
 8010120:	eb01 0402 	add.w	r4, r1, r2
 8010124:	d902      	bls.n	801012c <memmove+0x10>
 8010126:	4284      	cmp	r4, r0
 8010128:	4623      	mov	r3, r4
 801012a:	d807      	bhi.n	801013c <memmove+0x20>
 801012c:	1e43      	subs	r3, r0, #1
 801012e:	42a1      	cmp	r1, r4
 8010130:	d008      	beq.n	8010144 <memmove+0x28>
 8010132:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010136:	f803 2f01 	strb.w	r2, [r3, #1]!
 801013a:	e7f8      	b.n	801012e <memmove+0x12>
 801013c:	4402      	add	r2, r0
 801013e:	4601      	mov	r1, r0
 8010140:	428a      	cmp	r2, r1
 8010142:	d100      	bne.n	8010146 <memmove+0x2a>
 8010144:	bd10      	pop	{r4, pc}
 8010146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801014a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801014e:	e7f7      	b.n	8010140 <memmove+0x24>

08010150 <strncmp>:
 8010150:	b510      	push	{r4, lr}
 8010152:	b16a      	cbz	r2, 8010170 <strncmp+0x20>
 8010154:	3901      	subs	r1, #1
 8010156:	1884      	adds	r4, r0, r2
 8010158:	f810 2b01 	ldrb.w	r2, [r0], #1
 801015c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010160:	429a      	cmp	r2, r3
 8010162:	d103      	bne.n	801016c <strncmp+0x1c>
 8010164:	42a0      	cmp	r0, r4
 8010166:	d001      	beq.n	801016c <strncmp+0x1c>
 8010168:	2a00      	cmp	r2, #0
 801016a:	d1f5      	bne.n	8010158 <strncmp+0x8>
 801016c:	1ad0      	subs	r0, r2, r3
 801016e:	bd10      	pop	{r4, pc}
 8010170:	4610      	mov	r0, r2
 8010172:	e7fc      	b.n	801016e <strncmp+0x1e>

08010174 <_sbrk_r>:
 8010174:	b538      	push	{r3, r4, r5, lr}
 8010176:	2300      	movs	r3, #0
 8010178:	4d05      	ldr	r5, [pc, #20]	@ (8010190 <_sbrk_r+0x1c>)
 801017a:	4604      	mov	r4, r0
 801017c:	4608      	mov	r0, r1
 801017e:	602b      	str	r3, [r5, #0]
 8010180:	f7f1 fb28 	bl	80017d4 <_sbrk>
 8010184:	1c43      	adds	r3, r0, #1
 8010186:	d102      	bne.n	801018e <_sbrk_r+0x1a>
 8010188:	682b      	ldr	r3, [r5, #0]
 801018a:	b103      	cbz	r3, 801018e <_sbrk_r+0x1a>
 801018c:	6023      	str	r3, [r4, #0]
 801018e:	bd38      	pop	{r3, r4, r5, pc}
 8010190:	2000054c 	.word	0x2000054c

08010194 <memcpy>:
 8010194:	440a      	add	r2, r1
 8010196:	1e43      	subs	r3, r0, #1
 8010198:	4291      	cmp	r1, r2
 801019a:	d100      	bne.n	801019e <memcpy+0xa>
 801019c:	4770      	bx	lr
 801019e:	b510      	push	{r4, lr}
 80101a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80101a4:	4291      	cmp	r1, r2
 80101a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80101aa:	d1f9      	bne.n	80101a0 <memcpy+0xc>
 80101ac:	bd10      	pop	{r4, pc}
	...

080101b0 <nan>:
 80101b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80101b8 <nan+0x8>
 80101b4:	4770      	bx	lr
 80101b6:	bf00      	nop
 80101b8:	00000000 	.word	0x00000000
 80101bc:	7ff80000 	.word	0x7ff80000

080101c0 <__assert_func>:
 80101c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80101c2:	4614      	mov	r4, r2
 80101c4:	461a      	mov	r2, r3
 80101c6:	4b09      	ldr	r3, [pc, #36]	@ (80101ec <__assert_func+0x2c>)
 80101c8:	4605      	mov	r5, r0
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	68d8      	ldr	r0, [r3, #12]
 80101ce:	b14c      	cbz	r4, 80101e4 <__assert_func+0x24>
 80101d0:	4b07      	ldr	r3, [pc, #28]	@ (80101f0 <__assert_func+0x30>)
 80101d2:	9100      	str	r1, [sp, #0]
 80101d4:	4907      	ldr	r1, [pc, #28]	@ (80101f4 <__assert_func+0x34>)
 80101d6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80101da:	462b      	mov	r3, r5
 80101dc:	f000 fba4 	bl	8010928 <fiprintf>
 80101e0:	f000 fbb4 	bl	801094c <abort>
 80101e4:	4b04      	ldr	r3, [pc, #16]	@ (80101f8 <__assert_func+0x38>)
 80101e6:	461c      	mov	r4, r3
 80101e8:	e7f3      	b.n	80101d2 <__assert_func+0x12>
 80101ea:	bf00      	nop
 80101ec:	20000018 	.word	0x20000018
 80101f0:	0801109e 	.word	0x0801109e
 80101f4:	080110ab 	.word	0x080110ab
 80101f8:	080110d9 	.word	0x080110d9

080101fc <_calloc_r>:
 80101fc:	b570      	push	{r4, r5, r6, lr}
 80101fe:	fba1 5402 	umull	r5, r4, r1, r2
 8010202:	b934      	cbnz	r4, 8010212 <_calloc_r+0x16>
 8010204:	4629      	mov	r1, r5
 8010206:	f7fe f9bd 	bl	800e584 <_malloc_r>
 801020a:	4606      	mov	r6, r0
 801020c:	b928      	cbnz	r0, 801021a <_calloc_r+0x1e>
 801020e:	4630      	mov	r0, r6
 8010210:	bd70      	pop	{r4, r5, r6, pc}
 8010212:	220c      	movs	r2, #12
 8010214:	2600      	movs	r6, #0
 8010216:	6002      	str	r2, [r0, #0]
 8010218:	e7f9      	b.n	801020e <_calloc_r+0x12>
 801021a:	462a      	mov	r2, r5
 801021c:	4621      	mov	r1, r4
 801021e:	f7fd fa46 	bl	800d6ae <memset>
 8010222:	e7f4      	b.n	801020e <_calloc_r+0x12>

08010224 <rshift>:
 8010224:	6903      	ldr	r3, [r0, #16]
 8010226:	114a      	asrs	r2, r1, #5
 8010228:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801022c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010230:	f100 0414 	add.w	r4, r0, #20
 8010234:	dd45      	ble.n	80102c2 <rshift+0x9e>
 8010236:	f011 011f 	ands.w	r1, r1, #31
 801023a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801023e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010242:	d10c      	bne.n	801025e <rshift+0x3a>
 8010244:	f100 0710 	add.w	r7, r0, #16
 8010248:	4629      	mov	r1, r5
 801024a:	42b1      	cmp	r1, r6
 801024c:	d334      	bcc.n	80102b8 <rshift+0x94>
 801024e:	1a9b      	subs	r3, r3, r2
 8010250:	1eea      	subs	r2, r5, #3
 8010252:	009b      	lsls	r3, r3, #2
 8010254:	4296      	cmp	r6, r2
 8010256:	bf38      	it	cc
 8010258:	2300      	movcc	r3, #0
 801025a:	4423      	add	r3, r4
 801025c:	e015      	b.n	801028a <rshift+0x66>
 801025e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010262:	f1c1 0820 	rsb	r8, r1, #32
 8010266:	f105 0e04 	add.w	lr, r5, #4
 801026a:	46a1      	mov	r9, r4
 801026c:	40cf      	lsrs	r7, r1
 801026e:	4576      	cmp	r6, lr
 8010270:	46f4      	mov	ip, lr
 8010272:	d815      	bhi.n	80102a0 <rshift+0x7c>
 8010274:	1a9a      	subs	r2, r3, r2
 8010276:	3501      	adds	r5, #1
 8010278:	0092      	lsls	r2, r2, #2
 801027a:	3a04      	subs	r2, #4
 801027c:	42ae      	cmp	r6, r5
 801027e:	bf38      	it	cc
 8010280:	2200      	movcc	r2, #0
 8010282:	18a3      	adds	r3, r4, r2
 8010284:	50a7      	str	r7, [r4, r2]
 8010286:	b107      	cbz	r7, 801028a <rshift+0x66>
 8010288:	3304      	adds	r3, #4
 801028a:	1b1a      	subs	r2, r3, r4
 801028c:	42a3      	cmp	r3, r4
 801028e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010292:	bf08      	it	eq
 8010294:	2300      	moveq	r3, #0
 8010296:	6102      	str	r2, [r0, #16]
 8010298:	bf08      	it	eq
 801029a:	6143      	streq	r3, [r0, #20]
 801029c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102a0:	f8dc c000 	ldr.w	ip, [ip]
 80102a4:	fa0c fc08 	lsl.w	ip, ip, r8
 80102a8:	ea4c 0707 	orr.w	r7, ip, r7
 80102ac:	f849 7b04 	str.w	r7, [r9], #4
 80102b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80102b4:	40cf      	lsrs	r7, r1
 80102b6:	e7da      	b.n	801026e <rshift+0x4a>
 80102b8:	f851 cb04 	ldr.w	ip, [r1], #4
 80102bc:	f847 cf04 	str.w	ip, [r7, #4]!
 80102c0:	e7c3      	b.n	801024a <rshift+0x26>
 80102c2:	4623      	mov	r3, r4
 80102c4:	e7e1      	b.n	801028a <rshift+0x66>

080102c6 <__hexdig_fun>:
 80102c6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80102ca:	2b09      	cmp	r3, #9
 80102cc:	d802      	bhi.n	80102d4 <__hexdig_fun+0xe>
 80102ce:	3820      	subs	r0, #32
 80102d0:	b2c0      	uxtb	r0, r0
 80102d2:	4770      	bx	lr
 80102d4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80102d8:	2b05      	cmp	r3, #5
 80102da:	d801      	bhi.n	80102e0 <__hexdig_fun+0x1a>
 80102dc:	3847      	subs	r0, #71	@ 0x47
 80102de:	e7f7      	b.n	80102d0 <__hexdig_fun+0xa>
 80102e0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80102e4:	2b05      	cmp	r3, #5
 80102e6:	d801      	bhi.n	80102ec <__hexdig_fun+0x26>
 80102e8:	3827      	subs	r0, #39	@ 0x27
 80102ea:	e7f1      	b.n	80102d0 <__hexdig_fun+0xa>
 80102ec:	2000      	movs	r0, #0
 80102ee:	4770      	bx	lr

080102f0 <__gethex>:
 80102f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f4:	b085      	sub	sp, #20
 80102f6:	468a      	mov	sl, r1
 80102f8:	4690      	mov	r8, r2
 80102fa:	9302      	str	r3, [sp, #8]
 80102fc:	680b      	ldr	r3, [r1, #0]
 80102fe:	9001      	str	r0, [sp, #4]
 8010300:	1c9c      	adds	r4, r3, #2
 8010302:	46a1      	mov	r9, r4
 8010304:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010308:	2830      	cmp	r0, #48	@ 0x30
 801030a:	d0fa      	beq.n	8010302 <__gethex+0x12>
 801030c:	eba9 0303 	sub.w	r3, r9, r3
 8010310:	f1a3 0b02 	sub.w	fp, r3, #2
 8010314:	f7ff ffd7 	bl	80102c6 <__hexdig_fun>
 8010318:	4605      	mov	r5, r0
 801031a:	2800      	cmp	r0, #0
 801031c:	d166      	bne.n	80103ec <__gethex+0xfc>
 801031e:	2201      	movs	r2, #1
 8010320:	499e      	ldr	r1, [pc, #632]	@ (801059c <__gethex+0x2ac>)
 8010322:	4648      	mov	r0, r9
 8010324:	f7ff ff14 	bl	8010150 <strncmp>
 8010328:	4607      	mov	r7, r0
 801032a:	2800      	cmp	r0, #0
 801032c:	d165      	bne.n	80103fa <__gethex+0x10a>
 801032e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010332:	4626      	mov	r6, r4
 8010334:	f7ff ffc7 	bl	80102c6 <__hexdig_fun>
 8010338:	2800      	cmp	r0, #0
 801033a:	d060      	beq.n	80103fe <__gethex+0x10e>
 801033c:	4623      	mov	r3, r4
 801033e:	7818      	ldrb	r0, [r3, #0]
 8010340:	4699      	mov	r9, r3
 8010342:	3301      	adds	r3, #1
 8010344:	2830      	cmp	r0, #48	@ 0x30
 8010346:	d0fa      	beq.n	801033e <__gethex+0x4e>
 8010348:	f7ff ffbd 	bl	80102c6 <__hexdig_fun>
 801034c:	fab0 f580 	clz	r5, r0
 8010350:	f04f 0b01 	mov.w	fp, #1
 8010354:	096d      	lsrs	r5, r5, #5
 8010356:	464a      	mov	r2, r9
 8010358:	4616      	mov	r6, r2
 801035a:	3201      	adds	r2, #1
 801035c:	7830      	ldrb	r0, [r6, #0]
 801035e:	f7ff ffb2 	bl	80102c6 <__hexdig_fun>
 8010362:	2800      	cmp	r0, #0
 8010364:	d1f8      	bne.n	8010358 <__gethex+0x68>
 8010366:	2201      	movs	r2, #1
 8010368:	498c      	ldr	r1, [pc, #560]	@ (801059c <__gethex+0x2ac>)
 801036a:	4630      	mov	r0, r6
 801036c:	f7ff fef0 	bl	8010150 <strncmp>
 8010370:	2800      	cmp	r0, #0
 8010372:	d13e      	bne.n	80103f2 <__gethex+0x102>
 8010374:	b944      	cbnz	r4, 8010388 <__gethex+0x98>
 8010376:	1c74      	adds	r4, r6, #1
 8010378:	4622      	mov	r2, r4
 801037a:	4616      	mov	r6, r2
 801037c:	3201      	adds	r2, #1
 801037e:	7830      	ldrb	r0, [r6, #0]
 8010380:	f7ff ffa1 	bl	80102c6 <__hexdig_fun>
 8010384:	2800      	cmp	r0, #0
 8010386:	d1f8      	bne.n	801037a <__gethex+0x8a>
 8010388:	1ba4      	subs	r4, r4, r6
 801038a:	00a7      	lsls	r7, r4, #2
 801038c:	7833      	ldrb	r3, [r6, #0]
 801038e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010392:	2b50      	cmp	r3, #80	@ 0x50
 8010394:	d13d      	bne.n	8010412 <__gethex+0x122>
 8010396:	7873      	ldrb	r3, [r6, #1]
 8010398:	2b2b      	cmp	r3, #43	@ 0x2b
 801039a:	d032      	beq.n	8010402 <__gethex+0x112>
 801039c:	2b2d      	cmp	r3, #45	@ 0x2d
 801039e:	d033      	beq.n	8010408 <__gethex+0x118>
 80103a0:	1c71      	adds	r1, r6, #1
 80103a2:	2400      	movs	r4, #0
 80103a4:	7808      	ldrb	r0, [r1, #0]
 80103a6:	f7ff ff8e 	bl	80102c6 <__hexdig_fun>
 80103aa:	1e43      	subs	r3, r0, #1
 80103ac:	b2db      	uxtb	r3, r3
 80103ae:	2b18      	cmp	r3, #24
 80103b0:	d82f      	bhi.n	8010412 <__gethex+0x122>
 80103b2:	f1a0 0210 	sub.w	r2, r0, #16
 80103b6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80103ba:	f7ff ff84 	bl	80102c6 <__hexdig_fun>
 80103be:	f100 3cff 	add.w	ip, r0, #4294967295
 80103c2:	230a      	movs	r3, #10
 80103c4:	fa5f fc8c 	uxtb.w	ip, ip
 80103c8:	f1bc 0f18 	cmp.w	ip, #24
 80103cc:	d91e      	bls.n	801040c <__gethex+0x11c>
 80103ce:	b104      	cbz	r4, 80103d2 <__gethex+0xe2>
 80103d0:	4252      	negs	r2, r2
 80103d2:	4417      	add	r7, r2
 80103d4:	f8ca 1000 	str.w	r1, [sl]
 80103d8:	b1ed      	cbz	r5, 8010416 <__gethex+0x126>
 80103da:	f1bb 0f00 	cmp.w	fp, #0
 80103de:	bf0c      	ite	eq
 80103e0:	2506      	moveq	r5, #6
 80103e2:	2500      	movne	r5, #0
 80103e4:	4628      	mov	r0, r5
 80103e6:	b005      	add	sp, #20
 80103e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103ec:	2500      	movs	r5, #0
 80103ee:	462c      	mov	r4, r5
 80103f0:	e7b1      	b.n	8010356 <__gethex+0x66>
 80103f2:	2c00      	cmp	r4, #0
 80103f4:	d1c8      	bne.n	8010388 <__gethex+0x98>
 80103f6:	4627      	mov	r7, r4
 80103f8:	e7c8      	b.n	801038c <__gethex+0x9c>
 80103fa:	464e      	mov	r6, r9
 80103fc:	462f      	mov	r7, r5
 80103fe:	2501      	movs	r5, #1
 8010400:	e7c4      	b.n	801038c <__gethex+0x9c>
 8010402:	2400      	movs	r4, #0
 8010404:	1cb1      	adds	r1, r6, #2
 8010406:	e7cd      	b.n	80103a4 <__gethex+0xb4>
 8010408:	2401      	movs	r4, #1
 801040a:	e7fb      	b.n	8010404 <__gethex+0x114>
 801040c:	fb03 0002 	mla	r0, r3, r2, r0
 8010410:	e7cf      	b.n	80103b2 <__gethex+0xc2>
 8010412:	4631      	mov	r1, r6
 8010414:	e7de      	b.n	80103d4 <__gethex+0xe4>
 8010416:	eba6 0309 	sub.w	r3, r6, r9
 801041a:	4629      	mov	r1, r5
 801041c:	3b01      	subs	r3, #1
 801041e:	2b07      	cmp	r3, #7
 8010420:	dc0a      	bgt.n	8010438 <__gethex+0x148>
 8010422:	9801      	ldr	r0, [sp, #4]
 8010424:	f7fe f93a 	bl	800e69c <_Balloc>
 8010428:	4604      	mov	r4, r0
 801042a:	b940      	cbnz	r0, 801043e <__gethex+0x14e>
 801042c:	4b5c      	ldr	r3, [pc, #368]	@ (80105a0 <__gethex+0x2b0>)
 801042e:	4602      	mov	r2, r0
 8010430:	21e4      	movs	r1, #228	@ 0xe4
 8010432:	485c      	ldr	r0, [pc, #368]	@ (80105a4 <__gethex+0x2b4>)
 8010434:	f7ff fec4 	bl	80101c0 <__assert_func>
 8010438:	3101      	adds	r1, #1
 801043a:	105b      	asrs	r3, r3, #1
 801043c:	e7ef      	b.n	801041e <__gethex+0x12e>
 801043e:	f100 0a14 	add.w	sl, r0, #20
 8010442:	2300      	movs	r3, #0
 8010444:	4655      	mov	r5, sl
 8010446:	469b      	mov	fp, r3
 8010448:	45b1      	cmp	r9, r6
 801044a:	d337      	bcc.n	80104bc <__gethex+0x1cc>
 801044c:	f845 bb04 	str.w	fp, [r5], #4
 8010450:	eba5 050a 	sub.w	r5, r5, sl
 8010454:	4658      	mov	r0, fp
 8010456:	10ad      	asrs	r5, r5, #2
 8010458:	6125      	str	r5, [r4, #16]
 801045a:	016d      	lsls	r5, r5, #5
 801045c:	f7fe fa12 	bl	800e884 <__hi0bits>
 8010460:	f8d8 6000 	ldr.w	r6, [r8]
 8010464:	1a2d      	subs	r5, r5, r0
 8010466:	42b5      	cmp	r5, r6
 8010468:	dd54      	ble.n	8010514 <__gethex+0x224>
 801046a:	1bad      	subs	r5, r5, r6
 801046c:	4620      	mov	r0, r4
 801046e:	4629      	mov	r1, r5
 8010470:	f7fe fda9 	bl	800efc6 <__any_on>
 8010474:	4681      	mov	r9, r0
 8010476:	b178      	cbz	r0, 8010498 <__gethex+0x1a8>
 8010478:	1e6b      	subs	r3, r5, #1
 801047a:	f04f 0901 	mov.w	r9, #1
 801047e:	1159      	asrs	r1, r3, #5
 8010480:	f003 021f 	and.w	r2, r3, #31
 8010484:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010488:	fa09 f202 	lsl.w	r2, r9, r2
 801048c:	420a      	tst	r2, r1
 801048e:	d003      	beq.n	8010498 <__gethex+0x1a8>
 8010490:	454b      	cmp	r3, r9
 8010492:	dc36      	bgt.n	8010502 <__gethex+0x212>
 8010494:	f04f 0902 	mov.w	r9, #2
 8010498:	442f      	add	r7, r5
 801049a:	4629      	mov	r1, r5
 801049c:	4620      	mov	r0, r4
 801049e:	f7ff fec1 	bl	8010224 <rshift>
 80104a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80104a6:	42bb      	cmp	r3, r7
 80104a8:	da42      	bge.n	8010530 <__gethex+0x240>
 80104aa:	4621      	mov	r1, r4
 80104ac:	9801      	ldr	r0, [sp, #4]
 80104ae:	f7fe f935 	bl	800e71c <_Bfree>
 80104b2:	2300      	movs	r3, #0
 80104b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80104b6:	25a3      	movs	r5, #163	@ 0xa3
 80104b8:	6013      	str	r3, [r2, #0]
 80104ba:	e793      	b.n	80103e4 <__gethex+0xf4>
 80104bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80104c0:	2a2e      	cmp	r2, #46	@ 0x2e
 80104c2:	d012      	beq.n	80104ea <__gethex+0x1fa>
 80104c4:	2b20      	cmp	r3, #32
 80104c6:	d104      	bne.n	80104d2 <__gethex+0x1e2>
 80104c8:	f845 bb04 	str.w	fp, [r5], #4
 80104cc:	f04f 0b00 	mov.w	fp, #0
 80104d0:	465b      	mov	r3, fp
 80104d2:	7830      	ldrb	r0, [r6, #0]
 80104d4:	9303      	str	r3, [sp, #12]
 80104d6:	f7ff fef6 	bl	80102c6 <__hexdig_fun>
 80104da:	9b03      	ldr	r3, [sp, #12]
 80104dc:	f000 000f 	and.w	r0, r0, #15
 80104e0:	4098      	lsls	r0, r3
 80104e2:	3304      	adds	r3, #4
 80104e4:	ea4b 0b00 	orr.w	fp, fp, r0
 80104e8:	e7ae      	b.n	8010448 <__gethex+0x158>
 80104ea:	45b1      	cmp	r9, r6
 80104ec:	d8ea      	bhi.n	80104c4 <__gethex+0x1d4>
 80104ee:	2201      	movs	r2, #1
 80104f0:	492a      	ldr	r1, [pc, #168]	@ (801059c <__gethex+0x2ac>)
 80104f2:	4630      	mov	r0, r6
 80104f4:	9303      	str	r3, [sp, #12]
 80104f6:	f7ff fe2b 	bl	8010150 <strncmp>
 80104fa:	9b03      	ldr	r3, [sp, #12]
 80104fc:	2800      	cmp	r0, #0
 80104fe:	d1e1      	bne.n	80104c4 <__gethex+0x1d4>
 8010500:	e7a2      	b.n	8010448 <__gethex+0x158>
 8010502:	1ea9      	subs	r1, r5, #2
 8010504:	4620      	mov	r0, r4
 8010506:	f7fe fd5e 	bl	800efc6 <__any_on>
 801050a:	2800      	cmp	r0, #0
 801050c:	d0c2      	beq.n	8010494 <__gethex+0x1a4>
 801050e:	f04f 0903 	mov.w	r9, #3
 8010512:	e7c1      	b.n	8010498 <__gethex+0x1a8>
 8010514:	da09      	bge.n	801052a <__gethex+0x23a>
 8010516:	1b75      	subs	r5, r6, r5
 8010518:	4621      	mov	r1, r4
 801051a:	9801      	ldr	r0, [sp, #4]
 801051c:	462a      	mov	r2, r5
 801051e:	1b7f      	subs	r7, r7, r5
 8010520:	f7fe fb10 	bl	800eb44 <__lshift>
 8010524:	4604      	mov	r4, r0
 8010526:	f100 0a14 	add.w	sl, r0, #20
 801052a:	f04f 0900 	mov.w	r9, #0
 801052e:	e7b8      	b.n	80104a2 <__gethex+0x1b2>
 8010530:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010534:	42bd      	cmp	r5, r7
 8010536:	dd6f      	ble.n	8010618 <__gethex+0x328>
 8010538:	1bed      	subs	r5, r5, r7
 801053a:	42ae      	cmp	r6, r5
 801053c:	dc34      	bgt.n	80105a8 <__gethex+0x2b8>
 801053e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010542:	2b02      	cmp	r3, #2
 8010544:	d022      	beq.n	801058c <__gethex+0x29c>
 8010546:	2b03      	cmp	r3, #3
 8010548:	d024      	beq.n	8010594 <__gethex+0x2a4>
 801054a:	2b01      	cmp	r3, #1
 801054c:	d115      	bne.n	801057a <__gethex+0x28a>
 801054e:	42ae      	cmp	r6, r5
 8010550:	d113      	bne.n	801057a <__gethex+0x28a>
 8010552:	2e01      	cmp	r6, #1
 8010554:	d10b      	bne.n	801056e <__gethex+0x27e>
 8010556:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801055a:	2562      	movs	r5, #98	@ 0x62
 801055c:	9a02      	ldr	r2, [sp, #8]
 801055e:	6013      	str	r3, [r2, #0]
 8010560:	2301      	movs	r3, #1
 8010562:	6123      	str	r3, [r4, #16]
 8010564:	f8ca 3000 	str.w	r3, [sl]
 8010568:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801056a:	601c      	str	r4, [r3, #0]
 801056c:	e73a      	b.n	80103e4 <__gethex+0xf4>
 801056e:	1e71      	subs	r1, r6, #1
 8010570:	4620      	mov	r0, r4
 8010572:	f7fe fd28 	bl	800efc6 <__any_on>
 8010576:	2800      	cmp	r0, #0
 8010578:	d1ed      	bne.n	8010556 <__gethex+0x266>
 801057a:	4621      	mov	r1, r4
 801057c:	9801      	ldr	r0, [sp, #4]
 801057e:	f7fe f8cd 	bl	800e71c <_Bfree>
 8010582:	2300      	movs	r3, #0
 8010584:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010586:	2550      	movs	r5, #80	@ 0x50
 8010588:	6013      	str	r3, [r2, #0]
 801058a:	e72b      	b.n	80103e4 <__gethex+0xf4>
 801058c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801058e:	2b00      	cmp	r3, #0
 8010590:	d1f3      	bne.n	801057a <__gethex+0x28a>
 8010592:	e7e0      	b.n	8010556 <__gethex+0x266>
 8010594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010596:	2b00      	cmp	r3, #0
 8010598:	d1dd      	bne.n	8010556 <__gethex+0x266>
 801059a:	e7ee      	b.n	801057a <__gethex+0x28a>
 801059c:	08011083 	.word	0x08011083
 80105a0:	08011019 	.word	0x08011019
 80105a4:	080110da 	.word	0x080110da
 80105a8:	1e6f      	subs	r7, r5, #1
 80105aa:	f1b9 0f00 	cmp.w	r9, #0
 80105ae:	d130      	bne.n	8010612 <__gethex+0x322>
 80105b0:	b127      	cbz	r7, 80105bc <__gethex+0x2cc>
 80105b2:	4639      	mov	r1, r7
 80105b4:	4620      	mov	r0, r4
 80105b6:	f7fe fd06 	bl	800efc6 <__any_on>
 80105ba:	4681      	mov	r9, r0
 80105bc:	117a      	asrs	r2, r7, #5
 80105be:	2301      	movs	r3, #1
 80105c0:	f007 071f 	and.w	r7, r7, #31
 80105c4:	4629      	mov	r1, r5
 80105c6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80105ca:	4620      	mov	r0, r4
 80105cc:	40bb      	lsls	r3, r7
 80105ce:	1b76      	subs	r6, r6, r5
 80105d0:	2502      	movs	r5, #2
 80105d2:	4213      	tst	r3, r2
 80105d4:	bf18      	it	ne
 80105d6:	f049 0902 	orrne.w	r9, r9, #2
 80105da:	f7ff fe23 	bl	8010224 <rshift>
 80105de:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80105e2:	f1b9 0f00 	cmp.w	r9, #0
 80105e6:	d047      	beq.n	8010678 <__gethex+0x388>
 80105e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105ec:	2b02      	cmp	r3, #2
 80105ee:	d015      	beq.n	801061c <__gethex+0x32c>
 80105f0:	2b03      	cmp	r3, #3
 80105f2:	d017      	beq.n	8010624 <__gethex+0x334>
 80105f4:	2b01      	cmp	r3, #1
 80105f6:	d109      	bne.n	801060c <__gethex+0x31c>
 80105f8:	f019 0f02 	tst.w	r9, #2
 80105fc:	d006      	beq.n	801060c <__gethex+0x31c>
 80105fe:	f8da 3000 	ldr.w	r3, [sl]
 8010602:	ea49 0903 	orr.w	r9, r9, r3
 8010606:	f019 0f01 	tst.w	r9, #1
 801060a:	d10e      	bne.n	801062a <__gethex+0x33a>
 801060c:	f045 0510 	orr.w	r5, r5, #16
 8010610:	e032      	b.n	8010678 <__gethex+0x388>
 8010612:	f04f 0901 	mov.w	r9, #1
 8010616:	e7d1      	b.n	80105bc <__gethex+0x2cc>
 8010618:	2501      	movs	r5, #1
 801061a:	e7e2      	b.n	80105e2 <__gethex+0x2f2>
 801061c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801061e:	f1c3 0301 	rsb	r3, r3, #1
 8010622:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010624:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010626:	2b00      	cmp	r3, #0
 8010628:	d0f0      	beq.n	801060c <__gethex+0x31c>
 801062a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801062e:	f104 0314 	add.w	r3, r4, #20
 8010632:	f04f 0c00 	mov.w	ip, #0
 8010636:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801063a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801063e:	4618      	mov	r0, r3
 8010640:	f853 2b04 	ldr.w	r2, [r3], #4
 8010644:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010648:	d01b      	beq.n	8010682 <__gethex+0x392>
 801064a:	3201      	adds	r2, #1
 801064c:	6002      	str	r2, [r0, #0]
 801064e:	2d02      	cmp	r5, #2
 8010650:	f104 0314 	add.w	r3, r4, #20
 8010654:	d13c      	bne.n	80106d0 <__gethex+0x3e0>
 8010656:	f8d8 2000 	ldr.w	r2, [r8]
 801065a:	3a01      	subs	r2, #1
 801065c:	42b2      	cmp	r2, r6
 801065e:	d109      	bne.n	8010674 <__gethex+0x384>
 8010660:	1171      	asrs	r1, r6, #5
 8010662:	2201      	movs	r2, #1
 8010664:	f006 061f 	and.w	r6, r6, #31
 8010668:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801066c:	fa02 f606 	lsl.w	r6, r2, r6
 8010670:	421e      	tst	r6, r3
 8010672:	d13a      	bne.n	80106ea <__gethex+0x3fa>
 8010674:	f045 0520 	orr.w	r5, r5, #32
 8010678:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801067a:	601c      	str	r4, [r3, #0]
 801067c:	9b02      	ldr	r3, [sp, #8]
 801067e:	601f      	str	r7, [r3, #0]
 8010680:	e6b0      	b.n	80103e4 <__gethex+0xf4>
 8010682:	4299      	cmp	r1, r3
 8010684:	f843 cc04 	str.w	ip, [r3, #-4]
 8010688:	d8d9      	bhi.n	801063e <__gethex+0x34e>
 801068a:	68a3      	ldr	r3, [r4, #8]
 801068c:	459b      	cmp	fp, r3
 801068e:	db17      	blt.n	80106c0 <__gethex+0x3d0>
 8010690:	6861      	ldr	r1, [r4, #4]
 8010692:	9801      	ldr	r0, [sp, #4]
 8010694:	3101      	adds	r1, #1
 8010696:	f7fe f801 	bl	800e69c <_Balloc>
 801069a:	4681      	mov	r9, r0
 801069c:	b918      	cbnz	r0, 80106a6 <__gethex+0x3b6>
 801069e:	4b1a      	ldr	r3, [pc, #104]	@ (8010708 <__gethex+0x418>)
 80106a0:	4602      	mov	r2, r0
 80106a2:	2184      	movs	r1, #132	@ 0x84
 80106a4:	e6c5      	b.n	8010432 <__gethex+0x142>
 80106a6:	6922      	ldr	r2, [r4, #16]
 80106a8:	f104 010c 	add.w	r1, r4, #12
 80106ac:	300c      	adds	r0, #12
 80106ae:	3202      	adds	r2, #2
 80106b0:	0092      	lsls	r2, r2, #2
 80106b2:	f7ff fd6f 	bl	8010194 <memcpy>
 80106b6:	4621      	mov	r1, r4
 80106b8:	464c      	mov	r4, r9
 80106ba:	9801      	ldr	r0, [sp, #4]
 80106bc:	f7fe f82e 	bl	800e71c <_Bfree>
 80106c0:	6923      	ldr	r3, [r4, #16]
 80106c2:	1c5a      	adds	r2, r3, #1
 80106c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80106c8:	6122      	str	r2, [r4, #16]
 80106ca:	2201      	movs	r2, #1
 80106cc:	615a      	str	r2, [r3, #20]
 80106ce:	e7be      	b.n	801064e <__gethex+0x35e>
 80106d0:	6922      	ldr	r2, [r4, #16]
 80106d2:	455a      	cmp	r2, fp
 80106d4:	dd0b      	ble.n	80106ee <__gethex+0x3fe>
 80106d6:	2101      	movs	r1, #1
 80106d8:	4620      	mov	r0, r4
 80106da:	f7ff fda3 	bl	8010224 <rshift>
 80106de:	3701      	adds	r7, #1
 80106e0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80106e4:	42bb      	cmp	r3, r7
 80106e6:	f6ff aee0 	blt.w	80104aa <__gethex+0x1ba>
 80106ea:	2501      	movs	r5, #1
 80106ec:	e7c2      	b.n	8010674 <__gethex+0x384>
 80106ee:	f016 061f 	ands.w	r6, r6, #31
 80106f2:	d0fa      	beq.n	80106ea <__gethex+0x3fa>
 80106f4:	4453      	add	r3, sl
 80106f6:	f1c6 0620 	rsb	r6, r6, #32
 80106fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80106fe:	f7fe f8c1 	bl	800e884 <__hi0bits>
 8010702:	42b0      	cmp	r0, r6
 8010704:	dbe7      	blt.n	80106d6 <__gethex+0x3e6>
 8010706:	e7f0      	b.n	80106ea <__gethex+0x3fa>
 8010708:	08011019 	.word	0x08011019

0801070c <L_shift>:
 801070c:	f1c2 0208 	rsb	r2, r2, #8
 8010710:	0092      	lsls	r2, r2, #2
 8010712:	b570      	push	{r4, r5, r6, lr}
 8010714:	f1c2 0620 	rsb	r6, r2, #32
 8010718:	6843      	ldr	r3, [r0, #4]
 801071a:	6804      	ldr	r4, [r0, #0]
 801071c:	fa03 f506 	lsl.w	r5, r3, r6
 8010720:	40d3      	lsrs	r3, r2
 8010722:	432c      	orrs	r4, r5
 8010724:	6004      	str	r4, [r0, #0]
 8010726:	f840 3f04 	str.w	r3, [r0, #4]!
 801072a:	4288      	cmp	r0, r1
 801072c:	d3f4      	bcc.n	8010718 <L_shift+0xc>
 801072e:	bd70      	pop	{r4, r5, r6, pc}

08010730 <__match>:
 8010730:	6803      	ldr	r3, [r0, #0]
 8010732:	3301      	adds	r3, #1
 8010734:	b530      	push	{r4, r5, lr}
 8010736:	f811 4b01 	ldrb.w	r4, [r1], #1
 801073a:	b914      	cbnz	r4, 8010742 <__match+0x12>
 801073c:	6003      	str	r3, [r0, #0]
 801073e:	2001      	movs	r0, #1
 8010740:	bd30      	pop	{r4, r5, pc}
 8010742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010746:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801074a:	2d19      	cmp	r5, #25
 801074c:	bf98      	it	ls
 801074e:	3220      	addls	r2, #32
 8010750:	42a2      	cmp	r2, r4
 8010752:	d0f0      	beq.n	8010736 <__match+0x6>
 8010754:	2000      	movs	r0, #0
 8010756:	e7f3      	b.n	8010740 <__match+0x10>

08010758 <__hexnan>:
 8010758:	680b      	ldr	r3, [r1, #0]
 801075a:	6801      	ldr	r1, [r0, #0]
 801075c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010760:	115e      	asrs	r6, r3, #5
 8010762:	f013 031f 	ands.w	r3, r3, #31
 8010766:	f04f 0500 	mov.w	r5, #0
 801076a:	b087      	sub	sp, #28
 801076c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010770:	4682      	mov	sl, r0
 8010772:	4690      	mov	r8, r2
 8010774:	46ab      	mov	fp, r5
 8010776:	bf18      	it	ne
 8010778:	3604      	addne	r6, #4
 801077a:	9301      	str	r3, [sp, #4]
 801077c:	9502      	str	r5, [sp, #8]
 801077e:	1f37      	subs	r7, r6, #4
 8010780:	f846 5c04 	str.w	r5, [r6, #-4]
 8010784:	46b9      	mov	r9, r7
 8010786:	463c      	mov	r4, r7
 8010788:	1c4b      	adds	r3, r1, #1
 801078a:	784a      	ldrb	r2, [r1, #1]
 801078c:	9303      	str	r3, [sp, #12]
 801078e:	b342      	cbz	r2, 80107e2 <__hexnan+0x8a>
 8010790:	4610      	mov	r0, r2
 8010792:	9105      	str	r1, [sp, #20]
 8010794:	9204      	str	r2, [sp, #16]
 8010796:	f7ff fd96 	bl	80102c6 <__hexdig_fun>
 801079a:	2800      	cmp	r0, #0
 801079c:	d151      	bne.n	8010842 <__hexnan+0xea>
 801079e:	9a04      	ldr	r2, [sp, #16]
 80107a0:	9905      	ldr	r1, [sp, #20]
 80107a2:	2a20      	cmp	r2, #32
 80107a4:	d818      	bhi.n	80107d8 <__hexnan+0x80>
 80107a6:	9b02      	ldr	r3, [sp, #8]
 80107a8:	459b      	cmp	fp, r3
 80107aa:	dd13      	ble.n	80107d4 <__hexnan+0x7c>
 80107ac:	454c      	cmp	r4, r9
 80107ae:	d206      	bcs.n	80107be <__hexnan+0x66>
 80107b0:	2d07      	cmp	r5, #7
 80107b2:	dc04      	bgt.n	80107be <__hexnan+0x66>
 80107b4:	462a      	mov	r2, r5
 80107b6:	4649      	mov	r1, r9
 80107b8:	4620      	mov	r0, r4
 80107ba:	f7ff ffa7 	bl	801070c <L_shift>
 80107be:	4544      	cmp	r4, r8
 80107c0:	d951      	bls.n	8010866 <__hexnan+0x10e>
 80107c2:	2300      	movs	r3, #0
 80107c4:	f1a4 0904 	sub.w	r9, r4, #4
 80107c8:	f8cd b008 	str.w	fp, [sp, #8]
 80107cc:	f844 3c04 	str.w	r3, [r4, #-4]
 80107d0:	461d      	mov	r5, r3
 80107d2:	464c      	mov	r4, r9
 80107d4:	9903      	ldr	r1, [sp, #12]
 80107d6:	e7d7      	b.n	8010788 <__hexnan+0x30>
 80107d8:	2a29      	cmp	r2, #41	@ 0x29
 80107da:	d156      	bne.n	801088a <__hexnan+0x132>
 80107dc:	3102      	adds	r1, #2
 80107de:	f8ca 1000 	str.w	r1, [sl]
 80107e2:	f1bb 0f00 	cmp.w	fp, #0
 80107e6:	d050      	beq.n	801088a <__hexnan+0x132>
 80107e8:	454c      	cmp	r4, r9
 80107ea:	d206      	bcs.n	80107fa <__hexnan+0xa2>
 80107ec:	2d07      	cmp	r5, #7
 80107ee:	dc04      	bgt.n	80107fa <__hexnan+0xa2>
 80107f0:	462a      	mov	r2, r5
 80107f2:	4649      	mov	r1, r9
 80107f4:	4620      	mov	r0, r4
 80107f6:	f7ff ff89 	bl	801070c <L_shift>
 80107fa:	4544      	cmp	r4, r8
 80107fc:	d935      	bls.n	801086a <__hexnan+0x112>
 80107fe:	f1a8 0204 	sub.w	r2, r8, #4
 8010802:	4623      	mov	r3, r4
 8010804:	f853 1b04 	ldr.w	r1, [r3], #4
 8010808:	429f      	cmp	r7, r3
 801080a:	f842 1f04 	str.w	r1, [r2, #4]!
 801080e:	d2f9      	bcs.n	8010804 <__hexnan+0xac>
 8010810:	1b3b      	subs	r3, r7, r4
 8010812:	3e03      	subs	r6, #3
 8010814:	3401      	adds	r4, #1
 8010816:	2200      	movs	r2, #0
 8010818:	f023 0303 	bic.w	r3, r3, #3
 801081c:	3304      	adds	r3, #4
 801081e:	42b4      	cmp	r4, r6
 8010820:	bf88      	it	hi
 8010822:	2304      	movhi	r3, #4
 8010824:	4443      	add	r3, r8
 8010826:	f843 2b04 	str.w	r2, [r3], #4
 801082a:	429f      	cmp	r7, r3
 801082c:	d2fb      	bcs.n	8010826 <__hexnan+0xce>
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	b91b      	cbnz	r3, 801083a <__hexnan+0xe2>
 8010832:	4547      	cmp	r7, r8
 8010834:	d127      	bne.n	8010886 <__hexnan+0x12e>
 8010836:	2301      	movs	r3, #1
 8010838:	603b      	str	r3, [r7, #0]
 801083a:	2005      	movs	r0, #5
 801083c:	b007      	add	sp, #28
 801083e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010842:	3501      	adds	r5, #1
 8010844:	f10b 0b01 	add.w	fp, fp, #1
 8010848:	2d08      	cmp	r5, #8
 801084a:	dd05      	ble.n	8010858 <__hexnan+0x100>
 801084c:	4544      	cmp	r4, r8
 801084e:	d9c1      	bls.n	80107d4 <__hexnan+0x7c>
 8010850:	2300      	movs	r3, #0
 8010852:	3c04      	subs	r4, #4
 8010854:	2501      	movs	r5, #1
 8010856:	6023      	str	r3, [r4, #0]
 8010858:	6822      	ldr	r2, [r4, #0]
 801085a:	f000 000f 	and.w	r0, r0, #15
 801085e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010862:	6020      	str	r0, [r4, #0]
 8010864:	e7b6      	b.n	80107d4 <__hexnan+0x7c>
 8010866:	2508      	movs	r5, #8
 8010868:	e7b4      	b.n	80107d4 <__hexnan+0x7c>
 801086a:	9b01      	ldr	r3, [sp, #4]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d0de      	beq.n	801082e <__hexnan+0xd6>
 8010870:	f1c3 0320 	rsb	r3, r3, #32
 8010874:	f04f 32ff 	mov.w	r2, #4294967295
 8010878:	40da      	lsrs	r2, r3
 801087a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801087e:	4013      	ands	r3, r2
 8010880:	f846 3c04 	str.w	r3, [r6, #-4]
 8010884:	e7d3      	b.n	801082e <__hexnan+0xd6>
 8010886:	3f04      	subs	r7, #4
 8010888:	e7d1      	b.n	801082e <__hexnan+0xd6>
 801088a:	2004      	movs	r0, #4
 801088c:	e7d6      	b.n	801083c <__hexnan+0xe4>

0801088e <__ascii_mbtowc>:
 801088e:	b082      	sub	sp, #8
 8010890:	b901      	cbnz	r1, 8010894 <__ascii_mbtowc+0x6>
 8010892:	a901      	add	r1, sp, #4
 8010894:	b142      	cbz	r2, 80108a8 <__ascii_mbtowc+0x1a>
 8010896:	b14b      	cbz	r3, 80108ac <__ascii_mbtowc+0x1e>
 8010898:	7813      	ldrb	r3, [r2, #0]
 801089a:	600b      	str	r3, [r1, #0]
 801089c:	7812      	ldrb	r2, [r2, #0]
 801089e:	1e10      	subs	r0, r2, #0
 80108a0:	bf18      	it	ne
 80108a2:	2001      	movne	r0, #1
 80108a4:	b002      	add	sp, #8
 80108a6:	4770      	bx	lr
 80108a8:	4610      	mov	r0, r2
 80108aa:	e7fb      	b.n	80108a4 <__ascii_mbtowc+0x16>
 80108ac:	f06f 0001 	mvn.w	r0, #1
 80108b0:	e7f8      	b.n	80108a4 <__ascii_mbtowc+0x16>

080108b2 <_realloc_r>:
 80108b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108b6:	4607      	mov	r7, r0
 80108b8:	4614      	mov	r4, r2
 80108ba:	460d      	mov	r5, r1
 80108bc:	b921      	cbnz	r1, 80108c8 <_realloc_r+0x16>
 80108be:	4611      	mov	r1, r2
 80108c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80108c4:	f7fd be5e 	b.w	800e584 <_malloc_r>
 80108c8:	b92a      	cbnz	r2, 80108d6 <_realloc_r+0x24>
 80108ca:	4625      	mov	r5, r4
 80108cc:	f7fd fde6 	bl	800e49c <_free_r>
 80108d0:	4628      	mov	r0, r5
 80108d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108d6:	f000 f840 	bl	801095a <_malloc_usable_size_r>
 80108da:	4284      	cmp	r4, r0
 80108dc:	4606      	mov	r6, r0
 80108de:	d802      	bhi.n	80108e6 <_realloc_r+0x34>
 80108e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80108e4:	d8f4      	bhi.n	80108d0 <_realloc_r+0x1e>
 80108e6:	4621      	mov	r1, r4
 80108e8:	4638      	mov	r0, r7
 80108ea:	f7fd fe4b 	bl	800e584 <_malloc_r>
 80108ee:	4680      	mov	r8, r0
 80108f0:	b908      	cbnz	r0, 80108f6 <_realloc_r+0x44>
 80108f2:	4645      	mov	r5, r8
 80108f4:	e7ec      	b.n	80108d0 <_realloc_r+0x1e>
 80108f6:	42b4      	cmp	r4, r6
 80108f8:	4622      	mov	r2, r4
 80108fa:	4629      	mov	r1, r5
 80108fc:	bf28      	it	cs
 80108fe:	4632      	movcs	r2, r6
 8010900:	f7ff fc48 	bl	8010194 <memcpy>
 8010904:	4629      	mov	r1, r5
 8010906:	4638      	mov	r0, r7
 8010908:	f7fd fdc8 	bl	800e49c <_free_r>
 801090c:	e7f1      	b.n	80108f2 <_realloc_r+0x40>

0801090e <__ascii_wctomb>:
 801090e:	4603      	mov	r3, r0
 8010910:	4608      	mov	r0, r1
 8010912:	b141      	cbz	r1, 8010926 <__ascii_wctomb+0x18>
 8010914:	2aff      	cmp	r2, #255	@ 0xff
 8010916:	d904      	bls.n	8010922 <__ascii_wctomb+0x14>
 8010918:	228a      	movs	r2, #138	@ 0x8a
 801091a:	f04f 30ff 	mov.w	r0, #4294967295
 801091e:	601a      	str	r2, [r3, #0]
 8010920:	4770      	bx	lr
 8010922:	2001      	movs	r0, #1
 8010924:	700a      	strb	r2, [r1, #0]
 8010926:	4770      	bx	lr

08010928 <fiprintf>:
 8010928:	b40e      	push	{r1, r2, r3}
 801092a:	b503      	push	{r0, r1, lr}
 801092c:	ab03      	add	r3, sp, #12
 801092e:	4601      	mov	r1, r0
 8010930:	4805      	ldr	r0, [pc, #20]	@ (8010948 <fiprintf+0x20>)
 8010932:	f853 2b04 	ldr.w	r2, [r3], #4
 8010936:	6800      	ldr	r0, [r0, #0]
 8010938:	9301      	str	r3, [sp, #4]
 801093a:	f000 f83f 	bl	80109bc <_vfiprintf_r>
 801093e:	b002      	add	sp, #8
 8010940:	f85d eb04 	ldr.w	lr, [sp], #4
 8010944:	b003      	add	sp, #12
 8010946:	4770      	bx	lr
 8010948:	20000018 	.word	0x20000018

0801094c <abort>:
 801094c:	2006      	movs	r0, #6
 801094e:	b508      	push	{r3, lr}
 8010950:	f000 fa08 	bl	8010d64 <raise>
 8010954:	2001      	movs	r0, #1
 8010956:	f7f0 fec5 	bl	80016e4 <_exit>

0801095a <_malloc_usable_size_r>:
 801095a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801095e:	1f18      	subs	r0, r3, #4
 8010960:	2b00      	cmp	r3, #0
 8010962:	bfbc      	itt	lt
 8010964:	580b      	ldrlt	r3, [r1, r0]
 8010966:	18c0      	addlt	r0, r0, r3
 8010968:	4770      	bx	lr

0801096a <__sfputc_r>:
 801096a:	6893      	ldr	r3, [r2, #8]
 801096c:	3b01      	subs	r3, #1
 801096e:	2b00      	cmp	r3, #0
 8010970:	b410      	push	{r4}
 8010972:	6093      	str	r3, [r2, #8]
 8010974:	da08      	bge.n	8010988 <__sfputc_r+0x1e>
 8010976:	6994      	ldr	r4, [r2, #24]
 8010978:	42a3      	cmp	r3, r4
 801097a:	db01      	blt.n	8010980 <__sfputc_r+0x16>
 801097c:	290a      	cmp	r1, #10
 801097e:	d103      	bne.n	8010988 <__sfputc_r+0x1e>
 8010980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010984:	f000 b932 	b.w	8010bec <__swbuf_r>
 8010988:	6813      	ldr	r3, [r2, #0]
 801098a:	1c58      	adds	r0, r3, #1
 801098c:	6010      	str	r0, [r2, #0]
 801098e:	4608      	mov	r0, r1
 8010990:	7019      	strb	r1, [r3, #0]
 8010992:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010996:	4770      	bx	lr

08010998 <__sfputs_r>:
 8010998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801099a:	4606      	mov	r6, r0
 801099c:	460f      	mov	r7, r1
 801099e:	4614      	mov	r4, r2
 80109a0:	18d5      	adds	r5, r2, r3
 80109a2:	42ac      	cmp	r4, r5
 80109a4:	d101      	bne.n	80109aa <__sfputs_r+0x12>
 80109a6:	2000      	movs	r0, #0
 80109a8:	e007      	b.n	80109ba <__sfputs_r+0x22>
 80109aa:	463a      	mov	r2, r7
 80109ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109b0:	4630      	mov	r0, r6
 80109b2:	f7ff ffda 	bl	801096a <__sfputc_r>
 80109b6:	1c43      	adds	r3, r0, #1
 80109b8:	d1f3      	bne.n	80109a2 <__sfputs_r+0xa>
 80109ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080109bc <_vfiprintf_r>:
 80109bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109c0:	460d      	mov	r5, r1
 80109c2:	b09d      	sub	sp, #116	@ 0x74
 80109c4:	4614      	mov	r4, r2
 80109c6:	4698      	mov	r8, r3
 80109c8:	4606      	mov	r6, r0
 80109ca:	b118      	cbz	r0, 80109d4 <_vfiprintf_r+0x18>
 80109cc:	6a03      	ldr	r3, [r0, #32]
 80109ce:	b90b      	cbnz	r3, 80109d4 <_vfiprintf_r+0x18>
 80109d0:	f7fc fd9c 	bl	800d50c <__sinit>
 80109d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109d6:	07d9      	lsls	r1, r3, #31
 80109d8:	d405      	bmi.n	80109e6 <_vfiprintf_r+0x2a>
 80109da:	89ab      	ldrh	r3, [r5, #12]
 80109dc:	059a      	lsls	r2, r3, #22
 80109de:	d402      	bmi.n	80109e6 <_vfiprintf_r+0x2a>
 80109e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109e2:	f7fc fee2 	bl	800d7aa <__retarget_lock_acquire_recursive>
 80109e6:	89ab      	ldrh	r3, [r5, #12]
 80109e8:	071b      	lsls	r3, r3, #28
 80109ea:	d501      	bpl.n	80109f0 <_vfiprintf_r+0x34>
 80109ec:	692b      	ldr	r3, [r5, #16]
 80109ee:	b99b      	cbnz	r3, 8010a18 <_vfiprintf_r+0x5c>
 80109f0:	4629      	mov	r1, r5
 80109f2:	4630      	mov	r0, r6
 80109f4:	f000 f938 	bl	8010c68 <__swsetup_r>
 80109f8:	b170      	cbz	r0, 8010a18 <_vfiprintf_r+0x5c>
 80109fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109fc:	07dc      	lsls	r4, r3, #31
 80109fe:	d504      	bpl.n	8010a0a <_vfiprintf_r+0x4e>
 8010a00:	f04f 30ff 	mov.w	r0, #4294967295
 8010a04:	b01d      	add	sp, #116	@ 0x74
 8010a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a0a:	89ab      	ldrh	r3, [r5, #12]
 8010a0c:	0598      	lsls	r0, r3, #22
 8010a0e:	d4f7      	bmi.n	8010a00 <_vfiprintf_r+0x44>
 8010a10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a12:	f7fc fecb 	bl	800d7ac <__retarget_lock_release_recursive>
 8010a16:	e7f3      	b.n	8010a00 <_vfiprintf_r+0x44>
 8010a18:	2300      	movs	r3, #0
 8010a1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a1e:	f04f 0901 	mov.w	r9, #1
 8010a22:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010bd8 <_vfiprintf_r+0x21c>
 8010a26:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a28:	2320      	movs	r3, #32
 8010a2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010a2e:	2330      	movs	r3, #48	@ 0x30
 8010a30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010a34:	4623      	mov	r3, r4
 8010a36:	469a      	mov	sl, r3
 8010a38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a3c:	b10a      	cbz	r2, 8010a42 <_vfiprintf_r+0x86>
 8010a3e:	2a25      	cmp	r2, #37	@ 0x25
 8010a40:	d1f9      	bne.n	8010a36 <_vfiprintf_r+0x7a>
 8010a42:	ebba 0b04 	subs.w	fp, sl, r4
 8010a46:	d00b      	beq.n	8010a60 <_vfiprintf_r+0xa4>
 8010a48:	465b      	mov	r3, fp
 8010a4a:	4622      	mov	r2, r4
 8010a4c:	4629      	mov	r1, r5
 8010a4e:	4630      	mov	r0, r6
 8010a50:	f7ff ffa2 	bl	8010998 <__sfputs_r>
 8010a54:	3001      	adds	r0, #1
 8010a56:	f000 80a7 	beq.w	8010ba8 <_vfiprintf_r+0x1ec>
 8010a5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010a5c:	445a      	add	r2, fp
 8010a5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010a60:	f89a 3000 	ldrb.w	r3, [sl]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	f000 809f 	beq.w	8010ba8 <_vfiprintf_r+0x1ec>
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8010a70:	f10a 0a01 	add.w	sl, sl, #1
 8010a74:	9304      	str	r3, [sp, #16]
 8010a76:	9307      	str	r3, [sp, #28]
 8010a78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010a7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8010a7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a82:	4654      	mov	r4, sl
 8010a84:	2205      	movs	r2, #5
 8010a86:	4854      	ldr	r0, [pc, #336]	@ (8010bd8 <_vfiprintf_r+0x21c>)
 8010a88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a8c:	f7fc fe8f 	bl	800d7ae <memchr>
 8010a90:	9a04      	ldr	r2, [sp, #16]
 8010a92:	b9d8      	cbnz	r0, 8010acc <_vfiprintf_r+0x110>
 8010a94:	06d1      	lsls	r1, r2, #27
 8010a96:	bf44      	itt	mi
 8010a98:	2320      	movmi	r3, #32
 8010a9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010a9e:	0713      	lsls	r3, r2, #28
 8010aa0:	bf44      	itt	mi
 8010aa2:	232b      	movmi	r3, #43	@ 0x2b
 8010aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010aa8:	f89a 3000 	ldrb.w	r3, [sl]
 8010aac:	2b2a      	cmp	r3, #42	@ 0x2a
 8010aae:	d015      	beq.n	8010adc <_vfiprintf_r+0x120>
 8010ab0:	9a07      	ldr	r2, [sp, #28]
 8010ab2:	4654      	mov	r4, sl
 8010ab4:	2000      	movs	r0, #0
 8010ab6:	f04f 0c0a 	mov.w	ip, #10
 8010aba:	4621      	mov	r1, r4
 8010abc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ac0:	3b30      	subs	r3, #48	@ 0x30
 8010ac2:	2b09      	cmp	r3, #9
 8010ac4:	d94b      	bls.n	8010b5e <_vfiprintf_r+0x1a2>
 8010ac6:	b1b0      	cbz	r0, 8010af6 <_vfiprintf_r+0x13a>
 8010ac8:	9207      	str	r2, [sp, #28]
 8010aca:	e014      	b.n	8010af6 <_vfiprintf_r+0x13a>
 8010acc:	eba0 0308 	sub.w	r3, r0, r8
 8010ad0:	46a2      	mov	sl, r4
 8010ad2:	fa09 f303 	lsl.w	r3, r9, r3
 8010ad6:	4313      	orrs	r3, r2
 8010ad8:	9304      	str	r3, [sp, #16]
 8010ada:	e7d2      	b.n	8010a82 <_vfiprintf_r+0xc6>
 8010adc:	9b03      	ldr	r3, [sp, #12]
 8010ade:	1d19      	adds	r1, r3, #4
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	9103      	str	r1, [sp, #12]
 8010ae6:	bfbb      	ittet	lt
 8010ae8:	425b      	neglt	r3, r3
 8010aea:	f042 0202 	orrlt.w	r2, r2, #2
 8010aee:	9307      	strge	r3, [sp, #28]
 8010af0:	9307      	strlt	r3, [sp, #28]
 8010af2:	bfb8      	it	lt
 8010af4:	9204      	strlt	r2, [sp, #16]
 8010af6:	7823      	ldrb	r3, [r4, #0]
 8010af8:	2b2e      	cmp	r3, #46	@ 0x2e
 8010afa:	d10a      	bne.n	8010b12 <_vfiprintf_r+0x156>
 8010afc:	7863      	ldrb	r3, [r4, #1]
 8010afe:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b00:	d132      	bne.n	8010b68 <_vfiprintf_r+0x1ac>
 8010b02:	9b03      	ldr	r3, [sp, #12]
 8010b04:	3402      	adds	r4, #2
 8010b06:	1d1a      	adds	r2, r3, #4
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010b0e:	9203      	str	r2, [sp, #12]
 8010b10:	9305      	str	r3, [sp, #20]
 8010b12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010be8 <_vfiprintf_r+0x22c>
 8010b16:	2203      	movs	r2, #3
 8010b18:	7821      	ldrb	r1, [r4, #0]
 8010b1a:	4650      	mov	r0, sl
 8010b1c:	f7fc fe47 	bl	800d7ae <memchr>
 8010b20:	b138      	cbz	r0, 8010b32 <_vfiprintf_r+0x176>
 8010b22:	eba0 000a 	sub.w	r0, r0, sl
 8010b26:	2240      	movs	r2, #64	@ 0x40
 8010b28:	9b04      	ldr	r3, [sp, #16]
 8010b2a:	3401      	adds	r4, #1
 8010b2c:	4082      	lsls	r2, r0
 8010b2e:	4313      	orrs	r3, r2
 8010b30:	9304      	str	r3, [sp, #16]
 8010b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b36:	2206      	movs	r2, #6
 8010b38:	4828      	ldr	r0, [pc, #160]	@ (8010bdc <_vfiprintf_r+0x220>)
 8010b3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b3e:	f7fc fe36 	bl	800d7ae <memchr>
 8010b42:	2800      	cmp	r0, #0
 8010b44:	d03f      	beq.n	8010bc6 <_vfiprintf_r+0x20a>
 8010b46:	4b26      	ldr	r3, [pc, #152]	@ (8010be0 <_vfiprintf_r+0x224>)
 8010b48:	bb1b      	cbnz	r3, 8010b92 <_vfiprintf_r+0x1d6>
 8010b4a:	9b03      	ldr	r3, [sp, #12]
 8010b4c:	3307      	adds	r3, #7
 8010b4e:	f023 0307 	bic.w	r3, r3, #7
 8010b52:	3308      	adds	r3, #8
 8010b54:	9303      	str	r3, [sp, #12]
 8010b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b58:	443b      	add	r3, r7
 8010b5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b5c:	e76a      	b.n	8010a34 <_vfiprintf_r+0x78>
 8010b5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b62:	460c      	mov	r4, r1
 8010b64:	2001      	movs	r0, #1
 8010b66:	e7a8      	b.n	8010aba <_vfiprintf_r+0xfe>
 8010b68:	2300      	movs	r3, #0
 8010b6a:	3401      	adds	r4, #1
 8010b6c:	f04f 0c0a 	mov.w	ip, #10
 8010b70:	4619      	mov	r1, r3
 8010b72:	9305      	str	r3, [sp, #20]
 8010b74:	4620      	mov	r0, r4
 8010b76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b7a:	3a30      	subs	r2, #48	@ 0x30
 8010b7c:	2a09      	cmp	r2, #9
 8010b7e:	d903      	bls.n	8010b88 <_vfiprintf_r+0x1cc>
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d0c6      	beq.n	8010b12 <_vfiprintf_r+0x156>
 8010b84:	9105      	str	r1, [sp, #20]
 8010b86:	e7c4      	b.n	8010b12 <_vfiprintf_r+0x156>
 8010b88:	fb0c 2101 	mla	r1, ip, r1, r2
 8010b8c:	4604      	mov	r4, r0
 8010b8e:	2301      	movs	r3, #1
 8010b90:	e7f0      	b.n	8010b74 <_vfiprintf_r+0x1b8>
 8010b92:	ab03      	add	r3, sp, #12
 8010b94:	462a      	mov	r2, r5
 8010b96:	a904      	add	r1, sp, #16
 8010b98:	4630      	mov	r0, r6
 8010b9a:	9300      	str	r3, [sp, #0]
 8010b9c:	4b11      	ldr	r3, [pc, #68]	@ (8010be4 <_vfiprintf_r+0x228>)
 8010b9e:	f7fb fe61 	bl	800c864 <_printf_float>
 8010ba2:	4607      	mov	r7, r0
 8010ba4:	1c78      	adds	r0, r7, #1
 8010ba6:	d1d6      	bne.n	8010b56 <_vfiprintf_r+0x19a>
 8010ba8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010baa:	07d9      	lsls	r1, r3, #31
 8010bac:	d405      	bmi.n	8010bba <_vfiprintf_r+0x1fe>
 8010bae:	89ab      	ldrh	r3, [r5, #12]
 8010bb0:	059a      	lsls	r2, r3, #22
 8010bb2:	d402      	bmi.n	8010bba <_vfiprintf_r+0x1fe>
 8010bb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010bb6:	f7fc fdf9 	bl	800d7ac <__retarget_lock_release_recursive>
 8010bba:	89ab      	ldrh	r3, [r5, #12]
 8010bbc:	065b      	lsls	r3, r3, #25
 8010bbe:	f53f af1f 	bmi.w	8010a00 <_vfiprintf_r+0x44>
 8010bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010bc4:	e71e      	b.n	8010a04 <_vfiprintf_r+0x48>
 8010bc6:	ab03      	add	r3, sp, #12
 8010bc8:	462a      	mov	r2, r5
 8010bca:	a904      	add	r1, sp, #16
 8010bcc:	4630      	mov	r0, r6
 8010bce:	9300      	str	r3, [sp, #0]
 8010bd0:	4b04      	ldr	r3, [pc, #16]	@ (8010be4 <_vfiprintf_r+0x228>)
 8010bd2:	f7fc f8e3 	bl	800cd9c <_printf_i>
 8010bd6:	e7e4      	b.n	8010ba2 <_vfiprintf_r+0x1e6>
 8010bd8:	08011085 	.word	0x08011085
 8010bdc:	0801108f 	.word	0x0801108f
 8010be0:	0800c865 	.word	0x0800c865
 8010be4:	08010999 	.word	0x08010999
 8010be8:	0801108b 	.word	0x0801108b

08010bec <__swbuf_r>:
 8010bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bee:	460e      	mov	r6, r1
 8010bf0:	4614      	mov	r4, r2
 8010bf2:	4605      	mov	r5, r0
 8010bf4:	b118      	cbz	r0, 8010bfe <__swbuf_r+0x12>
 8010bf6:	6a03      	ldr	r3, [r0, #32]
 8010bf8:	b90b      	cbnz	r3, 8010bfe <__swbuf_r+0x12>
 8010bfa:	f7fc fc87 	bl	800d50c <__sinit>
 8010bfe:	69a3      	ldr	r3, [r4, #24]
 8010c00:	60a3      	str	r3, [r4, #8]
 8010c02:	89a3      	ldrh	r3, [r4, #12]
 8010c04:	071a      	lsls	r2, r3, #28
 8010c06:	d501      	bpl.n	8010c0c <__swbuf_r+0x20>
 8010c08:	6923      	ldr	r3, [r4, #16]
 8010c0a:	b943      	cbnz	r3, 8010c1e <__swbuf_r+0x32>
 8010c0c:	4621      	mov	r1, r4
 8010c0e:	4628      	mov	r0, r5
 8010c10:	f000 f82a 	bl	8010c68 <__swsetup_r>
 8010c14:	b118      	cbz	r0, 8010c1e <__swbuf_r+0x32>
 8010c16:	f04f 37ff 	mov.w	r7, #4294967295
 8010c1a:	4638      	mov	r0, r7
 8010c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c1e:	6823      	ldr	r3, [r4, #0]
 8010c20:	b2f6      	uxtb	r6, r6
 8010c22:	6922      	ldr	r2, [r4, #16]
 8010c24:	4637      	mov	r7, r6
 8010c26:	1a98      	subs	r0, r3, r2
 8010c28:	6963      	ldr	r3, [r4, #20]
 8010c2a:	4283      	cmp	r3, r0
 8010c2c:	dc05      	bgt.n	8010c3a <__swbuf_r+0x4e>
 8010c2e:	4621      	mov	r1, r4
 8010c30:	4628      	mov	r0, r5
 8010c32:	f7ff fa4b 	bl	80100cc <_fflush_r>
 8010c36:	2800      	cmp	r0, #0
 8010c38:	d1ed      	bne.n	8010c16 <__swbuf_r+0x2a>
 8010c3a:	68a3      	ldr	r3, [r4, #8]
 8010c3c:	3b01      	subs	r3, #1
 8010c3e:	60a3      	str	r3, [r4, #8]
 8010c40:	6823      	ldr	r3, [r4, #0]
 8010c42:	1c5a      	adds	r2, r3, #1
 8010c44:	6022      	str	r2, [r4, #0]
 8010c46:	701e      	strb	r6, [r3, #0]
 8010c48:	1c43      	adds	r3, r0, #1
 8010c4a:	6962      	ldr	r2, [r4, #20]
 8010c4c:	429a      	cmp	r2, r3
 8010c4e:	d004      	beq.n	8010c5a <__swbuf_r+0x6e>
 8010c50:	89a3      	ldrh	r3, [r4, #12]
 8010c52:	07db      	lsls	r3, r3, #31
 8010c54:	d5e1      	bpl.n	8010c1a <__swbuf_r+0x2e>
 8010c56:	2e0a      	cmp	r6, #10
 8010c58:	d1df      	bne.n	8010c1a <__swbuf_r+0x2e>
 8010c5a:	4621      	mov	r1, r4
 8010c5c:	4628      	mov	r0, r5
 8010c5e:	f7ff fa35 	bl	80100cc <_fflush_r>
 8010c62:	2800      	cmp	r0, #0
 8010c64:	d0d9      	beq.n	8010c1a <__swbuf_r+0x2e>
 8010c66:	e7d6      	b.n	8010c16 <__swbuf_r+0x2a>

08010c68 <__swsetup_r>:
 8010c68:	b538      	push	{r3, r4, r5, lr}
 8010c6a:	4b29      	ldr	r3, [pc, #164]	@ (8010d10 <__swsetup_r+0xa8>)
 8010c6c:	4605      	mov	r5, r0
 8010c6e:	460c      	mov	r4, r1
 8010c70:	6818      	ldr	r0, [r3, #0]
 8010c72:	b118      	cbz	r0, 8010c7c <__swsetup_r+0x14>
 8010c74:	6a03      	ldr	r3, [r0, #32]
 8010c76:	b90b      	cbnz	r3, 8010c7c <__swsetup_r+0x14>
 8010c78:	f7fc fc48 	bl	800d50c <__sinit>
 8010c7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c80:	0719      	lsls	r1, r3, #28
 8010c82:	d422      	bmi.n	8010cca <__swsetup_r+0x62>
 8010c84:	06da      	lsls	r2, r3, #27
 8010c86:	d407      	bmi.n	8010c98 <__swsetup_r+0x30>
 8010c88:	2209      	movs	r2, #9
 8010c8a:	602a      	str	r2, [r5, #0]
 8010c8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c90:	f04f 30ff 	mov.w	r0, #4294967295
 8010c94:	81a3      	strh	r3, [r4, #12]
 8010c96:	e033      	b.n	8010d00 <__swsetup_r+0x98>
 8010c98:	0758      	lsls	r0, r3, #29
 8010c9a:	d512      	bpl.n	8010cc2 <__swsetup_r+0x5a>
 8010c9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c9e:	b141      	cbz	r1, 8010cb2 <__swsetup_r+0x4a>
 8010ca0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ca4:	4299      	cmp	r1, r3
 8010ca6:	d002      	beq.n	8010cae <__swsetup_r+0x46>
 8010ca8:	4628      	mov	r0, r5
 8010caa:	f7fd fbf7 	bl	800e49c <_free_r>
 8010cae:	2300      	movs	r3, #0
 8010cb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010cb2:	89a3      	ldrh	r3, [r4, #12]
 8010cb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010cb8:	81a3      	strh	r3, [r4, #12]
 8010cba:	2300      	movs	r3, #0
 8010cbc:	6063      	str	r3, [r4, #4]
 8010cbe:	6923      	ldr	r3, [r4, #16]
 8010cc0:	6023      	str	r3, [r4, #0]
 8010cc2:	89a3      	ldrh	r3, [r4, #12]
 8010cc4:	f043 0308 	orr.w	r3, r3, #8
 8010cc8:	81a3      	strh	r3, [r4, #12]
 8010cca:	6923      	ldr	r3, [r4, #16]
 8010ccc:	b94b      	cbnz	r3, 8010ce2 <__swsetup_r+0x7a>
 8010cce:	89a3      	ldrh	r3, [r4, #12]
 8010cd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010cd8:	d003      	beq.n	8010ce2 <__swsetup_r+0x7a>
 8010cda:	4621      	mov	r1, r4
 8010cdc:	4628      	mov	r0, r5
 8010cde:	f000 f882 	bl	8010de6 <__smakebuf_r>
 8010ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ce6:	f013 0201 	ands.w	r2, r3, #1
 8010cea:	d00a      	beq.n	8010d02 <__swsetup_r+0x9a>
 8010cec:	2200      	movs	r2, #0
 8010cee:	60a2      	str	r2, [r4, #8]
 8010cf0:	6962      	ldr	r2, [r4, #20]
 8010cf2:	4252      	negs	r2, r2
 8010cf4:	61a2      	str	r2, [r4, #24]
 8010cf6:	6922      	ldr	r2, [r4, #16]
 8010cf8:	b942      	cbnz	r2, 8010d0c <__swsetup_r+0xa4>
 8010cfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010cfe:	d1c5      	bne.n	8010c8c <__swsetup_r+0x24>
 8010d00:	bd38      	pop	{r3, r4, r5, pc}
 8010d02:	0799      	lsls	r1, r3, #30
 8010d04:	bf58      	it	pl
 8010d06:	6962      	ldrpl	r2, [r4, #20]
 8010d08:	60a2      	str	r2, [r4, #8]
 8010d0a:	e7f4      	b.n	8010cf6 <__swsetup_r+0x8e>
 8010d0c:	2000      	movs	r0, #0
 8010d0e:	e7f7      	b.n	8010d00 <__swsetup_r+0x98>
 8010d10:	20000018 	.word	0x20000018

08010d14 <_raise_r>:
 8010d14:	291f      	cmp	r1, #31
 8010d16:	b538      	push	{r3, r4, r5, lr}
 8010d18:	4605      	mov	r5, r0
 8010d1a:	460c      	mov	r4, r1
 8010d1c:	d904      	bls.n	8010d28 <_raise_r+0x14>
 8010d1e:	2316      	movs	r3, #22
 8010d20:	6003      	str	r3, [r0, #0]
 8010d22:	f04f 30ff 	mov.w	r0, #4294967295
 8010d26:	bd38      	pop	{r3, r4, r5, pc}
 8010d28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d2a:	b112      	cbz	r2, 8010d32 <_raise_r+0x1e>
 8010d2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d30:	b94b      	cbnz	r3, 8010d46 <_raise_r+0x32>
 8010d32:	4628      	mov	r0, r5
 8010d34:	f000 f830 	bl	8010d98 <_getpid_r>
 8010d38:	4622      	mov	r2, r4
 8010d3a:	4601      	mov	r1, r0
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d42:	f000 b817 	b.w	8010d74 <_kill_r>
 8010d46:	2b01      	cmp	r3, #1
 8010d48:	d00a      	beq.n	8010d60 <_raise_r+0x4c>
 8010d4a:	1c59      	adds	r1, r3, #1
 8010d4c:	d103      	bne.n	8010d56 <_raise_r+0x42>
 8010d4e:	2316      	movs	r3, #22
 8010d50:	6003      	str	r3, [r0, #0]
 8010d52:	2001      	movs	r0, #1
 8010d54:	e7e7      	b.n	8010d26 <_raise_r+0x12>
 8010d56:	2100      	movs	r1, #0
 8010d58:	4620      	mov	r0, r4
 8010d5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010d5e:	4798      	blx	r3
 8010d60:	2000      	movs	r0, #0
 8010d62:	e7e0      	b.n	8010d26 <_raise_r+0x12>

08010d64 <raise>:
 8010d64:	4b02      	ldr	r3, [pc, #8]	@ (8010d70 <raise+0xc>)
 8010d66:	4601      	mov	r1, r0
 8010d68:	6818      	ldr	r0, [r3, #0]
 8010d6a:	f7ff bfd3 	b.w	8010d14 <_raise_r>
 8010d6e:	bf00      	nop
 8010d70:	20000018 	.word	0x20000018

08010d74 <_kill_r>:
 8010d74:	b538      	push	{r3, r4, r5, lr}
 8010d76:	2300      	movs	r3, #0
 8010d78:	4d06      	ldr	r5, [pc, #24]	@ (8010d94 <_kill_r+0x20>)
 8010d7a:	4604      	mov	r4, r0
 8010d7c:	4608      	mov	r0, r1
 8010d7e:	4611      	mov	r1, r2
 8010d80:	602b      	str	r3, [r5, #0]
 8010d82:	f7f0 fc9f 	bl	80016c4 <_kill>
 8010d86:	1c43      	adds	r3, r0, #1
 8010d88:	d102      	bne.n	8010d90 <_kill_r+0x1c>
 8010d8a:	682b      	ldr	r3, [r5, #0]
 8010d8c:	b103      	cbz	r3, 8010d90 <_kill_r+0x1c>
 8010d8e:	6023      	str	r3, [r4, #0]
 8010d90:	bd38      	pop	{r3, r4, r5, pc}
 8010d92:	bf00      	nop
 8010d94:	2000054c 	.word	0x2000054c

08010d98 <_getpid_r>:
 8010d98:	f7f0 bc8c 	b.w	80016b4 <_getpid>

08010d9c <__swhatbuf_r>:
 8010d9c:	b570      	push	{r4, r5, r6, lr}
 8010d9e:	460c      	mov	r4, r1
 8010da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010da4:	b096      	sub	sp, #88	@ 0x58
 8010da6:	4615      	mov	r5, r2
 8010da8:	2900      	cmp	r1, #0
 8010daa:	461e      	mov	r6, r3
 8010dac:	da0c      	bge.n	8010dc8 <__swhatbuf_r+0x2c>
 8010dae:	89a3      	ldrh	r3, [r4, #12]
 8010db0:	2100      	movs	r1, #0
 8010db2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010db6:	bf14      	ite	ne
 8010db8:	2340      	movne	r3, #64	@ 0x40
 8010dba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010dbe:	2000      	movs	r0, #0
 8010dc0:	6031      	str	r1, [r6, #0]
 8010dc2:	602b      	str	r3, [r5, #0]
 8010dc4:	b016      	add	sp, #88	@ 0x58
 8010dc6:	bd70      	pop	{r4, r5, r6, pc}
 8010dc8:	466a      	mov	r2, sp
 8010dca:	f000 f849 	bl	8010e60 <_fstat_r>
 8010dce:	2800      	cmp	r0, #0
 8010dd0:	dbed      	blt.n	8010dae <__swhatbuf_r+0x12>
 8010dd2:	9901      	ldr	r1, [sp, #4]
 8010dd4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010dd8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010ddc:	4259      	negs	r1, r3
 8010dde:	4159      	adcs	r1, r3
 8010de0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010de4:	e7eb      	b.n	8010dbe <__swhatbuf_r+0x22>

08010de6 <__smakebuf_r>:
 8010de6:	898b      	ldrh	r3, [r1, #12]
 8010de8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010dea:	079d      	lsls	r5, r3, #30
 8010dec:	4606      	mov	r6, r0
 8010dee:	460c      	mov	r4, r1
 8010df0:	d507      	bpl.n	8010e02 <__smakebuf_r+0x1c>
 8010df2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010df6:	6023      	str	r3, [r4, #0]
 8010df8:	6123      	str	r3, [r4, #16]
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	6163      	str	r3, [r4, #20]
 8010dfe:	b003      	add	sp, #12
 8010e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e02:	ab01      	add	r3, sp, #4
 8010e04:	466a      	mov	r2, sp
 8010e06:	f7ff ffc9 	bl	8010d9c <__swhatbuf_r>
 8010e0a:	9f00      	ldr	r7, [sp, #0]
 8010e0c:	4605      	mov	r5, r0
 8010e0e:	4630      	mov	r0, r6
 8010e10:	4639      	mov	r1, r7
 8010e12:	f7fd fbb7 	bl	800e584 <_malloc_r>
 8010e16:	b948      	cbnz	r0, 8010e2c <__smakebuf_r+0x46>
 8010e18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e1c:	059a      	lsls	r2, r3, #22
 8010e1e:	d4ee      	bmi.n	8010dfe <__smakebuf_r+0x18>
 8010e20:	f023 0303 	bic.w	r3, r3, #3
 8010e24:	f043 0302 	orr.w	r3, r3, #2
 8010e28:	81a3      	strh	r3, [r4, #12]
 8010e2a:	e7e2      	b.n	8010df2 <__smakebuf_r+0xc>
 8010e2c:	89a3      	ldrh	r3, [r4, #12]
 8010e2e:	6020      	str	r0, [r4, #0]
 8010e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e34:	81a3      	strh	r3, [r4, #12]
 8010e36:	9b01      	ldr	r3, [sp, #4]
 8010e38:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010e3c:	b15b      	cbz	r3, 8010e56 <__smakebuf_r+0x70>
 8010e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e42:	4630      	mov	r0, r6
 8010e44:	f000 f81e 	bl	8010e84 <_isatty_r>
 8010e48:	b128      	cbz	r0, 8010e56 <__smakebuf_r+0x70>
 8010e4a:	89a3      	ldrh	r3, [r4, #12]
 8010e4c:	f023 0303 	bic.w	r3, r3, #3
 8010e50:	f043 0301 	orr.w	r3, r3, #1
 8010e54:	81a3      	strh	r3, [r4, #12]
 8010e56:	89a3      	ldrh	r3, [r4, #12]
 8010e58:	431d      	orrs	r5, r3
 8010e5a:	81a5      	strh	r5, [r4, #12]
 8010e5c:	e7cf      	b.n	8010dfe <__smakebuf_r+0x18>
	...

08010e60 <_fstat_r>:
 8010e60:	b538      	push	{r3, r4, r5, lr}
 8010e62:	2300      	movs	r3, #0
 8010e64:	4d06      	ldr	r5, [pc, #24]	@ (8010e80 <_fstat_r+0x20>)
 8010e66:	4604      	mov	r4, r0
 8010e68:	4608      	mov	r0, r1
 8010e6a:	4611      	mov	r1, r2
 8010e6c:	602b      	str	r3, [r5, #0]
 8010e6e:	f7f0 fc89 	bl	8001784 <_fstat>
 8010e72:	1c43      	adds	r3, r0, #1
 8010e74:	d102      	bne.n	8010e7c <_fstat_r+0x1c>
 8010e76:	682b      	ldr	r3, [r5, #0]
 8010e78:	b103      	cbz	r3, 8010e7c <_fstat_r+0x1c>
 8010e7a:	6023      	str	r3, [r4, #0]
 8010e7c:	bd38      	pop	{r3, r4, r5, pc}
 8010e7e:	bf00      	nop
 8010e80:	2000054c 	.word	0x2000054c

08010e84 <_isatty_r>:
 8010e84:	b538      	push	{r3, r4, r5, lr}
 8010e86:	2300      	movs	r3, #0
 8010e88:	4d05      	ldr	r5, [pc, #20]	@ (8010ea0 <_isatty_r+0x1c>)
 8010e8a:	4604      	mov	r4, r0
 8010e8c:	4608      	mov	r0, r1
 8010e8e:	602b      	str	r3, [r5, #0]
 8010e90:	f7f0 fc88 	bl	80017a4 <_isatty>
 8010e94:	1c43      	adds	r3, r0, #1
 8010e96:	d102      	bne.n	8010e9e <_isatty_r+0x1a>
 8010e98:	682b      	ldr	r3, [r5, #0]
 8010e9a:	b103      	cbz	r3, 8010e9e <_isatty_r+0x1a>
 8010e9c:	6023      	str	r3, [r4, #0]
 8010e9e:	bd38      	pop	{r3, r4, r5, pc}
 8010ea0:	2000054c 	.word	0x2000054c

08010ea4 <_init>:
 8010ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ea6:	bf00      	nop
 8010ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010eaa:	bc08      	pop	{r3}
 8010eac:	469e      	mov	lr, r3
 8010eae:	4770      	bx	lr

08010eb0 <_fini>:
 8010eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010eb2:	bf00      	nop
 8010eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010eb6:	bc08      	pop	{r3}
 8010eb8:	469e      	mov	lr, r3
 8010eba:	4770      	bx	lr
