
---------- Begin Simulation Statistics ----------
final_tick                                61990236500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83054                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663780                       # Number of bytes of host memory used
host_op_rate                                    90606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1204.04                       # Real time elapsed on the host
host_tick_rate                               51485098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109093866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061990                       # Number of seconds simulated
sim_ticks                                 61990236500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109093866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.239805                       # CPI: cycles per instruction
system.cpu.discardedOps                       1403377                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         8370771                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.806579                       # IPC: instructions per cycle
system.cpu.numCycles                        123980473                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71946983     65.95%     65.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                 575325      0.53%     66.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               21228313     19.46%     85.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15343240     14.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109093866                       # Class of committed instruction
system.cpu.tickCycles                       115609702                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        45146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       701521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1403772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            212                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20966942                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16722979                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            457740                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8377734                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7981797                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.273937                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1237640                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          349470                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             304159                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45311                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1200                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35212535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35212535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35283298                       # number of overall hits
system.cpu.dcache.overall_hits::total        35283298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45189                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45189                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45202                       # number of overall misses
system.cpu.dcache.overall_misses::total         45202                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2564076500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2564076500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2564076500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2564076500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35257724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35257724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35328500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35328500                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001282                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001279                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001279                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56741.164885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56741.164885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56724.846246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56724.846246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33221                       # number of writebacks
system.cpu.dcache.writebacks::total             33221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8486                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8486                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36711                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36711                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1962053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1962053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1962722500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1962722500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001039                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001039                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53457.578400                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53457.578400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53464.152434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53464.152434                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36200                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20761915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20761915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    254841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    254841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20778845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20778845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15052.628470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15052.628470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    237110000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    237110000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14021.880544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14021.880544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14450620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14450620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2309235500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2309235500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81716.815882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81716.815882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724943500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724943500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87149.168898                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87149.168898                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        70763                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         70763                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000184                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000184                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       105000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       105000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       104000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       104000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.565001                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35500565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36712                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            967.001662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.565001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71054824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71054824                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            54145506                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18587659                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11246219                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26812494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26812494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26812494                       # number of overall hits
system.cpu.icache.overall_hits::total        26812494                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       665543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         665543                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       665543                       # number of overall misses
system.cpu.icache.overall_misses::total        665543                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8891981000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8891981000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8891981000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8891981000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27478037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27478037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27478037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27478037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13360.490607                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13360.490607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13360.490607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13360.490607                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       665317                       # number of writebacks
system.cpu.icache.writebacks::total            665317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       665543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       665543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       665543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       665543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8226438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8226438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8226438000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8226438000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12360.490607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12360.490607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12360.490607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12360.490607                       # average overall mshr miss latency
system.cpu.icache.replacements                 665317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26812494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26812494                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       665543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        665543                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8891981000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8891981000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27478037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27478037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13360.490607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13360.490607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       665543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       665543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8226438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8226438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12360.490607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12360.490607                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.942328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27478037                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            665543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.286644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.942328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55621617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55621617                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  61990236500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109093866                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               665148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16786                       # number of demand (read+write) hits
system.l2.demand_hits::total                   681934                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              665148                       # number of overall hits
system.l2.overall_hits::.cpu.data               16786                       # number of overall hits
system.l2.overall_hits::total                  681934                       # number of overall hits
system.l2.demand_misses::.cpu.inst                395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19926                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20321                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               395                       # number of overall misses
system.l2.overall_misses::.cpu.data             19926                       # number of overall misses
system.l2.overall_misses::total                 20321                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1722994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1755647500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32653500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1722994000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1755647500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           665543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36712                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               702255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          665543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36712                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              702255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.542765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.542765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82667.088608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86469.637659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86395.723636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82667.088608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86469.637659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86395.723636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3538                       # number of writebacks
system.l2.writebacks::total                      3538                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20317                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28703500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1523488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1552191500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28703500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1523488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1552191500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.542656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028931                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.542656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028931                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72667.088608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76472.643309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76398.656298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72667.088608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76472.643309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76398.656298                       # average overall mshr miss latency
system.l2.replacements                           3935                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33221                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       620183                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           620183                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       620183                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       620183                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   240                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19553                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1687973500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1687973500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86328.108219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86328.108219                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1492443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1492443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76328.108219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76328.108219                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         665148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             665148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       665543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         665543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82667.088608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82667.088608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28703500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28703500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72667.088608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72667.088608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35020500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35020500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.022046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93888.739946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93888.739946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31044500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31044500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84131.436314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84131.436314                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13361.780758                       # Cycle average of tags in use
system.l2.tags.total_refs                     1358620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.864511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.360037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       241.550364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13119.870357                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.800773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.815538                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14360                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10889327                       # Number of tag accesses
system.l2.tags.data_accesses                 10889327                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017498728500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6662                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3538                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40634                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7076                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40634                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7076                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.872123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.502736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1565.264322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          389     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.028133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.026188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.271230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              383     97.95%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.26%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2600576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               452864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     41.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   61989446000                       # Total gap between requests
system.mem_ctrls.avgGap                    2598593.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        50560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2549504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       451136                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 815612.310174038517                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 41127508.845687337220                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7277533.132173161022                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          790                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39844                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         7076                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22998000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1307862750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 685547798250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29111.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32824.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  96883521.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        50560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2550016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2600576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        50560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        50560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       452864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       452864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20317                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3538                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3538                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       815612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     41135768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         41951381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       815612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       815612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7305408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7305408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7305408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       815612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     41135768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        49256789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40626                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7049                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          450                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               569123250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             203130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1330860750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14008.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32758.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               30880                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5989                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10804                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   282.390226                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   218.839254                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.976938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           62      0.57%      0.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5452     50.46%     51.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2957     27.37%     78.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          550      5.09%     83.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          276      2.55%     86.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          539      4.99%     91.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          309      2.86%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          248      2.30%     96.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          411      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10804                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2600064                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             451136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               41.943121                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.277533                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38891580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20667570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      145234740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      18588420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4893149040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10975273620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14561915520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   30653720490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.492717                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  37748378750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2069860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22171997750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        38263260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        20333610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144834900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      18207360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4893149040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10823442150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14689773600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30628003920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.077869                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38083248500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2069860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  21837128000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                764                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3538                       # Transaction distribution
system.membus.trans_dist::CleanEvict              187                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19553                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           764                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44359                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44359                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3053440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3053440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20317                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            57843000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          190322000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            682462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       665317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        665543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16919                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1996403                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       109624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2106027                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    170350080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8951424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              179301504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3935                       # Total snoops (count)
system.tol2bus.snoopTraffic                    452864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           706190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064239                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 660828     93.58%     93.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  45359      6.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             706190                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61990236500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2098962000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1663857500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          91781996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
