Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 21:21:41 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file H2_timing_summary_routed.rpt -rpx H2_timing_summary_routed.rpx -warn_on_violation
| Design       : H2
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: X[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[15] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: X[9] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[2][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[3][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tap_reg[5][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                   96        0.143        0.000                      0                   96        2.535        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.936}        5.871           170.329         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.006        0.000                      0                   96        0.143        0.000                      0                   96        2.535        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.957ns (33.474%)  route 3.889ns (66.526%))
  Logic Levels:           15  (CARRY4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 10.799 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.011 r  M4/U1/u6/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    M4/U1/u6/Y_reg[27]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.176 r  M4/U1/u6/Y_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.176    p_0_in[29]
    SLICE_X42Y15         FDRE                                         r  Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.800    10.799    CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  Y_reg[29]/C
                         clock pessimism              0.342    11.142    
                         clock uncertainty           -0.035    11.106    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.076    11.182    Y_reg[29]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.943ns (33.315%)  route 3.889ns (66.685%))
  Logic Levels:           15  (CARRY4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 10.799 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.011 r  M4/U1/u6/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    M4/U1/u6/Y_reg[27]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.162 r  M4/U1/u6/Y_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.162    p_0_in[31]
    SLICE_X42Y15         FDRE                                         r  Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.800    10.799    CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  Y_reg[31]/C
                         clock pessimism              0.342    11.142    
                         clock uncertainty           -0.035    11.106    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.076    11.182    Y_reg[31]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.904ns (32.866%)  route 3.889ns (67.134%))
  Logic Levels:           15  (CARRY4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 10.799 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.011 r  M4/U1/u6/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    M4/U1/u6/Y_reg[27]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.123 r  M4/U1/u6/Y_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.123    p_0_in[30]
    SLICE_X42Y15         FDRE                                         r  Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.800    10.799    CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  Y_reg[30]/C
                         clock pessimism              0.342    11.142    
                         clock uncertainty           -0.035    11.106    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.076    11.182    Y_reg[30]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.903ns (32.854%)  route 3.889ns (67.146%))
  Logic Levels:           14  (CARRY4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 10.800 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.122 r  M4/U1/u6/Y_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.122    p_0_in[25]
    SLICE_X42Y14         FDRE                                         r  Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.801    10.800    CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  Y_reg[25]/C
                         clock pessimism              0.342    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)        0.076    11.183    Y_reg[25]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.900ns (32.819%)  route 3.889ns (67.181%))
  Logic Levels:           15  (CARRY4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 10.799 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.011 r  M4/U1/u6/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    M4/U1/u6/Y_reg[27]_i_1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.119 r  M4/U1/u6/Y_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.119    p_0_in[28]
    SLICE_X42Y15         FDRE                                         r  Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.800    10.799    CLK_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  Y_reg[28]/C
                         clock pessimism              0.342    11.142    
                         clock uncertainty           -0.035    11.106    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.076    11.182    Y_reg[28]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.889ns (32.691%)  route 3.889ns (67.309%))
  Logic Levels:           14  (CARRY4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 10.800 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.108 r  M4/U1/u6/Y_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.108    p_0_in[27]
    SLICE_X42Y14         FDRE                                         r  Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.801    10.800    CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  Y_reg[27]/C
                         clock pessimism              0.342    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)        0.076    11.183    Y_reg[27]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.850ns (32.234%)  route 3.889ns (67.766%))
  Logic Levels:           14  (CARRY4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 10.800 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.069 r  M4/U1/u6/Y_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.069    p_0_in[26]
    SLICE_X42Y14         FDRE                                         r  Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.801    10.800    CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  Y_reg[26]/C
                         clock pessimism              0.342    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)        0.076    11.183    Y_reg[26]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 tap_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.846ns (32.187%)  route 3.889ns (67.813%))
  Logic Levels:           14  (CARRY4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 10.800 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  tap_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.259     5.589 r  tap_reg[3][15]/Q
                         net (fo=100, routed)         0.461     6.050    M3/U1/u6/Q[15]
    SLICE_X40Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.093 r  M3/U1/u6/out_reg[1]_i_7__0/O
                         net (fo=3, routed)           0.430     6.523    M3/U1/u6/out_reg[1]_i_7__0_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.566 r  M3/U1/u6/out_reg[3]_i_18__1/O
                         net (fo=2, routed)           0.187     6.753    M3/U1/u6/out_reg[3]_i_18__1_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.796 r  M3/U1/u6/out_reg[3]_i_6__1/O
                         net (fo=23, routed)          0.414     7.210    M3/U1/u6/Y_reg[27]_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I2_O)        0.043     7.253 r  M3/U1/u6/tmp__0_carry_i_1/O
                         net (fo=1, routed)           0.300     7.553    M3/U1/u6_n_61
    SLICE_X41Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.743 r  M3/U1/tmp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.743    M3/U1/tmp__0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.909 r  M3/U1/tmp__0_carry__0/O[1]
                         net (fo=3, routed)           0.452     8.362    M3/U1/u6/O[1]
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.123     8.485 r  M3/U1/u6/tmp__20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.485    M3/U1/u6_n_32
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.781 f  M3/U1/tmp__20_carry__0/O[3]
                         net (fo=7, routed)           0.449     9.230    M3/U1/tmp[9]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.120     9.350 r  M3/U1/Y[23]_i_67/O
                         net (fo=1, routed)           0.332     9.682    M3/U1/Y[23]_i_67_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.043     9.725 r  M3/U1/Y[23]_i_54/O
                         net (fo=1, routed)           0.342    10.067    M3/U1/u6/tap_reg[3][15]_1
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.110 r  M3/U1/u6/Y[23]_i_22/O
                         net (fo=1, routed)           0.238    10.348    M4/U1/u6/tap_reg[3][15]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.043    10.391 r  M4/U1/u6/Y[23]_i_5/O
                         net (fo=1, routed)           0.283    10.674    M1/U1/u6/tap_reg[5][15]_0[0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.957 r  M1/U1/u6/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    M4/U1/u6/tap_reg[5][15]_4[0]
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.065 r  M4/U1/u6/Y_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.065    p_0_in[24]
    SLICE_X42Y14         FDRE                                         r  Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.801    10.800    CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  Y_reg[24]/C
                         clock pessimism              0.342    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)        0.076    11.183    Y_reg[24]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 tap_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.753ns (30.776%)  route 3.943ns (69.224%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 10.801 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  tap_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.223     5.553 r  tap_reg[3][14]/Q
                         net (fo=11, routed)          0.625     6.177    M3/U1/u6/Q[14]
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.043     6.220 f  M3/U1/u6/out_reg[3]_i_16__1/O
                         net (fo=17, routed)          0.566     6.786    M3/U1/u6/Y_reg[23]
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.043     6.829 r  M3/U1/u6/out_reg[3]_i_4__1/O
                         net (fo=22, routed)          0.362     7.191    M3/U1/u6/Y_reg[27]
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.043     7.234 r  M3/U1/u6/out_reg[3]_i_9__1/O
                         net (fo=17, routed)          0.349     7.583    M3/U1/u6/out_reg[3]_i_9__1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.043     7.626 r  M3/U1/u6/tmp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.626    M3/U1/u6_n_28
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     7.922 r  M3/U1/tmp__0_carry__0/O[3]
                         net (fo=5, routed)           0.550     8.472    M3/U1/u6/O[3]
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.120     8.592 r  M3/U1/u6/tmp__20_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.592    M3/U1/u6_n_29
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.785 r  M3/U1/tmp__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    M3/U1/tmp__20_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.862 f  M3/U1/tmp__20_carry__1/CO[1]
                         net (fo=10, routed)          0.451     9.313    M3/U1/u6/CO[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.122     9.435 r  M3/U1/u6/Y[27]_i_32/O
                         net (fo=4, routed)           0.199     9.634    M3/U1/u6/Y_reg[27]_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.043     9.677 r  M3/U1/u6/Y[19]_i_40/O
                         net (fo=2, routed)           0.205     9.882    M4/U1/u6/tap_reg[3][15]_18
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.043     9.925 r  M4/U1/u6/Y[19]_i_17/O
                         net (fo=3, routed)           0.637    10.562    M4/U1/u6/Y[19]_i_17_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I1_O)        0.043    10.605 r  M4/U1/u6/Y[19]_i_8/O
                         net (fo=1, routed)           0.000    10.605    M4/U1/u6/Y[19]_i_8_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.861 r  M4/U1/u6/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    M1/U1/u6/tap_reg[5][15][0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.026 r  M1/U1/u6/Y_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.026    p_0_in[21]
    SLICE_X42Y13         FDRE                                         r  Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.802    10.801    CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  Y_reg[21]/C
                         clock pessimism              0.342    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.076    11.184    Y_reg[21]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 tap_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            Y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.871ns  (CLK rise@5.871ns - CLK rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.739ns (30.605%)  route 3.943ns (69.395%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 10.801 - 5.871 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.951     5.330    CLK_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  tap_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.223     5.553 r  tap_reg[3][14]/Q
                         net (fo=11, routed)          0.625     6.177    M3/U1/u6/Q[14]
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.043     6.220 f  M3/U1/u6/out_reg[3]_i_16__1/O
                         net (fo=17, routed)          0.566     6.786    M3/U1/u6/Y_reg[23]
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.043     6.829 r  M3/U1/u6/out_reg[3]_i_4__1/O
                         net (fo=22, routed)          0.362     7.191    M3/U1/u6/Y_reg[27]
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.043     7.234 r  M3/U1/u6/out_reg[3]_i_9__1/O
                         net (fo=17, routed)          0.349     7.583    M3/U1/u6/out_reg[3]_i_9__1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.043     7.626 r  M3/U1/u6/tmp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.626    M3/U1/u6_n_28
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     7.922 r  M3/U1/tmp__0_carry__0/O[3]
                         net (fo=5, routed)           0.550     8.472    M3/U1/u6/O[3]
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.120     8.592 r  M3/U1/u6/tmp__20_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.592    M3/U1/u6_n_29
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.785 r  M3/U1/tmp__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.785    M3/U1/tmp__20_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     8.862 f  M3/U1/tmp__20_carry__1/CO[1]
                         net (fo=10, routed)          0.451     9.313    M3/U1/u6/CO[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.122     9.435 r  M3/U1/u6/Y[27]_i_32/O
                         net (fo=4, routed)           0.199     9.634    M3/U1/u6/Y_reg[27]_2
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.043     9.677 r  M3/U1/u6/Y[19]_i_40/O
                         net (fo=2, routed)           0.205     9.882    M4/U1/u6/tap_reg[3][15]_18
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.043     9.925 r  M4/U1/u6/Y[19]_i_17/O
                         net (fo=3, routed)           0.637    10.562    M4/U1/u6/Y[19]_i_17_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I1_O)        0.043    10.605 r  M4/U1/u6/Y[19]_i_8/O
                         net (fo=1, routed)           0.000    10.605    M4/U1/u6/Y[19]_i_8_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.861 r  M4/U1/u6/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.861    M1/U1/u6/tap_reg[5][15][0]
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.012 r  M1/U1/u6/Y_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.012    p_0_in[23]
    SLICE_X42Y13         FDRE                                         r  Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.871     5.871 r  
    AU32                                              0.000     5.871 r  CLK (IN)
                         net (fo=0)                   0.000     5.871    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     6.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.916    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.999 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.802    10.801    CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  Y_reg[23]/C
                         clock pessimism              0.342    11.144    
                         clock uncertainty           -0.035    11.108    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.076    11.184    Y_reg[23]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tap_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     2.278    CLK_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  tap_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.100     2.378 r  tap_reg[4][11]/Q
                         net (fo=1, routed)           0.096     2.474    tap_reg[4]__0[11]
    SLICE_X39Y3          FDRE                                         r  tap_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.091     2.782    CLK_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  tap_reg[5][11]/C
                         clock pessimism             -0.490     2.291    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.040     2.331    tap_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tap_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     2.274    CLK_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  tap_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.100     2.374 r  tap_reg[4][13]/Q
                         net (fo=1, routed)           0.096     2.470    tap_reg[4]__0[13]
    SLICE_X40Y3          FDRE                                         r  tap_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.089     2.780    CLK_IBUF_BUFG
    SLICE_X40Y3          FDRE                                         r  tap_reg[5][13]/C
                         clock pessimism             -0.494     2.285    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.040     2.325    tap_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tap_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     2.278    CLK_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  tap_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.100     2.378 r  tap_reg[4][8]/Q
                         net (fo=1, routed)           0.095     2.473    tap_reg[4]__0[8]
    SLICE_X39Y2          FDRE                                         r  tap_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.092     2.783    CLK_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  tap_reg[5][8]/C
                         clock pessimism             -0.504     2.278    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.043     2.321    tap_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tap_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     2.274    CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  tap_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.118     2.392 r  tap_reg[4][12]/Q
                         net (fo=1, routed)           0.096     2.488    tap_reg[4]__0[12]
    SLICE_X41Y3          FDRE                                         r  tap_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.089     2.780    CLK_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  tap_reg[5][12]/C
                         clock pessimism             -0.491     2.288    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.038     2.326    tap_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tap_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     2.277    CLK_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  tap_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.100     2.377 r  tap_reg[4][15]/Q
                         net (fo=1, routed)           0.137     2.514    tap_reg[4]__0[15]
    SLICE_X39Y2          FDRE                                         r  tap_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.092     2.783    CLK_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  tap_reg[5][15]/C
                         clock pessimism             -0.490     2.292    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.041     2.333    tap_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tap_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.645%)  route 0.152ns (56.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     2.274    CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  tap_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.118     2.392 r  tap_reg[4][6]/Q
                         net (fo=1, routed)           0.152     2.544    tap_reg[4]__0[6]
    SLICE_X37Y3          FDRE                                         r  tap_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.091     2.782    CLK_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  tap_reg[5][6]/C
                         clock pessimism             -0.470     2.311    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.041     2.352    tap_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tap_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.378%)  route 0.200ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.793     2.241    CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  tap_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.100     2.341 r  tap_reg[1][1]/Q
                         net (fo=1, routed)           0.200     2.541    tap_reg[1]__0[1]
    SLICE_X40Y6          FDRE                                         r  tap_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.089     2.780    CLK_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  tap_reg[2][1]/C
                         clock pessimism             -0.470     2.309    
    SLICE_X40Y6          FDRE (Hold_fdre_C_D)         0.037     2.346    tap_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tap_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.616%)  route 0.153ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     2.274    CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  tap_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.118     2.392 r  tap_reg[4][14]/Q
                         net (fo=1, routed)           0.153     2.545    tap_reg[4]__0[14]
    SLICE_X37Y3          FDRE                                         r  tap_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.091     2.782    CLK_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  tap_reg[5][14]/C
                         clock pessimism             -0.470     2.311    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.038     2.349    tap_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tap_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.989%)  route 0.163ns (58.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.826     2.274    CLK_IBUF_BUFG
    SLICE_X40Y3          FDRE                                         r  tap_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.118     2.392 r  tap_reg[4][10]/Q
                         net (fo=1, routed)           0.163     2.555    tap_reg[4]__0[10]
    SLICE_X39Y3          FDRE                                         r  tap_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.091     2.782    CLK_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  tap_reg[5][10]/C
                         clock pessimism             -0.470     2.311    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.038     2.349    tap_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tap_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Destination:            tap_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.936ns period=5.871ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.996%)  route 0.163ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     2.277    CLK_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  tap_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.100     2.377 r  tap_reg[4][9]/Q
                         net (fo=1, routed)           0.163     2.540    tap_reg[4]__0[9]
    SLICE_X39Y3          FDRE                                         r  tap_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.091     2.782    CLK_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  tap_reg[5][9]/C
                         clock pessimism             -0.490     2.291    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.043     2.334    tap_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.936 }
Period(ns):         5.871
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.871       4.462      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.871       5.121      SLICE_X35Y12   tap_reg[2][7]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.871       5.121      SLICE_X40Y8    tap_reg[3][6]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X45Y6    tap_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X44Y10   tap_reg[1][10]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X43Y12   tap_reg[1][11]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X45Y11   tap_reg[1][12]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X45Y11   tap_reg[1][13]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X43Y11   tap_reg[1][14]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.871       5.171      SLICE_X37Y12   tap_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.935       2.535      SLICE_X35Y12   tap_reg[2][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.935       2.535      SLICE_X40Y8    tap_reg[3][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.935       2.535      SLICE_X35Y12   tap_reg[2][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.935       2.535      SLICE_X40Y8    tap_reg[3][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.935       2.585      SLICE_X44Y10   tap_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.935       2.585      SLICE_X45Y11   tap_reg[1][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.935       2.585      SLICE_X45Y11   tap_reg[1][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.935       2.585      SLICE_X45Y10   tap_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.935       2.585      SLICE_X45Y10   tap_reg[1][9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.935       2.585      SLICE_X45Y6    tap_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X45Y6    tap_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X44Y10   tap_reg[1][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X43Y12   tap_reg[1][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X43Y11   tap_reg[1][14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X43Y11   tap_reg[1][14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X37Y12   tap_reg[1][15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X44Y6    tap_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X44Y6    tap_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X45Y6    tap_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.936       2.586      SLICE_X45Y7    tap_reg[1][4]/C



