Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Mar  8 17:29:08 2022
| Host         : user-manjaro running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_CORE_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
HPDR-2     Warning   Port pin INOUT inconsistency      1           
TIMING-18  Warning   Missing input or output delay     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.036       -0.168                      7                  318        0.237        0.000                      0                  318        2.104        0.000                       0                   183  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 10.000}       20.000          50.000          
clk_fpga_1                        {0.000 10.416}       20.833          48.001          
  clk_out1_ZYNQ_CORE_clk_wiz_0_0  {0.000 2.604}        5.208           192.003         
  clkfbout_ZYNQ_CORE_clk_wiz_0_0  {0.000 10.416}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             15.060        0.000                      0                   27        0.263        0.000                      0                   27        9.500        0.000                       0                    28  
clk_fpga_1                                                                                                                                                                          5.416        0.000                       0                     2  
  clk_out1_ZYNQ_CORE_clk_wiz_0_0       -0.036       -0.168                      7                  291        0.237        0.000                      0                  291        2.104        0.000                       0                   150  
  clkfbout_ZYNQ_CORE_clk_wiz_0_0                                                                                                                                                   18.678        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_fpga_0                                                      
(none)                          clk_out1_ZYNQ_CORE_clk_wiz_0_0                                  
(none)                          clkfbout_ZYNQ_CORE_clk_wiz_0_0                                  
(none)                                                          clk_fpga_0                      
(none)                                                          clk_out1_ZYNQ_CORE_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.060ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 2.187ns (46.282%)  route 2.538ns (53.717%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.778 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.778    ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]_i_1_n_6
    SLICE_X42Y34         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.570    22.763    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y34         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.109    22.838    ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         22.838    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 15.060    

Slack (MET) :             15.164ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 2.083ns (45.074%)  route 2.538ns (54.926%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.674    ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]_i_1_n_7
    SLICE_X42Y34         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.570    22.763    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y34         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.109    22.838    ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         22.838    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 15.164    

Slack (MET) :             15.176ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 2.070ns (44.919%)  route 2.538ns (55.081%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.661 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.661    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_6
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569    22.762    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/C
                         clock pessimism              0.269    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.109    22.837    ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         22.837    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 15.176    

Slack (MET) :             15.184ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 2.062ns (44.823%)  route 2.538ns (55.177%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.653    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_4
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569    22.762    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/C
                         clock pessimism              0.269    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.109    22.837    ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         22.837    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                 15.184    

Slack (MET) :             15.260ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.986ns (43.896%)  route 2.538ns (56.104%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.577 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.577    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_5
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569    22.762    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
                         clock pessimism              0.269    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.109    22.837    ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         22.837    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 15.260    

Slack (MET) :             15.280ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.966ns (43.647%)  route 2.538ns (56.353%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.557 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.557    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_7
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569    22.762    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                         clock pessimism              0.269    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.109    22.837    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         22.837    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 15.280    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.953ns (43.484%)  route 2.538ns (56.516%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.544 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.544    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_6
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.568    22.760    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/C
                         clock pessimism              0.292    23.053    
                         clock uncertainty           -0.302    22.751    
    SLICE_X42Y32         FDCE (Setup_fdce_C_D)        0.109    22.860    ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.324ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.945ns (43.383%)  route 2.538ns (56.617%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.536 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.536    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_4
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.568    22.760    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C
                         clock pessimism              0.292    23.053    
                         clock uncertainty           -0.302    22.751    
    SLICE_X42Y32         FDCE (Setup_fdce_C_D)        0.109    22.860    ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 15.324    

Slack (MET) :             15.400ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.869ns (42.407%)  route 2.538ns (57.593%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.460 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.460    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_5
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.568    22.760    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                         clock pessimism              0.292    23.053    
                         clock uncertainty           -0.302    22.751    
    SLICE_X42Y32         FDCE (Setup_fdce_C_D)        0.109    22.860    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         22.860    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 15.400    

Slack (MET) :             15.407ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.836ns (41.972%)  route 2.538ns (58.028%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.745     3.053    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     3.571 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.953     4.524    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.648 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_3/O
                         net (fo=28, routed)          1.585     6.233    ZYNQ_CORE_i/LED_0/inst/led_r_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.357 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.357    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.870 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.427 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.427    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_6
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.566    22.759    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
                         clock pessimism              0.269    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.109    22.834    ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.834    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 15.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/led_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.587     0.928    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           0.168     1.237    ZYNQ_CORE_i/LED_0/inst/led
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.282 r  ZYNQ_CORE_i/LED_0/inst/led_r_i_1/O
                         net (fo=1, routed)           0.000     1.282    ZYNQ_CORE_i/LED_0/inst/led_r_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.854     1.224    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                         clock pessimism             -0.296     0.928    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.091     1.018    ZYNQ_CORE_i/LED_0/inst/led_r_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.582     0.923    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164     1.087 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.224    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[3]
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.269 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.269    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_3_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.333 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.333    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_4
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.134     1.056    ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.585     0.925    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     1.089 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.238    ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.283 r  ZYNQ_CORE_i/LED_0/inst/time_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.283    ZYNQ_CORE_i/LED_0/inst/time_count[12]_i_2_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.347 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.347    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_4
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.852     1.222    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.134     1.059    ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.583     0.924    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.164     1.087 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.237    ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.282 r  ZYNQ_CORE_i/LED_0/inst/time_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.282    ZYNQ_CORE_i/LED_0/inst/time_count[4]_i_2_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.346 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.346    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_4
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.850     1.220    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.134     1.058    ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.584     0.924    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y30         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_fdce_C_Q)         0.164     1.089 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.238    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.283 r  ZYNQ_CORE_i/LED_0/inst/time_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.283    ZYNQ_CORE_i/LED_0/inst/time_count[8]_i_2_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.347 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.347    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_4
    SLICE_X42Y30         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.851     1.221    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y30         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X42Y30         FDCE (Hold_fdce_C_D)         0.134     1.059    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.586     0.927    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.090 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.240    ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.285 r  ZYNQ_CORE_i/LED_0/inst/time_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.285    ZYNQ_CORE_i/LED_0/inst/time_count[16]_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.349 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.349    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_4
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.853     1.223    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.134     1.061    ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.275ns (64.497%)  route 0.151ns (35.503%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.583     0.924    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.164     1.087 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]/Q
                         net (fo=1, routed)           0.151     1.239    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[5]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.284 r  ZYNQ_CORE_i/LED_0/inst/time_count[4]_i_4/O
                         net (fo=1, routed)           0.000     1.284    ZYNQ_CORE_i/LED_0/inst/time_count[4]_i_4_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.350 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.350    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_6
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.850     1.220    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.134     1.058    ZYNQ_CORE_i/LED_0/inst/time_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.275ns (62.860%)  route 0.162ns (37.140%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.585     0.925    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     1.089 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/Q
                         net (fo=2, routed)           0.162     1.252    ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.297 r  ZYNQ_CORE_i/LED_0/inst/time_count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.297    ZYNQ_CORE_i/LED_0/inst/time_count[12]_i_4_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.363 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.363    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_6
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.852     1.222    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.134     1.059    ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.583     0.924    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.164     1.087 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]/Q
                         net (fo=1, routed)           0.163     1.251    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[4]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.296 r  ZYNQ_CORE_i/LED_0/inst/time_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.296    ZYNQ_CORE_i/LED_0/inst/time_count[4]_i_5_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.366 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.366    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_7
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.850     1.220    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y29         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.134     1.058    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.582     0.923    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164     1.087 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.261    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.306 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.306    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.376 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.376    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_1_n_7
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.134     1.056    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y33   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y28   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y32   ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y28   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y28   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y33   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y28   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y28   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         20.833      18.678     BUFGCTRL_X0Y3   ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.833      31.800     PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         10.416      5.416      PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         10.416      5.416      PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         10.416      5.416      PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         10.416      5.416      PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZYNQ_CORE_clk_wiz_0_0
  To Clock:  clk_out1_ZYNQ_CORE_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.036ns,  Total Violation       -0.168ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.138ns (23.322%)  route 3.741ns (76.678%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.963 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.161     6.663    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.787 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4/O
                         net (fo=2, routed)           0.676     7.463    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1/O
                         net (fo=4, routed)           0.335     7.922    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1_n_0
    SLICE_X43Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.562     7.963    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/C
                         clock pessimism              0.230     8.193    
                         clock uncertainty           -0.102     8.091    
    SLICE_X43Y22         FDCE (Setup_fdce_C_CE)      -0.205     7.886    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.014ns (20.854%)  route 3.848ns (79.146%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.960 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.735     7.237    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1/O
                         net (fo=34, routed)          0.544     7.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.559     7.960    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[26]/C
                         clock pessimism              0.230     8.190    
                         clock uncertainty           -0.102     8.088    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.883    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.014ns (20.854%)  route 3.848ns (79.146%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.960 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.735     7.237    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1/O
                         net (fo=34, routed)          0.544     7.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.559     7.960    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[27]/C
                         clock pessimism              0.230     8.190    
                         clock uncertainty           -0.102     8.088    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.883    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.014ns (20.854%)  route 3.848ns (79.146%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.960 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.735     7.237    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1/O
                         net (fo=34, routed)          0.544     7.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.559     7.960    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[2]/C
                         clock pessimism              0.230     8.190    
                         clock uncertainty           -0.102     8.088    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.883    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.014ns (20.854%)  route 3.848ns (79.146%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.960 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.735     7.237    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1/O
                         net (fo=34, routed)          0.544     7.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.559     7.960    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[3]/C
                         clock pessimism              0.230     8.190    
                         clock uncertainty           -0.102     8.088    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.883    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.014ns (20.854%)  route 3.848ns (79.146%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.960 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.735     7.237    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1/O
                         net (fo=34, routed)          0.544     7.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.559     7.960    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[4]/C
                         clock pessimism              0.230     8.190    
                         clock uncertainty           -0.102     8.088    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.883    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.014ns (20.854%)  route 3.848ns (79.146%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.960 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.735     7.237    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1/O
                         net (fo=34, routed)          0.544     7.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.559     7.960    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y24         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[5]/C
                         clock pessimism              0.230     8.190    
                         clock uncertainty           -0.102     8.088    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.883    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.138ns (23.975%)  route 3.609ns (76.025%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.963 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.161     6.663    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.787 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4/O
                         net (fo=2, routed)           0.676     7.463    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1/O
                         net (fo=4, routed)           0.202     7.790    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1_n_0
    SLICE_X40Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.562     7.963    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X40Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/C
                         clock pessimism              0.230     8.193    
                         clock uncertainty           -0.102     8.091    
    SLICE_X40Y22         FDCE (Setup_fdce_C_CE)      -0.205     7.886    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.138ns (23.975%)  route 3.609ns (76.025%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.963 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.161     6.663    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.787 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4/O
                         net (fo=2, routed)           0.676     7.463    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1/O
                         net (fo=4, routed)           0.202     7.790    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1_n_0
    SLICE_X40Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.562     7.963    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X40Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/C
                         clock pessimism              0.230     8.193    
                         clock uncertainty           -0.102     8.091    
    SLICE_X40Y22         FDCE (Setup_fdce_C_CE)      -0.205     7.886    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.208ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@5.208ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.138ns (23.975%)  route 3.609ns (76.025%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 7.963 - 5.208 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.735     3.043    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.561 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[21]/Q
                         net (fo=2, routed)           0.841     4.402    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[21]
    SLICE_X39Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.526 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17/O
                         net (fo=1, routed)           0.796     5.322    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_17_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.446 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9/O
                         net (fo=3, routed)           0.932     6.378    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_9_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.502 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3/O
                         net (fo=2, routed)           0.161     6.663    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[31]_i_3_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.787 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4/O
                         net (fo=2, routed)           0.676     7.463    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1/O
                         net (fo=4, routed)           0.202     7.790    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA[3]_i_1_n_0
    SLICE_X40Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      5.208     5.208 r  
    PS7_X0Y0             PS7                          0.000     5.208 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.309    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     7.910    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.715 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.309    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.400 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.562     7.963    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X40Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/C
                         clock pessimism              0.230     8.193    
                         clock uncertainty           -0.102     8.091    
    SLICE_X40Y22         FDCE (Setup_fdce_C_CE)      -0.205     7.886    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.192ns (54.107%)  route 0.163ns (45.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.580     0.921    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[4]/Q
                         net (fo=5, routed)           0.163     1.224    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg_n_0_[4]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.051     1.275 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.275    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt[6]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.844     1.214    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[6]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.107     1.039    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.318%)  route 0.163ns (46.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.580     0.921    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[4]/Q
                         net (fo=5, routed)           0.163     1.224    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg_n_0_[4]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.269 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.269    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt[5]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.844     1.214    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[5]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.092     1.024    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.578     0.919    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[1]/Q
                         net (fo=6, routed)           0.181     1.240    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg_n_0_[1]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.042     1.282 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.282    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt[2]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.844     1.214    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y23         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[2]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.107     1.026    ZYNQ_CORE_i/sjtag_top_mod_0/inst/send_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.577     0.918    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y25         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     1.059 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]/Q
                         net (fo=3, routed)           0.170     1.229    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg_n_0_[0]
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.274 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.274    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt[0]
    SLICE_X39Y25         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.843     1.213    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y25         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]/C
                         clock pessimism             -0.295     0.918    
    SLICE_X39Y25         FDCE (Hold_fdce_C_D)         0.091     1.009    ZYNQ_CORE_i/sjtag_top_mod_0/inst/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.581     0.922    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y20         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]/Q
                         net (fo=2, routed)           0.125     1.211    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[15]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[16]_i_1_n_5
    SLICE_X38Y20         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.848     1.218    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y20         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]/C
                         clock pessimism             -0.296     0.922    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.134     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582     0.923    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y19         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]/Q
                         net (fo=2, routed)           0.127     1.213    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[11]
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.323 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.323    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[12]_i_1_n_5
    SLICE_X38Y19         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.849     1.219    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y19         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.134     1.057    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.583     0.924    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y18         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.088 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]/Q
                         net (fo=2, routed)           0.127     1.214    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[7]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.324 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.324    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[8]_i_1_n_5
    SLICE_X38Y18         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850     1.220    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y18         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.134     1.058    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.580     0.921    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y21         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]/Q
                         net (fo=2, routed)           0.127     1.211    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[19]
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[20]_i_1_n_5
    SLICE_X38Y21         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.847     1.217    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y21         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.134     1.055    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.580     0.921    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]/Q
                         net (fo=2, routed)           0.127     1.211    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg_n_0_[23]
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[24]_i_1_n_5
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.846     1.216    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y22         FDRE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]/C
                         clock pessimism             -0.295     0.921    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.134     1.055    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_48MHz_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             clk_out1_ZYNQ_CORE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.584     0.924    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X41Y19         FDPE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.066 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/Q
                         net (fo=8, routed)           0.180     1.246    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.291 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_i_1/O
                         net (fo=1, routed)           0.000     1.291    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_i_1_n_0
    SLICE_X41Y19         FDPE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     1.221    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X41Y19         FDPE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
                         clock pessimism             -0.296     0.925    
    SLICE_X41Y19         FDPE (Hold_fdpe_C_D)         0.091     1.016    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZYNQ_CORE_clk_wiz_0_0
Waveform(ns):       { 0.000 2.604 }
Period(ns):         5.208
Sources:            { ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.208       3.053      BUFGCTRL_X0Y1   ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.208       3.959      PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.208       4.208      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.208       4.208      SLICE_X43Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.208       4.208      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.208       4.208      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.208       4.208      SLICE_X41Y19    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.208       4.208      SLICE_X41Y23    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.208       4.208      SLICE_X41Y19    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.208       4.208      SLICE_X38Y35    ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.208       154.792    PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X43Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X43Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.604       2.104      SLICE_X41Y19    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.604       2.104      SLICE_X41Y19    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X43Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X43Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.604       2.104      SLICE_X40Y22    ZYNQ_CORE_i/sjtag_top_mod_0/inst/FSM_sequential_stageA_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.604       2.104      SLICE_X41Y19    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.604       2.104      SLICE_X41Y19    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZYNQ_CORE_clk_wiz_0_0
  To Clock:  clkfbout_ZYNQ_CORE_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZYNQ_CORE_clk_wiz_0_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y2   ZYNQ_CORE_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.833      31.800     PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.833      139.167    PLLE2_ADV_X0Y0  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            redLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 4.094ns (70.851%)  route 1.684ns (29.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.746     3.054    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     3.510 r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           1.684     5.194    redLED_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.638     8.832 r  redLED_OBUF_inst/O
                         net (fo=0)                   0.000     8.832    redLED
    W14                                                               r  redLED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            redLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.478ns (81.341%)  route 0.339ns (18.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.587     0.928    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           0.339     1.408    redLED_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.337     2.745 r  redLED_OBUF_inst/O
                         net (fo=0)                   0.000     2.745    redLED
    W14                                                               r  redLED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ZYNQ_CORE_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            DATA3_11
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 4.129ns (58.315%)  route 2.951ns (41.685%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.740     3.048    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y21         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg/Q
                         net (fo=2, routed)           1.036     4.540    ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg_n_0
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.664 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_INST_0/O
                         net (fo=3, routed)           1.916     6.579    DATA3_11_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.128 r  DATA3_11_OBUF_inst/O
                         net (fo=0)                   0.000    10.128    DATA3_11
    P20                                                               r  DATA3_11 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/test_LED_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            greenLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 4.243ns (69.024%)  route 1.904ns (30.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.747     3.055    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y35         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/test_LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478     3.533 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/test_LED_reg/Q
                         net (fo=2, routed)           1.904     5.437    greenLED_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.765     9.202 r  greenLED_OBUF_inst/O
                         net (fo=0)                   0.000     9.202    greenLED
    W13                                                               r  greenLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            DATA3_9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 4.006ns (65.281%)  route 2.131ns (34.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702     3.010    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.742     3.050    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X41Y19         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     3.506 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/Q
                         net (fo=2, routed)           2.131     5.637    DATA3_9_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.550     9.187 r  DATA3_9_OBUF_inst/O
                         net (fo=0)                   0.000     9.187    DATA3_9
    N17                                                               r  DATA3_9 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/test_LED_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            greenLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.495ns (77.460%)  route 0.435ns (22.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.586     0.927    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X38Y35         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/test_LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.148     1.075 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/test_LED_reg/Q
                         net (fo=2, routed)           0.435     1.510    greenLED_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.347     2.857 r  greenLED_OBUF_inst/O
                         net (fo=0)                   0.000     2.857    greenLED
    W13                                                               r  greenLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            DATA3_9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.392ns (72.023%)  route 0.541ns (27.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.584     0.924    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X41Y19         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_reg/Q
                         net (fo=2, routed)           0.541     1.606    DATA3_9_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.251     2.857 r  DATA3_9_OBUF_inst/O
                         net (fo=0)                   0.000     2.857    DATA3_9
    N17                                                               r  DATA3_9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_oe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Destination:            DATA3_11
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.436ns (68.237%)  route 0.668ns (31.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.580     0.921    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X41Y23         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_oe_reg/Q
                         net (fo=2, routed)           0.196     1.258    ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_oe_reg_n_0
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.303 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_INST_0/O
                         net (fo=3, routed)           0.472     1.775    DATA3_11_OBUF
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.024 r  DATA3_11_OBUF_inst/O
                         net (fo=0)                   0.000     3.024    DATA3_11
    P20                                                               r  DATA3_11 (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ZYNQ_CORE_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ZYNQ_CORE_clk_wiz_0_0'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 0.101ns (2.839%)  route 3.456ns (97.161%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ZYNQ_CORE_clk_wiz_0_0 fall edge)
                                                     10.417    10.417 f  
    PS7_X0Y0             PS7                          0.000    10.417 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.623    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    11.724 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.702    13.426    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.557     9.869 f  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.754    11.623    ZYNQ_CORE_i/clk_wiz_0/inst/clkfbout_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.724 f  ZYNQ_CORE_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.702    13.426    ZYNQ_CORE_i/clk_wiz_0/inst/clkfbout_buf_ZYNQ_CORE_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ZYNQ_CORE_clk_wiz_0_0'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.026ns (2.422%)  route 1.048ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.073    -0.182 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.497     0.315    ZYNQ_CORE_i/clk_wiz_0/inst/clkfbout_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.551     0.891    ZYNQ_CORE_i/clk_wiz_0/inst/clkfbout_buf_ZYNQ_CORE_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 0.152ns (4.144%)  route 3.516ns (95.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.963     3.668    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y34         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.570     2.762    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y34         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 0.152ns (4.144%)  route 3.516ns (95.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.963     3.668    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y34         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.570     2.762    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y34         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/led_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 0.152ns (4.501%)  route 3.225ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.673     3.377    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X43Y33         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/led_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569     2.761    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 0.152ns (4.501%)  route 3.225ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.673     3.377    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y33         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569     2.761    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 0.152ns (4.501%)  route 3.225ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.673     3.377    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y33         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569     2.761    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 0.152ns (4.501%)  route 3.225ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.673     3.377    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y33         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569     2.761    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 0.152ns (4.501%)  route 3.225ns (95.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.673     3.377    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y33         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.569     2.761    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.362ns  (logic 0.152ns (4.522%)  route 3.210ns (95.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.657     3.362    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y30         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.565     2.757    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y30         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.362ns  (logic 0.152ns (4.522%)  route 3.210ns (95.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.657     3.362    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y30         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.565     2.757    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y30         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.362ns  (logic 0.152ns (4.522%)  route 3.210ns (95.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.152     2.704 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.657     3.362    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y30         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.565     2.757    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y30         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.044ns (3.534%)  route 1.201ns (96.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.145     1.245    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y31         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.852     1.222    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.044ns (3.534%)  route 1.201ns (96.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.145     1.245    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y31         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.852     1.222    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.044ns (3.534%)  route 1.201ns (96.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.145     1.245    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y31         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.852     1.222    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.044ns (3.534%)  route 1.201ns (96.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.145     1.245    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y31         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.852     1.222    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y31         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.044ns (3.363%)  route 1.264ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.208     1.308    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y28         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.044ns (3.363%)  route 1.264ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.208     1.308    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y28         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.044ns (3.363%)  route 1.264ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.208     1.308    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y28         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.044ns (3.363%)  route 1.264ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.208     1.308    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y28         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y28         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.044ns (3.363%)  route 1.264ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.208     1.308    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y32         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.853     1.223    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.044ns (3.363%)  route 1.264ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/LED_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.100 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_2/O
                         net (fo=27, routed)          0.208     1.308    ZYNQ_CORE_i/LED_0/inst/led_r_i_2_n_0
    SLICE_X42Y32         FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.853     1.223    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X42Y32         FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_ZYNQ_CORE_clk_wiz_0_0

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA3_5
                            (input port)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.771ns  (logic 1.918ns (28.328%)  route 4.853ns (71.672%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  DATA3_5 (IN)
                         net (fo=0)                   0.000     0.000    DATA3_5
    M19                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  DATA3_5_IBUF_inst/O
                         net (fo=1, routed)           3.464     5.011    ZYNQ_CORE_i/sjtag_top_mod_0/inst/nTRST
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_i_6/O
                         net (fo=1, routed)           0.431     5.566    ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_i_6_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.690 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_i_2/O
                         net (fo=1, routed)           0.957     6.647    ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_i_1/O
                         net (fo=1, routed)           0.000     6.771    ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_i_1_n_0
    SLICE_X43Y21         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.564     2.757    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X43Y21         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/sjtag_out_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 0.124ns (2.422%)  route 4.995ns (97.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.443     5.119    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X39Y23         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.560     2.753    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y23         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[10]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 0.124ns (2.442%)  route 4.953ns (97.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.401     5.077    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X35Y22         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.486     2.679    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X35Y22         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[19]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 0.124ns (2.569%)  route 4.702ns (97.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.150     4.826    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X39Y18         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.565     2.757    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y18         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[12]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 0.124ns (2.569%)  route 4.702ns (97.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.150     4.826    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X39Y18         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.565     2.757    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X39Y18         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[3]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 0.124ns (2.590%)  route 4.664ns (97.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.112     4.788    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y26         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.560     2.753    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y26         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[18]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 0.124ns (2.590%)  route 4.664ns (97.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.112     4.788    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y26         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.560     2.753    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y26         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[26]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.124ns (2.592%)  route 4.660ns (97.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.108     4.784    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X37Y26         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.560     2.753    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y26         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[27]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 0.124ns (2.592%)  route 4.660ns (97.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.108     4.784    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X37Y26         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.560     2.753    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y26         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[31]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 0.124ns (2.640%)  route 4.573ns (97.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.552     2.552    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.676 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         2.020     4.697    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X37Y18         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.509     2.701    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -0.493 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.101    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         1.565     2.757    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X37Y18         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cycle_192MHz_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA3_7
                            (input port)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.300ns (33.148%)  route 0.605ns (66.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  DATA3_7 (IN)
                         net (fo=0)                   0.000     0.000    DATA3_7
    P18                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  DATA3_7_IBUF_inst/O
                         net (fo=1, routed)           0.605     0.860    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.045     0.905 r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_i_1/O
                         net (fo=1, routed)           0.000     0.905    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_i_1_n_0
    SLICE_X41Y19         FDPE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     1.221    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X41Y19         FDPE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TCK_r1_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.045ns (3.458%)  route 1.256ns (96.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.200     1.301    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y30         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.849     1.219    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y30         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.045ns (3.458%)  route 1.256ns (96.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.200     1.301    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y30         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.849     1.219    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y30         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.045ns (3.458%)  route 1.256ns (96.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.200     1.301    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y30         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.849     1.219    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y30         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.045ns (3.458%)  route 1.256ns (96.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.200     1.301    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y30         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.849     1.219    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y30         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.354%)  route 1.297ns (96.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.240     1.342    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     1.221    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y32         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[13]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.354%)  route 1.297ns (96.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.240     1.342    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     1.221    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y32         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.354%)  route 1.297ns (96.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.240     1.342    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     1.221    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y32         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[15]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.354%)  route 1.297ns (96.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.240     1.342    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y32         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     1.221    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y32         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[16]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_CORE_clk_wiz_0_0  {rise@0.000ns fall@2.604ns period=5.208ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.045ns (3.295%)  route 1.321ns (96.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.056     1.056    ZYNQ_CORE_i/sjtag_top_mod_0/inst/rst_n
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.101 f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2/O
                         net (fo=108, routed)         0.264     1.366    ZYNQ_CORE_i/sjtag_top_mod_0/inst/TDO_i_2_n_0
    SLICE_X36Y29         FDCE                                         f  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_CORE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.817     1.187    ZYNQ_CORE_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  ZYNQ_CORE_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    ZYNQ_CORE_i/clk_wiz_0/inst/clk_out1_ZYNQ_CORE_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=148, routed)         0.848     1.218    ZYNQ_CORE_i/sjtag_top_mod_0/inst/clk_192MHz
    SLICE_X36Y29         FDCE                                         r  ZYNQ_CORE_i/sjtag_top_mod_0/inst/cnt_reg[1]/C





