Circuit-Design-using-OpenLane-SKY130PDK-VLSI
These are different circuit designs made using the open-source automated RTL to GDSII flow, i.e. OpenLane, using SKY130 PDK, which is a 130nm process design kit (PDK) provided by SkyWater Technology Foundry

Running these designs in colab requires you to first download 'requirements-dev.txt' file and upload it into Google Colab. Then restart the runtime and run each cell one after the other.

Here are all the designs made in this repo:
**1. 4x1 Multiplexer**

   ![4x1_multiplexer](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/3aa81fbd-6a9a-4f79-aafc-860353b4eaa9)

**2. 4 Bit Ripple Carry Adder**

   ![4-bit-ripple-carry-adder](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/80ffa316-9cf3-4e2e-95f8-c340fdb2b420)

**3. Half Adder**

   ![half_adder](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/c6a7955e-d620-4ec8-8468-569760032f29)

**4. SR Latch**

   ![sr_latch](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/46a0832e-f1ea-412a-afd7-fe4d8e5ed09f)

**5. Half Subtractor**

   ![half_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/6efc7d87-a0d0-489c-b8cc-a0a191edd613)

**6. Full Subtractor**

   ![full_subtractor](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/2566e6da-fa3d-469d-9e78-6377caf46c40)

**7. AND Gate**

   ![and_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/71aac39a-d086-4422-8af4-dfb08b54e307)

**8. OR Gate**

   ![or_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/aa2e9a86-2850-47a0-ab21-bba361186d83)

**9. NOT Gate**
    ![not_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/c15bcb60-fcbe-49ab-874f-8d4ef84b155d)

**10. NAND Gate**
    ![nand_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/aafecec2-5ac6-4177-8353-4294a7e5985f)

**11. XOR Gate**
    ![xor_gate](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/6314aea5-d0ae-4b64-83c4-18600018cdc3)

**12. JK Flip Flop**
    ![jkflipflop](https://github.com/SaikrishnaLingam/Circuit-Design-using-OpenLane-SKY130PDK-VLSI-/assets/96728983/33eef162-6321-4e9e-8fd6-e045f62b559c)
