
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 21 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8867 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1525.754 ; gain = 95.000 ; free physical = 8677 ; free virtual = 30359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:274]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:285]
INFO: [Synth 8-638] synthesizing module 'RFDC_MODE2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/RFDC_MODE2_stub.vhdl:63]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_rfdc_V0_2' of module 'RFDC_MODE2' requires 52 connections, but only 51 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:294]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:351]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:362]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:373]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:384]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:395]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:406]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:417]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot0_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:428]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:439]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:450]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:461]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:472]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:483]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:494]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:505]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_snapshot1_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:516]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_sync_state0' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:527]
WARNING: [Synth 8-350] instance 'rfdc_multi_cores_mode2_sync_state1' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:538]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (6#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (7#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (8#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (9#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (10#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (11#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:563]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:567]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:141]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '16' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (12#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (13#1) [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' (14#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (15#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' (16#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram' (17#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' (18#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' (19#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram' (20#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' (21#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' (22#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram' (23#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' (24#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' (25#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram' (26#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' (27#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' (28#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram' (29#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' (30#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' (31#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram' (32#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' (33#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' (34#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram' (35#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' (36#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' (37#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram' (38#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (39#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (40#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (41#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (42#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:147]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:148]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:151]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:152]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (43#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/axi4lite_ic_wrapper.vhdl:141]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15850]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_default_clock_driver' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15763]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (44#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (45#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (46#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_default_clock_driver' (47#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_struct' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15152]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xldelay' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:134]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:161]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (48#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (49#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xldelay' (50#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:134]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_1b286a2d88' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_1b286a2d88' (51#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:201]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_7dc4db4e14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_7dc4db4e14' (52#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x9' (53#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_gpio_led' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert' (54#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_gpio_led' (55#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_gpio_led1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_gpio_led1' (56#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_led_cntrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_651bc2c950' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_651bc2c950' (57#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:449]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice' (58#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_led_cntrl' (59#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_reg_cntrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_reg_cntrl' (60#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_rfdc_v0_2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_rfdc_v0_2' (61#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:242]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot0_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:273]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_f42387ac04' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_f42387ac04' (62#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:516]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_567caf048f' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_567caf048f' (63#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x4' (64#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:273]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1789]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:322]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_09893182f9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_09893182f9' (65#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x10' (66#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:322]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_5bd9dccdef' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:738]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_5bd9dccdef' (67#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:738]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' (68#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized0' (68#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_3393cb9991' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_3393cb9991' (69#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:695]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xldelay__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:134]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:161]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (69#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (69#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xldelay__parameterized0' (69#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:134]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_001e2723ef' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_001e2723ef' (70#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:632]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_74fbf4172a' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_74fbf4172a' (71#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:766]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_f101d0ed1c' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_f101d0ed1c' (72#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:810]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_7f22861d98' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_7f22861d98' (73#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:606]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_cca29f867d' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:857]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_cca29f867d' (74#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:857]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlregister' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:909]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (74#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (74#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlregister' (75#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_92921c6c10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_92921c6c10' (76#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:963]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlcounter_free' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlcounter_free' (77#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized0' (77#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized1' (77#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized2' (77#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x4' (78#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1011]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:640]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8eeee6aadc' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8eeee6aadc' (79#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7259eebf1d' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1156]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7259eebf1d' (80#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_b7a4e5e647' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1178]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_b7a4e5e647' (81#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlregister__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:909]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (81#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (81#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlregister__parameterized0' (81#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_86b2181bfe' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1235]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_86b2181bfe' (82#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1235]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_d1296998cf' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_d1296998cf' (83#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3b665a6514' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3b665a6514' (84#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_fb6071ba4a' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_fb6071ba4a' (85#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_bf763bc716' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1317]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_bf763bc716' (86#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1317]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_81b9520a54' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1339]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1357]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_81b9520a54' (87#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_6dfbbc6df9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1381]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_6dfbbc6df9' (88#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1381]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a5f2764b11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a5f2764b11' (89#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlcounter_free__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1830]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlcounter_free__parameterized0' (89#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_22e7c50416' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_22e7c50416' (90#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x4' (91#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:640]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x11' (92#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:946]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_abe234e4cb' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1036]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_abe234e4cb' (93#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d56bd371e4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1057]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d56bd371e4' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlregister__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:909]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:935]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlregister__parameterized1' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized3' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized4' (94#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x4' (95#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1011]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1388]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1242]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_c53921e0bd' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (95#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (95#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1478]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1489]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_c53921e0bd' (96#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_39c47e98e3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_39c47e98e3' (97#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized1' (97#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized1' (97#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized5' (97#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized6' (97#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_a9a3a2324f' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_a9a3a2324f' (98#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1567]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x3' (99#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1242]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_549c5aaf1c' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_549c5aaf1c' (100#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:673]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x3' (101#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized3' (101#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized2' (101#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized5' (101#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized3' (101#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x4' (102#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1388]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1495]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized7' (102#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x3' (103#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1495]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_5328ad2981' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1607]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_5328ad2981' (104#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1607]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_bef627558c' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1637]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_bef627558c' (105#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_a711eb9368' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1659]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_a711eb9368' (106#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1659]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_1e939b175c' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_1e939b175c' (107#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x4' (108#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1619]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized8' (108#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized9' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized9' (108#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized10' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized10' (108#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x4' (109#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1619]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:398]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:414]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (109#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (109#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized4' (109#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:495]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (110#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x4' (111#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_c1d73e548e' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_c1d73e548e' (112#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x4' (113#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:1789]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:495]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (113#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot0_01' (114#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot0_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2107]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x3' (115#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3623]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x7' (116#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x3' (117#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2845]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x3' (118#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2474]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x8' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x8' (119#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x3' (120#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:2845]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3222]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3076]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x4' (121#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3076]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3190]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x4' (122#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3190]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x3' (123#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3222]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3329]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x6' (124#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3329]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3379]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x6' (125#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3453]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x6' (126#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3453]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3541]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x6' (127#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3541]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x3' (128#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3623]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot0_23' (129#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot0_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3941]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x6' (130#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3941]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5457]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x14' (131#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:3990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x6' (132#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4679]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x6' (133#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x15' (134#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x6' (135#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4679]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5056]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4910]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x6' (136#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:4910]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5024]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x6' (137#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5024]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x6' (138#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5056]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5163]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x4' (139#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5163]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5213]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x5' (140#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5287]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x5' (141#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5287]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5375]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x5' (142#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5375]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x6' (143#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot0_45' (144#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot0_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5775]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x5' (145#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5775]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7291]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x12' (146#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x5' (147#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:5889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6513]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6142]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x5' (148#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6142]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x13' (149#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x5' (150#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6513]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6744]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x5' (151#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6744]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6858]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x5' (152#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6858]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x5' (153#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6997]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x5' (154#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:6997]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7047]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x1' (155#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7121]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x0' (156#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7121]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7209]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x0' (157#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7209]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x5' (158#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7291]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot0_67' (159#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot1_01' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7609]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x0' (160#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7609]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9125]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7723]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7658]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x1' (161#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7658]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x0' (162#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7723]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8347]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7976]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x0' (163#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:7976]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x2' (164#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x0' (165#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8347]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8724]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8578]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x0' (166#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8578]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8692]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x0' (167#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8692]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x0' (168#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8724]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8831]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x0' (169#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8831]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8881]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine' (170#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8955]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split' (171#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:8955]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9043]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status' (172#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9043]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x0' (173#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9125]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot1_01' (174#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot1_23' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9443]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate' (175#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9443]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10959]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9557]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9492]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect' (176#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9492]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen' (177#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9557]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10181]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9810]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge' (178#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:9810]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10116]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x0' (179#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10116]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl' (180#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10181]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10558]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10412]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add' (181#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10526]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in' (182#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10526]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram' (183#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10558]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10665]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl' (184#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10665]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10715]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x0' (185#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10789]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x2' (186#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10789]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10877]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x3' (187#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10877]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss' (188#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:10959]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot1_23' (189#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot1_45' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11277]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x2' (190#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11277]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12793]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11391]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x6' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11326]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x6' (191#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11326]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x2' (192#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11391]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12015]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11644]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x2' (193#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11644]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11950]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x5' (194#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:11950]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x2' (195#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12015]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12392]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12246]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x2' (196#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12360]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x2' (197#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12360]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x2' (198#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12392]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12499]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x2' (199#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12499]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12549]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x3' (200#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12623]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x3' (201#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12623]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12711]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x1' (202#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12711]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x2' (203#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:12793]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot1_45' (204#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_snapshot1_67' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_buscreate_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13111]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_buscreate_x1' (205#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13111]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ss_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14627]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_add_gen_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13225]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x3' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13160]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x3' (206#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13160]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_add_gen_x1' (207#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13225]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13478]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_dram_munge_x1' (208#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13478]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x4' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13784]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_edge_detect_x4' (209#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13784]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_basic_ctrl_x1' (210#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_bram_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14226]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_calc_add_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14080]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_calc_add_x1' (211#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_munge_in_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14194]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_munge_in_x1' (212#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14194]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_bram_x1' (213#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14226]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14333]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_x1' (214#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14333]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14383]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_combine_x2' (215#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ctrl_split_x1' (216#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14457]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_status_x2' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14545]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_status_x2' (217#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14545]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_ss_x1' (218#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14627]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_snapshot1_67' (219#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_sync_state0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14946]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_7d2b72f6cd' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1705]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_7d2b72f6cd' (220#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized5' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:290' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_cores_mode2_xlconvert' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:398]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized7' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_cores_mode2_xlconvert__parameterized7' (220#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:305]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlconvert__parameterized5' (220#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:346]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:495]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (220#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_sync_state0' (221#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:14946]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_sync_state1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15019]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_sync_state1' (222#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15019]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_e254c60397' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_e254c60397' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized11' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized11' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized12' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized12' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized13' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized13' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized14' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized14' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized15' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized15' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized16' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized16' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized17' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized17' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized18' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized18' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlcounter_free__parameterized1' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1761]
	Parameter core_name0 bound to: rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/.Xil/Vivado-8832-wei-Berkeley/realtime/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlcounter_free__parameterized1' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:1761]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized19' [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_xlslice__parameterized19' (223#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2_entity_declarations.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2_struct' (224#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_cores_mode2' (225#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_cores_mode2.vhd:15850]
WARNING: [Synth 8-3848] Net sysref_in_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:62]
WARNING: [Synth 8-3848] Net sysref_in_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:61]
WARNING: [Synth 8-3848] Net adc0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:47]
WARNING: [Synth 8-3848] Net adc0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:46]
WARNING: [Synth 8-3848] Net vin0_01_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:65]
WARNING: [Synth 8-3848] Net vin0_01_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:64]
WARNING: [Synth 8-3848] Net vin0_23_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:67]
WARNING: [Synth 8-3848] Net vin0_23_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:66]
WARNING: [Synth 8-3848] Net dac0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:49]
WARNING: [Synth 8-3848] Net dac0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:48]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot0_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:181]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot0_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:187]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot0_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:193]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot0_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:199]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot1_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:205]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot1_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:211]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot1_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:217]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_snapshot1_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:223]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sync_state0_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:224]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sync_state1_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:225]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:226]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:227]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:230]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:231]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:232]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:233]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:228]
WARNING: [Synth 8-3848] Net rfdc_multi_cores_mode2_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:229]
INFO: [Synth 8-6155] done synthesizing module 'top' (226#1) [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[85]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[84]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[83]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[82]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[81]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[80]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[79]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[78]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[77]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[76]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[75]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[74]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[73]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[72]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[71]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[70]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[69]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[68]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[67]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[66]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[65]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[64]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[63]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[62]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[61]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[60]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[59]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[58]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[57]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[56]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[55]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[54]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[53]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[52]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[51]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[50]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[49]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[48]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[47]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[46]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[45]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[44]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[43]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[42]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[41]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[40]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[39]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[38]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[37]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[36]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[35]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[34]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[33]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[32]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_cores_mode2_xlslice__parameterized18 has unconnected port x[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1605.504 ; gain = 174.750 ; free physical = 8658 ; free virtual = 30342
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:274]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:285]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:351]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:362]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:373]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:384]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:395]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:406]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:417]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot0_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:428]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:439]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:450]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:461]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:472]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:483]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:494]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:505]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_snapshot1_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:516]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_sync_state0:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:527]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_cores_mode2_sync_state1:IP_TRIGGER to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:538]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_01_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_23_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_45_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_67_ss_status_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_sync_state0_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_sync_state1_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[2] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[1] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[0] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in_we to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[31] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[30] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[29] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_rcs_in[28] to constant 0 [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/imports/rfdc_multi_cores_mode2/top.v:607]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1605.504 ; gain = 174.750 ; free physical = 8665 ; free virtual = 30349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1605.504 ; gain = 174.750 ; free physical = 8665 ; free virtual = 30349
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/RFDC_MODE2/RFDC_MODE2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_rfdc_V0_2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/RFDC_MODE2/RFDC_MODE2/RFDC_MODE2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_rfdc_V0_2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/sources_1/ip/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0/rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc:9]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_cores_mode2/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.770 ; gain = 0.000 ; free physical = 7775 ; free virtual = 29461
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.770 ; gain = 0.000 ; free physical = 7778 ; free virtual = 29463
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 475 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.770 ; gain = 0.000 ; free physical = 7778 ; free virtual = 29463
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.770 ; gain = 0.000 ; free physical = 7778 ; free virtual = 29463
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2582.770 ; gain = 1152.016 ; free physical = 7892 ; free virtual = 29577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2582.770 ; gain = 1152.016 ; free physical = 7892 ; free virtual = 29578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_rfdc_V0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2582.770 ; gain = 1152.016 ; free physical = 7892 ; free virtual = 29578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2582.770 ; gain = 1152.016 ; free physical = 7883 ; free virtual = 29571
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_abe234e4cb) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/bram/calc_add/const' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/arm' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/constant2' (sysgen_constant_a5f2764b11) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/constant4'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/constant3' (sysgen_constant_e254c60397) to 'rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/constant5'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 8     
	   3 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               80 Bit    Registers := 8     
	               32 Bit    Registers := 97    
	               19 Bit    Registers := 8     
	               10 Bit    Registers := 9     
	                1 Bit    Registers := 227   
+---RAMs : 
	              32K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 73    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 120   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot0_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot0_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot0_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot1_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot1_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot1_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipb_snapshot1_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                1 Bit    Registers := 20    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module sysgen_logical_09893182f9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_3393cb9991 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_001e2723ef 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_74fbf4172a 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_f101d0ed1c 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_92921c6c10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_mux_b7a4e5e647 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_81b9520a54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_6dfbbc6df9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_22e7c50416 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_c53921e0bd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_a9a3a2324f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c1d73e548e 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][0]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][1]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][2]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][3]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][4]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][5]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][6]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][7]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][8]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][9]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][10]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][11]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][12]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][13]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][14]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][15]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][16]' (FDE) to 'sysgen_shift_92921c6c10:/op_mem_46_20_reg[0][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sysgen_shift_92921c6c10:/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized7.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_1.fdse_comp) is unused and will be removed from module single_reg_w_init__parameterized7.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized7.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[3].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[3].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[4].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[4].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[5].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[5].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[6].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[6].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[7].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[7].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[8].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[8].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[9].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[9].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[10].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[10].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[11].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[11].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[12].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[12].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state0/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/sync_state1/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[20].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[20].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[20].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/status/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[20].fde_used.u2 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (reg_array[0].fde_used.u2) is unused and will be removed from module srlc33e__4.
WARNING: [Synth 8-3332] Sequential element (reg_array[0].fde_used.u2) is unused and will be removed from module srlc33e__5.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module single_reg_w_init__parameterized3__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2582.770 ; gain = 1152.016 ; free physical = 7839 ; free virtual = 29532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode2_rfdc_V0_2/clk_adc0' to pin 'rfdc_multi_cores_mode2_rfdc_V0_2/bbstub_clk_adc0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_cores_mode2_rfdc_V0_2/clk_dac1' to pin 'rfdc_multi_cores_mode2_rfdc_V0_2/bbstub_clk_dac1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2820.090 ; gain = 1389.336 ; free physical = 7412 ; free virtual = 29105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2828.090 ; gain = 1397.336 ; free physical = 7399 ; free virtual = 29093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|asym_bram_tdp: | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2855.121 ; gain = 1424.367 ; free physical = 7403 ; free virtual = 29096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin sysref_in_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin sysref_in_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin adc0_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin adc0_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin vin0_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin vin0_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin vin0_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin vin0_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin dac1_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin dac1_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_cores_mode2_rfdc_V0_2 has unconnected pin s1_axis_aresetn
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 2855.121 ; gain = 1424.367 ; free physical = 7402 ; free virtual = 29095
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 2855.121 ; gain = 1424.367 ; free physical = 7398 ; free virtual = 29092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2855.121 ; gain = 1424.367 ; free physical = 7400 ; free virtual = 29094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |zcu111_auto_ds_0                                 |         1|
|2     |zcu111_auto_ds_1                                 |         1|
|3     |zcu111_xbar_0                                    |         1|
|4     |zcu111_axi_protocol_convert_1_0                  |         1|
|5     |zcu111_axi_protocol_convert_2_0                  |         1|
|6     |zcu111_proc_sys_reset_0_0                        |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0                       |         1|
|8     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1 |         8|
|9     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2 |         8|
|10    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0 |         1|
|11    |RFDC_MODE2                                       |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------------+------+
|      |Cell                                                        |Count |
+------+------------------------------------------------------------+------+
|1     |RFDC_MODE2_bbox_0                                           |     1|
|2     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i0_bbox_10    |     1|
|3     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8     |     1|
|4     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__10 |     1|
|5     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__11 |     1|
|6     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__12 |     1|
|7     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__13 |     1|
|8     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__14 |     1|
|9     |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__8  |     1|
|10    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i1_bbox_8__9  |     1|
|11    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9     |     1|
|12    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__10 |     1|
|13    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__11 |     1|
|14    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__12 |     1|
|15    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__13 |     1|
|16    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__14 |     1|
|17    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__8  |     1|
|18    |rfdc_multi_cores_mode2_c_counter_binary_v12_0_i2_bbox_9__9  |     1|
|19    |zcu111_auto_ds_0_bbox_1                                     |     1|
|20    |zcu111_auto_ds_1_bbox_2                                     |     1|
|21    |zcu111_axi_protocol_convert_1_0_bbox_4                      |     1|
|22    |zcu111_axi_protocol_convert_2_0_bbox_5                      |     1|
|23    |zcu111_proc_sys_reset_0_0_bbox_6                            |     1|
|24    |zcu111_xbar_0_bbox_3                                        |     1|
|25    |zcu111_zynq_ultra_ps_e_0_0_bbox_7                           |     1|
|26    |BUFG                                                        |     4|
|27    |LUT1                                                        |    61|
|28    |LUT2                                                        |   446|
|29    |LUT3                                                        |   134|
|30    |LUT4                                                        |    64|
|31    |LUT5                                                        |   108|
|32    |LUT6                                                        |   335|
|33    |MMCM_BASE                                                   |     1|
|34    |RAMB36E2                                                    |     8|
|35    |FD                                                          |     2|
|36    |FDCE                                                        |   917|
|37    |FDE                                                         |   253|
|38    |FDPE                                                        |    12|
|39    |FDRE                                                        |   892|
|40    |FDSE                                                        |     8|
|41    |IBUFDS                                                      |     1|
|42    |OBUF                                                        |     2|
+------+------------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                            |Module                                                           |Cells |
+------+----------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                 |                                                                 |  5936|
|2     |  rfdc_multi_cores_mode2_gpio_led                   |gpio_simulink2ext__1                                             |     1|
|3     |  rfdc_multi_cores_mode2_gpio_led1                  |gpio_simulink2ext                                                |     1|
|4     |  rfdc_multi_cores_mode2_led_cntrl                  |cdc_synchroniser__1                                              |     4|
|5     |  rfdc_multi_cores_mode2_reg_cntrl                  |cdc_synchroniser__2                                              |     4|
|6     |  rfdc_multi_cores_mode2_snapshot0_01_ss_ctrl       |cdc_synchroniser__3                                              |     6|
|7     |  rfdc_multi_cores_mode2_snapshot0_01_ss_status     |cdc_synchroniser__4                                              |    17|
|8     |  rfdc_multi_cores_mode2_snapshot0_23_ss_ctrl       |cdc_synchroniser__5                                              |     6|
|9     |  rfdc_multi_cores_mode2_snapshot0_23_ss_status     |cdc_synchroniser__6                                              |    17|
|10    |  rfdc_multi_cores_mode2_snapshot0_45_ss_ctrl       |cdc_synchroniser__7                                              |     6|
|11    |  rfdc_multi_cores_mode2_snapshot0_45_ss_status     |cdc_synchroniser__8                                              |    17|
|12    |  rfdc_multi_cores_mode2_snapshot0_67_ss_ctrl       |cdc_synchroniser__9                                              |     6|
|13    |  rfdc_multi_cores_mode2_snapshot0_67_ss_status     |cdc_synchroniser__10                                             |    17|
|14    |  rfdc_multi_cores_mode2_snapshot1_01_ss_ctrl       |cdc_synchroniser__11                                             |     6|
|15    |  rfdc_multi_cores_mode2_snapshot1_01_ss_status     |cdc_synchroniser__12                                             |    17|
|16    |  rfdc_multi_cores_mode2_snapshot1_23_ss_ctrl       |cdc_synchroniser__13                                             |     6|
|17    |  rfdc_multi_cores_mode2_snapshot1_23_ss_status     |cdc_synchroniser__14                                             |    17|
|18    |  rfdc_multi_cores_mode2_snapshot1_45_ss_ctrl       |cdc_synchroniser__15                                             |     6|
|19    |  rfdc_multi_cores_mode2_snapshot1_45_ss_status     |cdc_synchroniser__16                                             |    17|
|20    |  rfdc_multi_cores_mode2_snapshot1_67_ss_ctrl       |cdc_synchroniser__17                                             |     6|
|21    |  rfdc_multi_cores_mode2_snapshot1_67_ss_status     |cdc_synchroniser__18                                             |    17|
|22    |  rfdc_multi_cores_mode2_sync_state0                |cdc_synchroniser__19                                             |     4|
|23    |  rfdc_multi_cores_mode2_sync_state1                |cdc_synchroniser                                                 |     4|
|24    |  zcu111_infr_inst                                  |zcu111_infrastructure                                            |     7|
|25    |  zcu111_inst                                       |zcu111                                                           |  2232|
|26    |    axi_interconnect_0                              |zcu111_axi_interconnect_0_0                                      |  1558|
|27    |      m00_couplers                                  |m00_couplers_imp_1CG92RI                                         |   334|
|28    |      m01_couplers                                  |m01_couplers_imp_9O4VJ                                           |   350|
|29    |  axi4lite_interconnect                             |axi4lite_ic_wrapper                                              |  2021|
|30    |    axi4lite_axi4lite_ic_inst                       |axi4lite_axi4lite_top_ic                                         |   236|
|31    |    axi4lite_snapshot0_01_ss_bram_inst              |axi4lite_snapshot0_01_ss_bram                                    |   110|
|32    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__1                                          |   108|
|33    |      ipb_snapshot0_01_ss_bram_dp_ram_inst          |ipb_snapshot0_01_ss_bram_dp_ram                                  |     2|
|34    |        asym_bram_tdp_inst                          |asym_bram_tdp__1                                                 |     1|
|35    |    axi4lite_snapshot0_23_ss_bram_inst              |axi4lite_snapshot0_23_ss_bram                                    |   110|
|36    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__2                                          |   108|
|37    |      ipb_snapshot0_23_ss_bram_dp_ram_inst          |ipb_snapshot0_23_ss_bram_dp_ram                                  |     2|
|38    |        asym_bram_tdp_inst                          |asym_bram_tdp__2                                                 |     1|
|39    |    axi4lite_snapshot0_45_ss_bram_inst              |axi4lite_snapshot0_45_ss_bram                                    |   110|
|40    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__3                                          |   108|
|41    |      ipb_snapshot0_45_ss_bram_dp_ram_inst          |ipb_snapshot0_45_ss_bram_dp_ram                                  |     2|
|42    |        asym_bram_tdp_inst                          |asym_bram_tdp__3                                                 |     1|
|43    |    axi4lite_snapshot0_67_ss_bram_inst              |axi4lite_snapshot0_67_ss_bram                                    |   110|
|44    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__4                                          |   108|
|45    |      ipb_snapshot0_67_ss_bram_dp_ram_inst          |ipb_snapshot0_67_ss_bram_dp_ram                                  |     2|
|46    |        asym_bram_tdp_inst                          |asym_bram_tdp__4                                                 |     1|
|47    |    axi4lite_snapshot1_01_ss_bram_inst              |axi4lite_snapshot1_01_ss_bram                                    |   110|
|48    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__5                                          |   108|
|49    |      ipb_snapshot1_01_ss_bram_dp_ram_inst          |ipb_snapshot1_01_ss_bram_dp_ram                                  |     2|
|50    |        asym_bram_tdp_inst                          |asym_bram_tdp__5                                                 |     1|
|51    |    axi4lite_snapshot1_23_ss_bram_inst              |axi4lite_snapshot1_23_ss_bram                                    |   110|
|52    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__6                                          |   108|
|53    |      ipb_snapshot1_23_ss_bram_dp_ram_inst          |ipb_snapshot1_23_ss_bram_dp_ram                                  |     2|
|54    |        asym_bram_tdp_inst                          |asym_bram_tdp__6                                                 |     1|
|55    |    axi4lite_snapshot1_45_ss_bram_inst              |axi4lite_snapshot1_45_ss_bram                                    |   110|
|56    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__7                                          |   108|
|57    |      ipb_snapshot1_45_ss_bram_dp_ram_inst          |ipb_snapshot1_45_ss_bram_dp_ram                                  |     2|
|58    |        asym_bram_tdp_inst                          |asym_bram_tdp__7                                                 |     1|
|59    |    axi4lite_snapshot1_67_ss_bram_inst              |axi4lite_snapshot1_67_ss_bram                                    |   110|
|60    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__8                                          |   108|
|61    |      ipb_snapshot1_67_ss_bram_dp_ram_inst          |ipb_snapshot1_67_ss_bram_dp_ram                                  |     2|
|62    |        asym_bram_tdp_inst                          |asym_bram_tdp                                                    |     1|
|63    |    axi4lite_sw_reg_inst                            |axi4lite_sw_reg                                                  |   745|
|64    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic__9                                          |    97|
|65    |    axi4lite_sys_block_inst                         |axi4lite_sys_block                                               |   160|
|66    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic                                             |    93|
|67    |  rfdc_multi_cores_mode2_inst                       |rfdc_multi_cores_mode2                                           |  1163|
|68    |    rfdc_multi_cores_mode2_struct                   |rfdc_multi_cores_mode2_struct                                    |  1163|
|69    |      edge_detect                                   |rfdc_multi_cores_mode2_edge_detect_x9                            |     3|
|70    |        delay                                       |rfdc_multi_cores_mode2_xldelay__1                                |     1|
|71    |          \srl_delay.synth_reg_srl_inst             |synth_reg__2                                                     |     1|
|72    |            \partial_one.last_srlc33e               |srlc33e__2                                                       |     1|
|73    |        inverter                                    |sysgen_inverter_1b286a2d88__1                                    |     1|
|74    |        edge_op                                     |sysgen_logical_7dc4db4e14__1                                     |     1|
|75    |      gpio_led                                      |rfdc_multi_cores_mode2_gpio_led                                  |     1|
|76    |        convert                                     |rfdc_multi_cores_mode2_xlconvert__1                              |     1|
|77    |          \latency_test.reg                         |synth_reg__58                                                    |     1|
|78    |            \partial_one.last_srlc33e               |srlc33e__58                                                      |     1|
|79    |      gpio_led1                                     |rfdc_multi_cores_mode2_gpio_led1                                 |     1|
|80    |        convert                                     |rfdc_multi_cores_mode2_xlconvert                                 |     1|
|81    |          \latency_test.reg                         |synth_reg                                                        |     1|
|82    |            \partial_one.last_srlc33e               |srlc33e                                                          |     1|
|83    |      snapshot0_01                                  |rfdc_multi_cores_mode2_snapshot0_01                              |   141|
|84    |        ss                                          |rfdc_multi_cores_mode2_ss_x4                                     |   141|
|85    |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x4                                |    70|
|86    |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x10                           |     3|
|87    |              delay                                 |rfdc_multi_cores_mode2_xldelay__2                                |     1|
|88    |                \srl_delay.synth_reg_srl_inst       |synth_reg__3                                                     |     1|
|89    |                  \partial_one.last_srlc33e         |srlc33e__3                                                       |     1|
|90    |              inverter                              |sysgen_inverter_1b286a2d88__2                                    |     1|
|91    |              edge_op                               |sysgen_logical_09893182f9__1                                     |     1|
|92    |            delay                                   |sysgen_delay_3393cb9991__1                                       |     1|
|93    |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__1                |    12|
|94    |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__1                                     |    12|
|95    |                \partial_one.last_srlc33e           |srlc33e__parameterized1__1                                       |    12|
|96    |            delay4                                  |sysgen_delay_3393cb9991__3                                       |     1|
|97    |            delay6                                  |sysgen_delay_001e2723ef__1                                       |    32|
|98    |            inverter                                |sysgen_inverter_74fbf4172a__1                                    |     2|
|99    |            inverter1                               |sysgen_inverter_1b286a2d88__3                                    |     1|
|100   |            logical1                                |sysgen_logical_f101d0ed1c__1                                     |     2|
|101   |            logical6                                |sysgen_logical_cca29f867d__1                                     |     1|
|102   |            register5                               |rfdc_multi_cores_mode2_xlregister__1                             |     1|
|103   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__1                              |     1|
|104   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__1                             |     1|
|105   |            shift                                   |sysgen_shift_92921c6c10__1                                       |     1|
|106   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__1                 |    13|
|107   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x4                             |    14|
|108   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x4                             |     2|
|109   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__1 |     2|
|110   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x11                           |     3|
|111   |              delay                                 |rfdc_multi_cores_mode2_xldelay__5                                |     1|
|112   |                \srl_delay.synth_reg_srl_inst       |synth_reg__6                                                     |     1|
|113   |                  \partial_one.last_srlc33e         |srlc33e__6                                                       |     1|
|114   |              inverter                              |sysgen_inverter_1b286a2d88__4                                    |     1|
|115   |              edge_op                               |sysgen_logical_7dc4db4e14__2                                     |     1|
|116   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__6                                |     1|
|117   |              \srl_delay.synth_reg_srl_inst         |synth_reg__7                                                     |     1|
|118   |                \partial_one.last_srlc33e           |srlc33e__7                                                       |     1|
|119   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__7                                |     1|
|120   |              \srl_delay.synth_reg_srl_inst         |synth_reg__8                                                     |     1|
|121   |                \partial_one.last_srlc33e           |srlc33e__8                                                       |     1|
|122   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__8                                |     1|
|123   |              \srl_delay.synth_reg_srl_inst         |synth_reg__9                                                     |     1|
|124   |                \partial_one.last_srlc33e           |srlc33e__9                                                       |     1|
|125   |            inverter                                |sysgen_inverter_1b286a2d88__5                                    |     1|
|126   |            logical                                 |sysgen_logical_d56bd371e4__1                                     |     1|
|127   |            mux1                                    |sysgen_mux_22e7c50416__2                                         |     1|
|128   |            mux2                                    |sysgen_mux_22e7c50416__3                                         |     1|
|129   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__1             |     1|
|130   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__1                              |     1|
|131   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__1                             |     1|
|132   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__2             |     1|
|133   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__2                              |     1|
|134   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__2                             |     1|
|135   |          status                                    |rfdc_multi_cores_mode2_status_x4                                 |    14|
|136   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__1              |    14|
|137   |              \latency_test.reg                     |synth_reg__parameterized4__3                                     |    14|
|138   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__3                                       |    14|
|139   |          add_del                                   |sysgen_delay_c1d73e548e__1                                       |    10|
|140   |          dat_del                                   |sysgen_delay_001e2723ef__2                                       |    32|
|141   |          we_del                                    |sysgen_delay_3393cb9991__4                                       |     1|
|142   |      snapshot0_23                                  |rfdc_multi_cores_mode2_snapshot0_23                              |   141|
|143   |        ss                                          |rfdc_multi_cores_mode2_ss_x3                                     |   141|
|144   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x3                                |    70|
|145   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x7                            |     3|
|146   |              delay                                 |rfdc_multi_cores_mode2_xldelay__9                                |     1|
|147   |                \srl_delay.synth_reg_srl_inst       |synth_reg__10                                                    |     1|
|148   |                  \partial_one.last_srlc33e         |srlc33e__10                                                      |     1|
|149   |              inverter                              |sysgen_inverter_1b286a2d88__6                                    |     1|
|150   |              edge_op                               |sysgen_logical_09893182f9__2                                     |     1|
|151   |            delay                                   |sysgen_delay_3393cb9991__5                                       |     1|
|152   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__2                |    12|
|153   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__2                                     |    12|
|154   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__2                                       |    12|
|155   |            delay4                                  |sysgen_delay_3393cb9991__7                                       |     1|
|156   |            delay6                                  |sysgen_delay_001e2723ef__3                                       |    32|
|157   |            inverter                                |sysgen_inverter_74fbf4172a__2                                    |     2|
|158   |            inverter1                               |sysgen_inverter_1b286a2d88__7                                    |     1|
|159   |            logical1                                |sysgen_logical_f101d0ed1c__3                                     |     2|
|160   |            logical6                                |sysgen_logical_cca29f867d__2                                     |     1|
|161   |            register5                               |rfdc_multi_cores_mode2_xlregister__2                             |     1|
|162   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__2                              |     1|
|163   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__2                             |     1|
|164   |            shift                                   |sysgen_shift_92921c6c10__2                                       |     1|
|165   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__2                 |    13|
|166   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x3                             |    14|
|167   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x3                             |     2|
|168   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__2 |     2|
|169   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x8                            |     3|
|170   |              delay                                 |rfdc_multi_cores_mode2_xldelay__12                               |     1|
|171   |                \srl_delay.synth_reg_srl_inst       |synth_reg__13                                                    |     1|
|172   |                  \partial_one.last_srlc33e         |srlc33e__13                                                      |     1|
|173   |              inverter                              |sysgen_inverter_1b286a2d88__8                                    |     1|
|174   |              edge_op                               |sysgen_logical_7dc4db4e14__3                                     |     1|
|175   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__13                               |     1|
|176   |              \srl_delay.synth_reg_srl_inst         |synth_reg__14                                                    |     1|
|177   |                \partial_one.last_srlc33e           |srlc33e__14                                                      |     1|
|178   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__14                               |     1|
|179   |              \srl_delay.synth_reg_srl_inst         |synth_reg__15                                                    |     1|
|180   |                \partial_one.last_srlc33e           |srlc33e__15                                                      |     1|
|181   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__15                               |     1|
|182   |              \srl_delay.synth_reg_srl_inst         |synth_reg__16                                                    |     1|
|183   |                \partial_one.last_srlc33e           |srlc33e__16                                                      |     1|
|184   |            inverter                                |sysgen_inverter_1b286a2d88__9                                    |     1|
|185   |            logical                                 |sysgen_logical_d56bd371e4__2                                     |     1|
|186   |            mux1                                    |sysgen_mux_22e7c50416__5                                         |     1|
|187   |            mux2                                    |sysgen_mux_22e7c50416__6                                         |     1|
|188   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__3             |     1|
|189   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__3                              |     1|
|190   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__3                             |     1|
|191   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__4             |     1|
|192   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__4                              |     1|
|193   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__4                             |     1|
|194   |          status                                    |rfdc_multi_cores_mode2_status_x6                                 |    14|
|195   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__2              |    14|
|196   |              \latency_test.reg                     |synth_reg__parameterized4__4                                     |    14|
|197   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__4                                       |    14|
|198   |          add_del                                   |sysgen_delay_c1d73e548e__2                                       |    10|
|199   |          dat_del                                   |sysgen_delay_001e2723ef__4                                       |    32|
|200   |          we_del                                    |sysgen_delay_3393cb9991__8                                       |     1|
|201   |      snapshot0_45                                  |rfdc_multi_cores_mode2_snapshot0_45                              |   141|
|202   |        ss                                          |rfdc_multi_cores_mode2_ss_x6                                     |   141|
|203   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x6                                |    70|
|204   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x14                           |     3|
|205   |              delay                                 |rfdc_multi_cores_mode2_xldelay__16                               |     1|
|206   |                \srl_delay.synth_reg_srl_inst       |synth_reg__17                                                    |     1|
|207   |                  \partial_one.last_srlc33e         |srlc33e__17                                                      |     1|
|208   |              inverter                              |sysgen_inverter_1b286a2d88__10                                   |     1|
|209   |              edge_op                               |sysgen_logical_09893182f9__3                                     |     1|
|210   |            delay                                   |sysgen_delay_3393cb9991__9                                       |     1|
|211   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__3                |    12|
|212   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__3                                     |    12|
|213   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__3                                       |    12|
|214   |            delay4                                  |sysgen_delay_3393cb9991__11                                      |     1|
|215   |            delay6                                  |sysgen_delay_001e2723ef__5                                       |    32|
|216   |            inverter                                |sysgen_inverter_74fbf4172a__3                                    |     2|
|217   |            inverter1                               |sysgen_inverter_1b286a2d88__11                                   |     1|
|218   |            logical1                                |sysgen_logical_f101d0ed1c__5                                     |     2|
|219   |            logical6                                |sysgen_logical_cca29f867d__3                                     |     1|
|220   |            register5                               |rfdc_multi_cores_mode2_xlregister__3                             |     1|
|221   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__3                              |     1|
|222   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__3                             |     1|
|223   |            shift                                   |sysgen_shift_92921c6c10__3                                       |     1|
|224   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__3                 |    13|
|225   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x6                             |    14|
|226   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x6                             |     2|
|227   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__3 |     2|
|228   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x15                           |     3|
|229   |              delay                                 |rfdc_multi_cores_mode2_xldelay__19                               |     1|
|230   |                \srl_delay.synth_reg_srl_inst       |synth_reg__20                                                    |     1|
|231   |                  \partial_one.last_srlc33e         |srlc33e__20                                                      |     1|
|232   |              inverter                              |sysgen_inverter_1b286a2d88__12                                   |     1|
|233   |              edge_op                               |sysgen_logical_7dc4db4e14__4                                     |     1|
|234   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__20                               |     1|
|235   |              \srl_delay.synth_reg_srl_inst         |synth_reg__21                                                    |     1|
|236   |                \partial_one.last_srlc33e           |srlc33e__21                                                      |     1|
|237   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__21                               |     1|
|238   |              \srl_delay.synth_reg_srl_inst         |synth_reg__22                                                    |     1|
|239   |                \partial_one.last_srlc33e           |srlc33e__22                                                      |     1|
|240   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__22                               |     1|
|241   |              \srl_delay.synth_reg_srl_inst         |synth_reg__23                                                    |     1|
|242   |                \partial_one.last_srlc33e           |srlc33e__23                                                      |     1|
|243   |            inverter                                |sysgen_inverter_1b286a2d88__13                                   |     1|
|244   |            logical                                 |sysgen_logical_d56bd371e4__3                                     |     1|
|245   |            mux1                                    |sysgen_mux_22e7c50416__8                                         |     1|
|246   |            mux2                                    |sysgen_mux_22e7c50416__9                                         |     1|
|247   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__5             |     1|
|248   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__5                              |     1|
|249   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__5                             |     1|
|250   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__6             |     1|
|251   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__6                              |     1|
|252   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__6                             |     1|
|253   |          status                                    |rfdc_multi_cores_mode2_status_x5                                 |    14|
|254   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__3              |    14|
|255   |              \latency_test.reg                     |synth_reg__parameterized4__5                                     |    14|
|256   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__5                                       |    14|
|257   |          add_del                                   |sysgen_delay_c1d73e548e__3                                       |    10|
|258   |          dat_del                                   |sysgen_delay_001e2723ef__6                                       |    32|
|259   |          we_del                                    |sysgen_delay_3393cb9991__12                                      |     1|
|260   |      snapshot0_67                                  |rfdc_multi_cores_mode2_snapshot0_67                              |   141|
|261   |        ss                                          |rfdc_multi_cores_mode2_ss_x5                                     |   141|
|262   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x5                                |    70|
|263   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x12                           |     3|
|264   |              delay                                 |rfdc_multi_cores_mode2_xldelay__23                               |     1|
|265   |                \srl_delay.synth_reg_srl_inst       |synth_reg__24                                                    |     1|
|266   |                  \partial_one.last_srlc33e         |srlc33e__24                                                      |     1|
|267   |              inverter                              |sysgen_inverter_1b286a2d88__14                                   |     1|
|268   |              edge_op                               |sysgen_logical_09893182f9__4                                     |     1|
|269   |            delay                                   |sysgen_delay_3393cb9991__13                                      |     1|
|270   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__4                |    12|
|271   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__4                                     |    12|
|272   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__4                                       |    12|
|273   |            delay4                                  |sysgen_delay_3393cb9991__15                                      |     1|
|274   |            delay6                                  |sysgen_delay_001e2723ef__7                                       |    32|
|275   |            inverter                                |sysgen_inverter_74fbf4172a__4                                    |     2|
|276   |            inverter1                               |sysgen_inverter_1b286a2d88__15                                   |     1|
|277   |            logical1                                |sysgen_logical_f101d0ed1c__7                                     |     2|
|278   |            logical6                                |sysgen_logical_cca29f867d__4                                     |     1|
|279   |            register5                               |rfdc_multi_cores_mode2_xlregister__4                             |     1|
|280   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__4                              |     1|
|281   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__4                             |     1|
|282   |            shift                                   |sysgen_shift_92921c6c10__4                                       |     1|
|283   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__4                 |    13|
|284   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x5                             |    14|
|285   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x5                             |     2|
|286   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__4 |     2|
|287   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x13                           |     3|
|288   |              delay                                 |rfdc_multi_cores_mode2_xldelay__26                               |     1|
|289   |                \srl_delay.synth_reg_srl_inst       |synth_reg__27                                                    |     1|
|290   |                  \partial_one.last_srlc33e         |srlc33e__27                                                      |     1|
|291   |              inverter                              |sysgen_inverter_1b286a2d88__16                                   |     1|
|292   |              edge_op                               |sysgen_logical_7dc4db4e14__5                                     |     1|
|293   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__27                               |     1|
|294   |              \srl_delay.synth_reg_srl_inst         |synth_reg__28                                                    |     1|
|295   |                \partial_one.last_srlc33e           |srlc33e__28                                                      |     1|
|296   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__28                               |     1|
|297   |              \srl_delay.synth_reg_srl_inst         |synth_reg__29                                                    |     1|
|298   |                \partial_one.last_srlc33e           |srlc33e__29                                                      |     1|
|299   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__29                               |     1|
|300   |              \srl_delay.synth_reg_srl_inst         |synth_reg__30                                                    |     1|
|301   |                \partial_one.last_srlc33e           |srlc33e__30                                                      |     1|
|302   |            inverter                                |sysgen_inverter_1b286a2d88__17                                   |     1|
|303   |            logical                                 |sysgen_logical_d56bd371e4__4                                     |     1|
|304   |            mux1                                    |sysgen_mux_22e7c50416__11                                        |     1|
|305   |            mux2                                    |sysgen_mux_22e7c50416__12                                        |     1|
|306   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__7             |     1|
|307   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__7                              |     1|
|308   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__7                             |     1|
|309   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__8             |     1|
|310   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__8                              |     1|
|311   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__8                             |     1|
|312   |          status                                    |rfdc_multi_cores_mode2_status_x0                                 |    14|
|313   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__4              |    14|
|314   |              \latency_test.reg                     |synth_reg__parameterized4__6                                     |    14|
|315   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__6                                       |    14|
|316   |          add_del                                   |sysgen_delay_c1d73e548e__4                                       |    10|
|317   |          dat_del                                   |sysgen_delay_001e2723ef__8                                       |    32|
|318   |          we_del                                    |sysgen_delay_3393cb9991__16                                      |     1|
|319   |      snapshot1_01                                  |rfdc_multi_cores_mode2_snapshot1_01                              |   141|
|320   |        ss                                          |rfdc_multi_cores_mode2_ss_x0                                     |   141|
|321   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x0                                |    70|
|322   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x1                            |     3|
|323   |              delay                                 |rfdc_multi_cores_mode2_xldelay__30                               |     1|
|324   |                \srl_delay.synth_reg_srl_inst       |synth_reg__31                                                    |     1|
|325   |                  \partial_one.last_srlc33e         |srlc33e__31                                                      |     1|
|326   |              inverter                              |sysgen_inverter_1b286a2d88__18                                   |     1|
|327   |              edge_op                               |sysgen_logical_09893182f9__5                                     |     1|
|328   |            delay                                   |sysgen_delay_3393cb9991__17                                      |     1|
|329   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__5                |    12|
|330   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__5                                     |    12|
|331   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__5                                       |    12|
|332   |            delay4                                  |sysgen_delay_3393cb9991__19                                      |     1|
|333   |            delay6                                  |sysgen_delay_001e2723ef__9                                       |    32|
|334   |            inverter                                |sysgen_inverter_74fbf4172a__5                                    |     2|
|335   |            inverter1                               |sysgen_inverter_1b286a2d88__19                                   |     1|
|336   |            logical1                                |sysgen_logical_f101d0ed1c__9                                     |     2|
|337   |            logical6                                |sysgen_logical_cca29f867d__5                                     |     1|
|338   |            register5                               |rfdc_multi_cores_mode2_xlregister__5                             |     1|
|339   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__5                              |     1|
|340   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__5                             |     1|
|341   |            shift                                   |sysgen_shift_92921c6c10__5                                       |     1|
|342   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__5                 |    13|
|343   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x0                             |    14|
|344   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x0                             |     2|
|345   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__5 |     2|
|346   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x2                            |     3|
|347   |              delay                                 |rfdc_multi_cores_mode2_xldelay__33                               |     1|
|348   |                \srl_delay.synth_reg_srl_inst       |synth_reg__34                                                    |     1|
|349   |                  \partial_one.last_srlc33e         |srlc33e__34                                                      |     1|
|350   |              inverter                              |sysgen_inverter_1b286a2d88__20                                   |     1|
|351   |              edge_op                               |sysgen_logical_7dc4db4e14__6                                     |     1|
|352   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__34                               |     1|
|353   |              \srl_delay.synth_reg_srl_inst         |synth_reg__35                                                    |     1|
|354   |                \partial_one.last_srlc33e           |srlc33e__35                                                      |     1|
|355   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__35                               |     1|
|356   |              \srl_delay.synth_reg_srl_inst         |synth_reg__36                                                    |     1|
|357   |                \partial_one.last_srlc33e           |srlc33e__36                                                      |     1|
|358   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__36                               |     1|
|359   |              \srl_delay.synth_reg_srl_inst         |synth_reg__37                                                    |     1|
|360   |                \partial_one.last_srlc33e           |srlc33e__37                                                      |     1|
|361   |            inverter                                |sysgen_inverter_1b286a2d88__21                                   |     1|
|362   |            logical                                 |sysgen_logical_d56bd371e4__5                                     |     1|
|363   |            mux1                                    |sysgen_mux_22e7c50416__14                                        |     1|
|364   |            mux2                                    |sysgen_mux_22e7c50416__15                                        |     1|
|365   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__9             |     1|
|366   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__9                              |     1|
|367   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__9                             |     1|
|368   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__10            |     1|
|369   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__10                             |     1|
|370   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__10                            |     1|
|371   |          status                                    |rfdc_multi_cores_mode2_status                                    |    14|
|372   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__5              |    14|
|373   |              \latency_test.reg                     |synth_reg__parameterized4__7                                     |    14|
|374   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__7                                       |    14|
|375   |          add_del                                   |sysgen_delay_c1d73e548e__5                                       |    10|
|376   |          dat_del                                   |sysgen_delay_001e2723ef__10                                      |    32|
|377   |          we_del                                    |sysgen_delay_3393cb9991__20                                      |     1|
|378   |      snapshot1_23                                  |rfdc_multi_cores_mode2_snapshot1_23                              |   141|
|379   |        ss                                          |rfdc_multi_cores_mode2_ss                                        |   141|
|380   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen                                   |    70|
|381   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect                               |     3|
|382   |              delay                                 |rfdc_multi_cores_mode2_xldelay__37                               |     1|
|383   |                \srl_delay.synth_reg_srl_inst       |synth_reg__38                                                    |     1|
|384   |                  \partial_one.last_srlc33e         |srlc33e__38                                                      |     1|
|385   |              inverter                              |sysgen_inverter_1b286a2d88__22                                   |     1|
|386   |              edge_op                               |sysgen_logical_09893182f9__6                                     |     1|
|387   |            delay                                   |sysgen_delay_3393cb9991__21                                      |     1|
|388   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__6                |    12|
|389   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__6                                     |    12|
|390   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__6                                       |    12|
|391   |            delay4                                  |sysgen_delay_3393cb9991__23                                      |     1|
|392   |            delay6                                  |sysgen_delay_001e2723ef__11                                      |    32|
|393   |            inverter                                |sysgen_inverter_74fbf4172a__6                                    |     2|
|394   |            inverter1                               |sysgen_inverter_1b286a2d88__23                                   |     1|
|395   |            logical1                                |sysgen_logical_f101d0ed1c__11                                    |     2|
|396   |            logical6                                |sysgen_logical_cca29f867d__6                                     |     1|
|397   |            register5                               |rfdc_multi_cores_mode2_xlregister__6                             |     1|
|398   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__6                              |     1|
|399   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__6                             |     1|
|400   |            shift                                   |sysgen_shift_92921c6c10__6                                       |     1|
|401   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__6                 |    13|
|402   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl                                |    14|
|403   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge                                |     2|
|404   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__6 |     2|
|405   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x0                            |     3|
|406   |              delay                                 |rfdc_multi_cores_mode2_xldelay__40                               |     1|
|407   |                \srl_delay.synth_reg_srl_inst       |synth_reg__41                                                    |     1|
|408   |                  \partial_one.last_srlc33e         |srlc33e__41                                                      |     1|
|409   |              inverter                              |sysgen_inverter_1b286a2d88__24                                   |     1|
|410   |              edge_op                               |sysgen_logical_7dc4db4e14__7                                     |     1|
|411   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__41                               |     1|
|412   |              \srl_delay.synth_reg_srl_inst         |synth_reg__42                                                    |     1|
|413   |                \partial_one.last_srlc33e           |srlc33e__42                                                      |     1|
|414   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__42                               |     1|
|415   |              \srl_delay.synth_reg_srl_inst         |synth_reg__43                                                    |     1|
|416   |                \partial_one.last_srlc33e           |srlc33e__43                                                      |     1|
|417   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__43                               |     1|
|418   |              \srl_delay.synth_reg_srl_inst         |synth_reg__44                                                    |     1|
|419   |                \partial_one.last_srlc33e           |srlc33e__44                                                      |     1|
|420   |            inverter                                |sysgen_inverter_1b286a2d88__25                                   |     1|
|421   |            logical                                 |sysgen_logical_d56bd371e4__6                                     |     1|
|422   |            mux1                                    |sysgen_mux_22e7c50416__17                                        |     1|
|423   |            mux2                                    |sysgen_mux_22e7c50416__18                                        |     1|
|424   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__11            |     1|
|425   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__11                             |     1|
|426   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__11                            |     1|
|427   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__12            |     1|
|428   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__12                             |     1|
|429   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__12                            |     1|
|430   |          status                                    |rfdc_multi_cores_mode2_status_x3                                 |    14|
|431   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__6              |    14|
|432   |              \latency_test.reg                     |synth_reg__parameterized4__8                                     |    14|
|433   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__8                                       |    14|
|434   |          add_del                                   |sysgen_delay_c1d73e548e__6                                       |    10|
|435   |          dat_del                                   |sysgen_delay_001e2723ef__12                                      |    32|
|436   |          we_del                                    |sysgen_delay_3393cb9991__24                                      |     1|
|437   |      snapshot1_45                                  |rfdc_multi_cores_mode2_snapshot1_45                              |   141|
|438   |        ss                                          |rfdc_multi_cores_mode2_ss_x2                                     |   141|
|439   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x2                                |    70|
|440   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x6                            |     3|
|441   |              delay                                 |rfdc_multi_cores_mode2_xldelay__44                               |     1|
|442   |                \srl_delay.synth_reg_srl_inst       |synth_reg__45                                                    |     1|
|443   |                  \partial_one.last_srlc33e         |srlc33e__45                                                      |     1|
|444   |              inverter                              |sysgen_inverter_1b286a2d88__26                                   |     1|
|445   |              edge_op                               |sysgen_logical_09893182f9__7                                     |     1|
|446   |            delay                                   |sysgen_delay_3393cb9991__25                                      |     1|
|447   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0__7                |    12|
|448   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2__7                                     |    12|
|449   |                \partial_one.last_srlc33e           |srlc33e__parameterized1__7                                       |    12|
|450   |            delay4                                  |sysgen_delay_3393cb9991__27                                      |     1|
|451   |            delay6                                  |sysgen_delay_001e2723ef__13                                      |    32|
|452   |            inverter                                |sysgen_inverter_74fbf4172a__7                                    |     2|
|453   |            inverter1                               |sysgen_inverter_1b286a2d88__27                                   |     1|
|454   |            logical1                                |sysgen_logical_f101d0ed1c__13                                    |     2|
|455   |            logical6                                |sysgen_logical_cca29f867d__7                                     |     1|
|456   |            register5                               |rfdc_multi_cores_mode2_xlregister__7                             |     1|
|457   |              synth_reg_inst                        |synth_reg_w_init__parameterized1__7                              |     1|
|458   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1__7                             |     1|
|459   |            shift                                   |sysgen_shift_92921c6c10__7                                       |     1|
|460   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free__xdcDup__7                 |    13|
|461   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x2                             |    14|
|462   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x2                             |     2|
|463   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0__xdcDup__7 |     2|
|464   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x5                            |     3|
|465   |              delay                                 |rfdc_multi_cores_mode2_xldelay__47                               |     1|
|466   |                \srl_delay.synth_reg_srl_inst       |synth_reg__48                                                    |     1|
|467   |                  \partial_one.last_srlc33e         |srlc33e__48                                                      |     1|
|468   |              inverter                              |sysgen_inverter_1b286a2d88__28                                   |     1|
|469   |              edge_op                               |sysgen_logical_7dc4db4e14__8                                     |     1|
|470   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__48                               |     1|
|471   |              \srl_delay.synth_reg_srl_inst         |synth_reg__49                                                    |     1|
|472   |                \partial_one.last_srlc33e           |srlc33e__49                                                      |     1|
|473   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__49                               |     1|
|474   |              \srl_delay.synth_reg_srl_inst         |synth_reg__50                                                    |     1|
|475   |                \partial_one.last_srlc33e           |srlc33e__50                                                      |     1|
|476   |            delay3                                  |rfdc_multi_cores_mode2_xldelay__50                               |     1|
|477   |              \srl_delay.synth_reg_srl_inst         |synth_reg__51                                                    |     1|
|478   |                \partial_one.last_srlc33e           |srlc33e__51                                                      |     1|
|479   |            inverter                                |sysgen_inverter_1b286a2d88__29                                   |     1|
|480   |            logical                                 |sysgen_logical_d56bd371e4__7                                     |     1|
|481   |            mux1                                    |sysgen_mux_22e7c50416__20                                        |     1|
|482   |            mux2                                    |sysgen_mux_22e7c50416__21                                        |     1|
|483   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__13            |     1|
|484   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__13                             |     1|
|485   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__13                            |     1|
|486   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1__14            |     1|
|487   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__14                             |     1|
|488   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__14                            |     1|
|489   |          status                                    |rfdc_multi_cores_mode2_status_x1                                 |    14|
|490   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4__7              |    14|
|491   |              \latency_test.reg                     |synth_reg__parameterized4__9                                     |    14|
|492   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__9                                       |    14|
|493   |          add_del                                   |sysgen_delay_c1d73e548e__7                                       |    10|
|494   |          dat_del                                   |sysgen_delay_001e2723ef__14                                      |    32|
|495   |          we_del                                    |sysgen_delay_3393cb9991__28                                      |     1|
|496   |      snapshot1_67                                  |rfdc_multi_cores_mode2_snapshot1_67                              |   141|
|497   |        ss                                          |rfdc_multi_cores_mode2_ss_x1                                     |   141|
|498   |          add_gen                                   |rfdc_multi_cores_mode2_add_gen_x1                                |    70|
|499   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x3                            |     3|
|500   |              delay                                 |rfdc_multi_cores_mode2_xldelay__51                               |     1|
|501   |                \srl_delay.synth_reg_srl_inst       |synth_reg__52                                                    |     1|
|502   |                  \partial_one.last_srlc33e         |srlc33e__52                                                      |     1|
|503   |              inverter                              |sysgen_inverter_1b286a2d88__30                                   |     1|
|504   |              edge_op                               |sysgen_logical_09893182f9                                        |     1|
|505   |            delay                                   |sysgen_delay_3393cb9991__29                                      |     1|
|506   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__parameterized0                   |    12|
|507   |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized2                                        |    12|
|508   |                \partial_one.last_srlc33e           |srlc33e__parameterized1                                          |    12|
|509   |            delay4                                  |sysgen_delay_3393cb9991__31                                      |     1|
|510   |            delay6                                  |sysgen_delay_001e2723ef__15                                      |    32|
|511   |            inverter                                |sysgen_inverter_74fbf4172a                                       |     2|
|512   |            inverter1                               |sysgen_inverter_1b286a2d88__31                                   |     1|
|513   |            logical1                                |sysgen_logical_f101d0ed1c__15                                    |     2|
|514   |            logical6                                |sysgen_logical_cca29f867d                                        |     1|
|515   |            register5                               |rfdc_multi_cores_mode2_xlregister                                |     1|
|516   |              synth_reg_inst                        |synth_reg_w_init__parameterized1                                 |     1|
|517   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1                                |     1|
|518   |            shift                                   |sysgen_shift_92921c6c10                                          |     1|
|519   |            add_gen                                 |rfdc_multi_cores_mode2_xlcounter_free                            |    13|
|520   |          basic_ctrl                                |rfdc_multi_cores_mode2_basic_ctrl_x1                             |    14|
|521   |            dram_munge                              |rfdc_multi_cores_mode2_dram_munge_x1                             |     2|
|522   |              input_count                           |rfdc_multi_cores_mode2_xlcounter_free__parameterized0            |     2|
|523   |            edge_detect                             |rfdc_multi_cores_mode2_edge_detect_x4                            |     3|
|524   |              delay                                 |rfdc_multi_cores_mode2_xldelay__54                               |     1|
|525   |                \srl_delay.synth_reg_srl_inst       |synth_reg__55                                                    |     1|
|526   |                  \partial_one.last_srlc33e         |srlc33e__55                                                      |     1|
|527   |              inverter                              |sysgen_inverter_1b286a2d88__32                                   |     1|
|528   |              edge_op                               |sysgen_logical_7dc4db4e14                                        |     1|
|529   |            delay1                                  |rfdc_multi_cores_mode2_xldelay__55                               |     1|
|530   |              \srl_delay.synth_reg_srl_inst         |synth_reg__56                                                    |     1|
|531   |                \partial_one.last_srlc33e           |srlc33e__56                                                      |     1|
|532   |            delay2                                  |rfdc_multi_cores_mode2_xldelay__56                               |     1|
|533   |              \srl_delay.synth_reg_srl_inst         |synth_reg__57                                                    |     1|
|534   |                \partial_one.last_srlc33e           |srlc33e__57                                                      |     1|
|535   |            delay3                                  |rfdc_multi_cores_mode2_xldelay                                   |     1|
|536   |              \srl_delay.synth_reg_srl_inst         |synth_reg__1                                                     |     1|
|537   |                \partial_one.last_srlc33e           |srlc33e__1                                                       |     1|
|538   |            inverter                                |sysgen_inverter_1b286a2d88                                       |     1|
|539   |            logical                                 |sysgen_logical_d56bd371e4                                        |     1|
|540   |            mux1                                    |sysgen_mux_22e7c50416__23                                        |     1|
|541   |            mux2                                    |sysgen_mux_22e7c50416                                            |     1|
|542   |            register1                               |rfdc_multi_cores_mode2_xlregister__parameterized1__15            |     1|
|543   |              synth_reg_inst                        |synth_reg_w_init__parameterized5__15                             |     1|
|544   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5__15                            |     1|
|545   |            register6                               |rfdc_multi_cores_mode2_xlregister__parameterized1                |     1|
|546   |              synth_reg_inst                        |synth_reg_w_init__parameterized5                                 |     1|
|547   |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5                                |     1|
|548   |          status                                    |rfdc_multi_cores_mode2_status_x2                                 |    14|
|549   |            cast_gw                                 |rfdc_multi_cores_mode2_xlconvert__parameterized4                 |    14|
|550   |              \latency_test.reg                     |synth_reg__parameterized4__1                                     |    14|
|551   |                \partial_one.last_srlc33e           |srlc33e__parameterized3__1                                       |    14|
|552   |          add_del                                   |sysgen_delay_c1d73e548e                                          |    10|
|553   |          dat_del                                   |sysgen_delay_001e2723ef                                          |    32|
|554   |          we_del                                    |sysgen_delay_3393cb9991                                          |     1|
|555   |      sync_state0                                   |rfdc_multi_cores_mode2_sync_state0                               |     1|
|556   |        cast_gw                                     |rfdc_multi_cores_mode2_xlconvert__parameterized5__1              |     1|
|557   |          \latency_test.reg                         |synth_reg__parameterized4__2                                     |     1|
|558   |            \partial_one.last_srlc33e               |srlc33e__parameterized3__2                                       |     1|
|559   |      sync_state1                                   |rfdc_multi_cores_mode2_sync_state1                               |     1|
|560   |        cast_gw                                     |rfdc_multi_cores_mode2_xlconvert__parameterized5                 |     1|
|561   |          \latency_test.reg                         |synth_reg__parameterized4                                        |     1|
|562   |            \partial_one.last_srlc33e               |srlc33e__parameterized3                                          |     1|
|563   |      counter_led                                   |rfdc_multi_cores_mode2_xlcounter_free__parameterized1            |    28|
+------+----------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2855.121 ; gain = 1424.367 ; free physical = 7400 ; free virtual = 29094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 11 critical warnings and 4368 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2855.121 ; gain = 447.102 ; free physical = 7443 ; free virtual = 29136
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2855.129 ; gain = 1424.367 ; free physical = 7452 ; free virtual = 29145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.137 ; gain = 0.000 ; free physical = 7362 ; free virtual = 29056
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 261 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 253 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
979 Infos, 411 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 2911.137 ; gain = 1494.113 ; free physical = 7422 ; free virtual = 29116
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.137 ; gain = 0.000 ; free physical = 7421 ; free virtual = 29115
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/tutorials_devel/zcu111/rfdc_multi_cores/rfdc_multi_cores_mode2/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 12:23:42 2020...
