<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/xbr/data/xmlReportxbr.dtd">
<document><ascFile>demo.rpt</ascFile><devFile>C:/Xilinx/xbr/data/xc2c64a.chp</devFile><mfdFile>demo.mfd</mfdFile><htmlFile logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="VQ100" date=" 7-23-2014" time="  1:47PM" speed="-5" design="demo" device="XC2C64A" status="10" eqnType="1" version="1.0" statusStr="Design Rule Checking Failed" swVersion="I.31"/><inputs id="clk" userloc="P22"/><inputs id="reset"/><pin id="FB1_MC1_PIN13" pinnum="13"/><pin id="FB1_MC2_PIN12" pinnum="12"/><pin id="FB1_MC3_PIN11" pinnum="11"/><pin id="FB1_MC4_PIN10" pinnum="10"/><pin id="FB1_MC5_PIN9" pinnum="9"/><pin id="FB1_MC6_PIN8" pinnum="8"/><pin id="FB1_MC7_PIN7" pinnum="7"/><pin id="FB1_MC8_PIN6" pinnum="6"/><pin id="FB1_MC9_PIN4" pinnum="4"/><pin id="FB1_MC10_PIN3" pinnum="3"/><pin id="FB1_MC11_PIN2" pinnum="2"/><pin id="FB1_MC12_PIN1" pinnum="1"/><pin id="FB1_MC13_PIN99" pinnum="99"/><pin id="FB1_MC14_PIN97" pinnum="97"/><pin id="FB1_MC15_PIN94" pinnum="94"/><pin id="FB1_MC16_PIN92" pinnum="92"/><pin id="FB2_MC1_PIN14" pinnum="14"/><pin id="FB2_MC2_PIN15" pinnum="15"/><pin id="FB2_MC3_PIN16" pinnum="16"/><pin id="FB2_MC4_PIN17" pinnum="17"/><pin id="FB2_MC5_PIN18" pinnum="18"/><pin id="FB2_MC6_PIN19" pinnum="19"/><pin id="FB2_MC7_PIN22" pinnum="22"/><pin id="FB2_MC8_PIN23" pinnum="23"/><pin id="FB2_MC9_PIN24" pinnum="24"/><pin id="FB2_MC10_PIN27" pinnum="27"/><pin id="FB2_MC11_PIN28" pinnum="28"/><pin id="FB2_MC12_PIN29" pinnum="29"/><pin id="FB2_MC13_PIN30" pinnum="30"/><pin id="FB2_MC14_PIN32" pinnum="32"/><pin id="FB2_MC15_PIN33" pinnum="33"/><pin id="FB2_MC16_PIN34" pinnum="34"/><pin id="FB3_MC1_PIN91" pinnum="91"/><pin id="FB3_MC2_PIN90" pinnum="90"/><pin id="FB3_MC3_PIN89" pinnum="89"/><pin id="FB3_MC4_PIN81" pinnum="81"/><pin id="FB3_MC5_PIN79" pinnum="79"/><pin id="FB3_MC6_PIN78" pinnum="78"/><pin id="FB3_MC7_PIN77" pinnum="77"/><pin id="FB3_MC8_PIN76" pinnum="76"/><pin id="FB3_MC9_PIN74" pinnum="74"/><pin id="FB3_MC10_PIN72" pinnum="72"/><pin id="FB3_MC11_PIN71" pinnum="71"/><pin id="FB3_MC12_PIN70" pinnum="70"/><pin id="FB3_MC13_PIN68" pinnum="68"/><pin id="FB3_MC14_PIN67" pinnum="67"/><pin id="FB3_MC15_PIN64" pinnum="64"/><pin id="FB3_MC16_PIN61" pinnum="61"/><pin id="FB4_MC1_PIN35" pinnum="35"/><pin id="FB4_MC2_PIN36" pinnum="36"/><pin id="FB4_MC3_PIN37" pinnum="37"/><pin id="FB4_MC4_PIN39" pinnum="39"/><pin id="FB4_MC5_PIN40" pinnum="40"/><pin id="FB4_MC6_PIN41" pinnum="41"/><pin id="FB4_MC7_PIN42" pinnum="42"/><pin id="FB4_MC8_PIN43" pinnum="43"/><pin id="FB4_MC9_PIN49" pinnum="49"/><pin id="FB4_MC10_PIN50" pinnum="50"/><pin id="FB4_MC11_PIN52" pinnum="52"/><pin id="FB4_MC12_PIN53" pinnum="53"/><pin id="FB4_MC13_PIN55" pinnum="55"/><pin id="FB4_MC14_PIN56" pinnum="56"/><pin id="FB4_MC15_PIN58" pinnum="58"/><pin id="FB4_MC16_PIN60" pinnum="60"/><pin id="FB_PIN5" use="VCCAUX" pinnum="5"/><pin id="FB_PIN26" use="VCC" pinnum="26"/><pin id="FB_PIN38" use="VCCIO-UNUSED" pinnum="38"/><pin id="FB_PIN51" use="VCCIO-UNUSED" pinnum="51"/><pin id="FB_PIN57" use="VCC" pinnum="57"/><pin id="FB_PIN88" use="VCCIO-UNUSED" pinnum="88"/><pin id="FB_PIN98" use="VCCIO-UNUSED" pinnum="98"/><failuretable><failsig name="N_PZ_725"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_730"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_731"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_732"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_733"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_734"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_800"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_828"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_831"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_838"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_844"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_846"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_847"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_872"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_877"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="N_PZ_879"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="address7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="clk_enable"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="instruction0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="instruction10_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="instruction11_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="instruction12_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="instruction13_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="instruction15_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="output7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorALU_result7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorT_state_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_carry_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorarithmetic_result7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorbasic_controlreset_delay1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorcarry_flag_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorinternal_reset_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorlogical_result7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorreg_and_flag_enablesarith_or_logical_valid_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorreg_and_flag_enablesregister_write_valid_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorreg_and_flag_enablesreturni_or_shift_valid_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_carry_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="processorshift_and_rotate_result7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="write_strobe"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig></failuretable><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN13"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN12"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN11"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN10"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN9"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN8"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN6"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN4"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN3"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN2"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN1"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN99"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN97"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN94"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN92"/><PAL/></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN14"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN15"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN16"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN17"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN18"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN19"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN22"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN23"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN24"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN27"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN29"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN30"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN32"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN33"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN34"/><PAL/></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN91"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN90"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN89"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN81"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN79"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN78"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN77"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN76"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN74"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN72"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN71"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN70"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN68"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN67"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN64"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN61"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN35"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN36"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN37"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN39"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN40"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN41"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN42"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN43"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN49"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN50"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN52"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN53"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN55"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN56"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN58"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN60"/><PAL/></fblock><unmapped_logic><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P70" sigUse="0"><equation id="clk_enable" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_733" negated="ON"/><signal id="output0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_3"><signal id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction0_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="write_strobe"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P1" sigUse="9"><equation id="output0_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_731" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG" negated="ON"/><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address1_SPECSIG"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="instruction13_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG"/><signal id="N_PZ_734" negated="ON"/><signal id="processorT_state_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address0_SPECSIG" negated="ON"/><signal id="N_PZ_734" negated="ON"/><signal id="processorT_state_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="instruction0_SPECSIG"/><signal id="N_PZ_734"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="address0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="reset" negated="ON"/><signal id="processorbasic_controlreset_delay1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="3"><equation id="processorinternal_reset_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="reset"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorbasic_controlreset_delay1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG"/><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address1_SPECSIG" negated="ON"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="instruction0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address2_SPECSIG"/><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_879" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address2_SPECSIG" negated="ON"/><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_879"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="address2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorinternal_reset_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="processorcarry_flag_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="N_PZ_734"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorcarry_flag_SPECSIG"/><signal id="processorT_state_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorcarry_flag_SPECSIG"/><signal id="processorreg_and_flag_enablesarith_or_logical_valid_SPECSIG" negated="ON"/><signal id="processorreg_and_flag_enablesreturni_or_shift_valid_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG"/><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG"/><signal id="processorreg_and_flag_enablesarith_or_logical_valid_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorarithmetic_carry_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorreg_and_flag_enablesreturni_or_shift_valid_SPECSIG"/><signal id="processorarithmetic_carry_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction13_SPECSIG"/><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG"/><signal id="processorreg_and_flag_enablesarith_or_logical_valid_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_carry_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction13_SPECSIG"/><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="processorreg_and_flag_enablesreturni_or_shift_valid_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_carry_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="clk"/></pterm><unmapped_eqn sigUse="12"><equation id="processorcarry_flag_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_7"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="3"><equation id="processorT_state_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction15_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorreg_and_flag_enablesarith_or_logical_valid_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG"/><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address1_SPECSIG"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="instruction15_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_734"/><signal id="address3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address2_SPECSIG"/><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_879"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="address3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG"/><signal id="processorT_state_SPECSIG" negated="ON"/><signal id="address1_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_879"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_879" negated="ON"/><signal id="address1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address0_SPECSIG"/><signal id="N_PZ_734" negated="ON"/><signal id="processorT_state_SPECSIG" negated="ON"/><signal id="N_PZ_879" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="address1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_734" negated="ON"/><signal id="address4_SPECSIG"/><signal id="N_PZ_847" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address2_SPECSIG"/><signal id="N_PZ_734" negated="ON"/><signal id="address3_SPECSIG"/><signal id="N_PZ_879"/><signal id="N_PZ_847" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="7"><equation id="address4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address2_SPECSIG"/><signal id="address3_SPECSIG"/><signal id="N_PZ_879"/><signal id="address4_SPECSIG"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_847"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_847"/><signal id="address5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_847" negated="ON"/><signal id="address5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="address5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_734"/><signal id="address6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_847"/><signal id="address5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="address6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_734"/><signal id="address7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_734" negated="ON"/><signal id="N_PZ_847"/><signal id="address5_SPECSIG"/><signal id="address6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="address7_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="processorreg_and_flag_enablesreturni_or_shift_valid_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG"/><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address1_SPECSIG"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="instruction12_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG"/><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address1_SPECSIG" negated="ON"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="instruction11_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="processorshift_and_rotate_carry_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processorALU_result7_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorarithmetic_result7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result7_SPECSIG"/></pterm><unmapped_eqn sigUse="7"><equation id="processorALU_result7_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="instruction10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorlogical_result7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorALU_result7_SPECSIG"/><signal id="N_PZ_731"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_731" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorT_state_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processorreg_and_flag_enablesregister_write_valid_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_731"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="address0_SPECSIG" negated="ON"/><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="address2_SPECSIG" negated="ON"/><signal id="address3_SPECSIG" negated="ON"/><signal id="address1_SPECSIG" negated="ON"/><signal id="address4_SPECSIG" negated="ON"/><signal id="address5_SPECSIG" negated="ON"/><signal id="address6_SPECSIG" negated="ON"/><signal id="address7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="instruction10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction15_SPECSIG"/><signal id="instruction11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="processorreg_and_flag_enablesregister_write_valid_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_877"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorshift_and_rotate_result7_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_877"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result6_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result6_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorlogical_result6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_731" negated="ON"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="processorshift_and_rotate_result6_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result5_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result5_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorlogical_result5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_731" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_844"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorshift_and_rotate_result5_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_844"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result4_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result4_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorlogical_result4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_731" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_872"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorshift_and_rotate_result4_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_872"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result3_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result3_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_831"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorlogical_result3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_731" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_828"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorshift_and_rotate_result3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_828"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result2_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result2_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction13_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_828"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="clk"/></pterm><unmapped_eqn sigUse="8"><equation id="processorlogical_result2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_6"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_731" negated="ON"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="4"><equation id="processorshift_and_rotate_result2_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result1_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processorshift_and_rotate_result1_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="5"><equation id="processorlogical_result1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_731" negated="ON"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorarithmetic_result1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorlogical_result1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_731"/><signal id="processorshift_and_rotate_result1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_730"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="2"><equation id="processorshift_and_rotate_result1_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_730"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_732" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorarithmetic_result0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG" negated="ON"/><signal id="processorlogical_result0_SPECSIG"/><signal id="N_PZ_732"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_732"/><signal id="processorshift_and_rotate_result0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction11_SPECSIG" negated="ON"/><signal id="N_PZ_725"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction0_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_730" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG"/><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="9"><equation id="processorlogical_result0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG"/><signal id="instruction12_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction0_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_725"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorT_state_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processorreg_and_flag_enablesregister_write_valid_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_732"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="processorcarry_flag_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorshift_and_rotate_result0_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_730"/><signal id="N_PZ_846"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_730" negated="ON"/><signal id="N_PZ_846" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="3"><equation id="processorarithmetic_result0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_725"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processorcarry_flag_SPECSIG"/><signal id="instruction11_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="N_PZ_846"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"/><signal id="N_PZ_800" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG" negated="ON"/><signal id="N_PZ_800"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn sigUse="3"><equation id="processorarithmetic_result1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_730"/><signal id="N_PZ_846"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_725"/><signal id="N_PZ_846" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_725" negated="ON"/><signal id="N_PZ_846" negated="ON"/></pterm><unmapped_eqn sigUse="4"><equation id="N_PZ_800"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_828"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_828" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_828"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_828" negated="ON"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorarithmetic_result2_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_6"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG" negated="ON"/><signal id="N_PZ_800"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_872"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_828" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_828" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_828"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_831"/></pterm><pterm id="INPUTPINS_1_7"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_828" negated="ON"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_831" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/><signal id="N_PZ_831" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="N_PZ_872" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_828" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_828" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/><signal id="N_PZ_831" negated="ON"/></pterm><pterm id="INPUTPINS_1_11"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/><signal id="N_PZ_831"/></pterm><pterm id="INPUTPINS_1_12"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_872"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_828"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_13"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_872" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_828"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_14"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processorarithmetic_result3_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/><eq_pterm ptindx="INPUTPINS_1_12"/><eq_pterm ptindx="INPUTPINS_1_13"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_14"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="N_PZ_831"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_844"/></pterm><pterm id="INPUTPINS_1_3"><signal id="N_PZ_844"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_844" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorarithmetic_result4_SPECSIG" regUse="DFF" negated="ON"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_5"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_800" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_872" negated="ON"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="N_PZ_872" negated="ON"/><signal id="N_PZ_828"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction13_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_872" negated="ON"/><signal id="N_PZ_828"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction13_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="N_PZ_872" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction13_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_872" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_828"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_828"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_831" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG" negated="ON"/><signal id="N_PZ_831" negated="ON"/></pterm><unmapped_eqn sigUse="10"><equation id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="N_PZ_844" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_10"><signal id="clk"/></pterm><unmapped_eqn sigUse="10"><equation id="processorarithmetic_result5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_10"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="N_PZ_844" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_844" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_844" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_8"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_9"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/></pterm><unmapped_eqn sigUse="8"><equation id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_877" negated="ON"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="N_PZ_877"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_877" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_877" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="clk"/></pterm><unmapped_eqn sigUse="6"><equation id="processorarithmetic_result6_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_6"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_838"/></pterm><pterm id="INPUTPINS_1_3"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_838"/></pterm><pterm id="INPUTPINS_1_4"><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_877"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_7"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_877"/></pterm><pterm id="INPUTPINS_1_8"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_838" negated="ON"/></pterm><pterm id="INPUTPINS_1_9"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_838" negated="ON"/></pterm><pterm id="INPUTPINS_1_10"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_877" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_11"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_877" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_12"><signal id="clk"/></pterm><unmapped_eqn sigUse="8"><equation id="processorarithmetic_result7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/><eq_pterm ptindx="INPUTPINS_1_7"/><eq_pterm ptindx="INPUTPINS_1_8"/><eq_pterm ptindx="INPUTPINS_1_9"/><eq_pterm ptindx="INPUTPINS_1_10"/><eq_pterm ptindx="INPUTPINS_1_11"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_12"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/></pterm><unmapped_eqn sigUse="5"><equation id="N_PZ_838"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction12_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="N_PZ_838"/></pterm><pterm id="INPUTPINS_1_3"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_838"/></pterm><pterm id="INPUTPINS_1_4"><signal id="instruction12_SPECSIG"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="instruction10_SPECSIG"/></pterm><pterm id="INPUTPINS_1_5"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_877" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_6"><signal id="instruction12_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_877" negated="ON"/><signal id="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_7"><signal id="clk"/></pterm><unmapped_eqn sigUse="8"><equation id="processorarithmetic_carry_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/><eq_pterm ptindx="INPUTPINS_1_5"/><eq_pterm ptindx="INPUTPINS_1_6"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_7"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="instruction13_SPECSIG" negated="ON"/><signal id="processorinternal_reset_SPECSIG" negated="ON"/><signal id="processorT_state_SPECSIG" negated="ON"/><signal id="instruction15_SPECSIG"/><signal id="instruction12_SPECSIG" negated="ON"/><signal id="instruction11_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="clk"/></pterm><unmapped_eqn sigUse="7"><equation id="write_strobe" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_725"/><signal id="write_strobe"/></pterm><unmapped_eqn sigUse="2"><equation id="N_PZ_733"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_733" negated="ON"/><signal id="output1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P2" sigUse="6"><equation id="output1_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_828" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_733" negated="ON"/><signal id="output2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P3" sigUse="4"><equation id="output2_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_872"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_733" negated="ON"/><signal id="output3_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P4" sigUse="4"><equation id="output3_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_844"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_733" negated="ON"/><signal id="output4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P6" sigUse="4"><equation id="output4_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_733" negated="ON"/><signal id="output5_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="instruction10_SPECSIG"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_3"><signal id="instruction10_SPECSIG" negated="ON"/><signal id="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P7" sigUse="6"><equation id="output5_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_877"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_2"><signal id="N_PZ_733" negated="ON"/><signal id="output6_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P8" sigUse="4"><equation id="output6_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="N_PZ_733" negated="ON"/><signal id="output7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_3"><signal id="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG" negated="ON"/><signal id="instruction10_SPECSIG" negated="ON"/><signal id="N_PZ_733"/></pterm><pterm id="INPUTPINS_1_4"><signal id="clk"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" pinnum="P9" sigUse="6"><equation id="output7_SPECSIG" regUse="DFF" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk></equation></unmapped_eqn><unmapped_input id="clk" pinnum="P22"/><unmapped_input id="reset"/></unmapped_logic><vcc/><gnd/><messages><error>Cpld:1063 - Design requires at least 94 macrocells, exceeds device limit   64.</error><error>Cpld:1062 - Design contains 261 unique product terms, exceeds device limit   224.</error><error>Cpld:1064 - Design rules checking error. Fitting process stopped.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts loc="ON" part="xc2c64a-5-VQ100" prld="LOW" slew="FAST" inreg="ON" iostd="LVCMOS18" mlopt="ON" gsropt="ON" gtsopt="ON" inputs="32" keepio="OFF" pterms="28" unused="KEEPER" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" blkfanin="38" datagate="ON" ignoredg="OFF" ignorets="OFF" optimize="DENSITY" terminate="KEEPER"/><specSig value="address&lt;0&gt;" signal="address0_SPECSIG"/><specSig value="address&lt;1&gt;" signal="address1_SPECSIG"/><specSig value="address&lt;2&gt;" signal="address2_SPECSIG"/><specSig value="address&lt;3&gt;" signal="address3_SPECSIG"/><specSig value="address&lt;4&gt;" signal="address4_SPECSIG"/><specSig value="address&lt;5&gt;" signal="address5_SPECSIG"/><specSig value="address&lt;6&gt;" signal="address6_SPECSIG"/><specSig value="address&lt;7&gt;" signal="address7_SPECSIG"/><specSig value="instruction&lt;0&gt;" signal="instruction0_SPECSIG"/><specSig value="instruction&lt;10&gt;" signal="instruction10_SPECSIG"/><specSig value="instruction&lt;11&gt;" signal="instruction11_SPECSIG"/><specSig value="instruction&lt;12&gt;" signal="instruction12_SPECSIG"/><specSig value="instruction&lt;13&gt;" signal="instruction13_SPECSIG"/><specSig value="instruction&lt;15&gt;" signal="instruction15_SPECSIG"/><specSig value="output&lt;0&gt;" signal="output0_SPECSIG"/><specSig value="output&lt;1&gt;" signal="output1_SPECSIG"/><specSig value="output&lt;2&gt;" signal="output2_SPECSIG"/><specSig value="output&lt;3&gt;" signal="output3_SPECSIG"/><specSig value="output&lt;4&gt;" signal="output4_SPECSIG"/><specSig value="output&lt;5&gt;" signal="output5_SPECSIG"/><specSig value="output&lt;6&gt;" signal="output6_SPECSIG"/><specSig value="output&lt;7&gt;" signal="output7_SPECSIG"/><specSig value="processor/ALU_result&lt;7&gt;" signal="processorALU_result7_SPECSIG"/><specSig value="processor/T_state" signal="processorT_state_SPECSIG"/><specSig value="processor/arithmetic_carry" signal="processorarithmetic_carry_SPECSIG"/><specSig value="processor/arithmetic_group/add_sub_module/carry_chain&lt;1&gt;" signal="processorarithmetic_groupadd_sub_modulecarry_chain1_SPECSIG"/><specSig value="processor/arithmetic_group/add_sub_module/carry_chain&lt;3&gt;" signal="processorarithmetic_groupadd_sub_modulecarry_chain3_SPECSIG"/><specSig value="processor/arithmetic_group/add_sub_module/carry_chain&lt;5&gt;" signal="processorarithmetic_groupadd_sub_modulecarry_chain5_SPECSIG"/><specSig value="processor/arithmetic_group/add_sub_module/half_addsub&lt;1&gt;" signal="processorarithmetic_groupadd_sub_modulehalf_addsub1_SPECSIG"/><specSig value="processor/arithmetic_result&lt;0&gt;" signal="processorarithmetic_result0_SPECSIG"/><specSig value="processor/arithmetic_result&lt;1&gt;" signal="processorarithmetic_result1_SPECSIG"/><specSig value="processor/arithmetic_result&lt;2&gt;" signal="processorarithmetic_result2_SPECSIG"/><specSig value="processor/arithmetic_result&lt;3&gt;" signal="processorarithmetic_result3_SPECSIG"/><specSig value="processor/arithmetic_result&lt;4&gt;" signal="processorarithmetic_result4_SPECSIG"/><specSig value="processor/arithmetic_result&lt;5&gt;" signal="processorarithmetic_result5_SPECSIG"/><specSig value="processor/arithmetic_result&lt;6&gt;" signal="processorarithmetic_result6_SPECSIG"/><specSig value="processor/arithmetic_result&lt;7&gt;" signal="processorarithmetic_result7_SPECSIG"/><specSig value="processor/basic_control/reset_delay1" signal="processorbasic_controlreset_delay1_SPECSIG"/><specSig value="processor/carry_flag" signal="processorcarry_flag_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[0].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop0data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[0].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop0data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[1].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop1data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[1].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop1data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[2].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop2data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[2].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop2data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[3].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop3data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[3].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop3data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[4].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop4data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[4].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop4data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[5].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop5data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[5].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop5data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[6].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop6data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[6].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop6data_register_bitrambit7_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[7].data_register_bit/rambit&lt;0&gt;" signal="processordata_registersbus_width_loop7data_register_bitrambit0_SPECSIG"/><specSig value="processor/data_registers/bus_width_loop[7].data_register_bit/rambit&lt;7&gt;" signal="processordata_registersbus_width_loop7data_register_bitrambit7_SPECSIG"/><specSig value="processor/internal_reset" signal="processorinternal_reset_SPECSIG"/><specSig value="processor/logical_result&lt;0&gt;" signal="processorlogical_result0_SPECSIG"/><specSig value="processor/logical_result&lt;1&gt;" signal="processorlogical_result1_SPECSIG"/><specSig value="processor/logical_result&lt;2&gt;" signal="processorlogical_result2_SPECSIG"/><specSig value="processor/logical_result&lt;3&gt;" signal="processorlogical_result3_SPECSIG"/><specSig value="processor/logical_result&lt;4&gt;" signal="processorlogical_result4_SPECSIG"/><specSig value="processor/logical_result&lt;5&gt;" signal="processorlogical_result5_SPECSIG"/><specSig value="processor/logical_result&lt;6&gt;" signal="processorlogical_result6_SPECSIG"/><specSig value="processor/logical_result&lt;7&gt;" signal="processorlogical_result7_SPECSIG"/><specSig value="processor/reg_and_flag_enables/arith_or_logical_valid" signal="processorreg_and_flag_enablesarith_or_logical_valid_SPECSIG"/><specSig value="processor/reg_and_flag_enables/register_write_valid" signal="processorreg_and_flag_enablesregister_write_valid_SPECSIG"/><specSig value="processor/reg_and_flag_enables/returni_or_shift_valid" signal="processorreg_and_flag_enablesreturni_or_shift_valid_SPECSIG"/><specSig value="processor/shift_and_rotate_carry" signal="processorshift_and_rotate_carry_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;0&gt;" signal="processorshift_and_rotate_result0_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;1&gt;" signal="processorshift_and_rotate_result1_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;2&gt;" signal="processorshift_and_rotate_result2_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;3&gt;" signal="processorshift_and_rotate_result3_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;4&gt;" signal="processorshift_and_rotate_result4_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;5&gt;" signal="processorshift_and_rotate_result5_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;6&gt;" signal="processorshift_and_rotate_result6_SPECSIG"/><specSig value="processor/shift_and_rotate_result&lt;7&gt;" signal="processorshift_and_rotate_result7_SPECSIG"/></document>
