// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "08/29/2025 12:47:28"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module transceiver (
	clk,
	rstn,
	mode_in,
	rx,
	tx,
	led_detected);
input 	logic clk ;
input 	logic rstn ;
input 	logic mode_in ;
input 	logic rx ;
output 	logic tx ;
output 	logic [7:0] led_detected ;

// Design Ports Information
// tx	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_detected[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_in	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tx~output_o ;
wire \led_detected[0]~output_o ;
wire \led_detected[1]~output_o ;
wire \led_detected[2]~output_o ;
wire \led_detected[3]~output_o ;
wire \led_detected[4]~output_o ;
wire \led_detected[5]~output_o ;
wire \led_detected[6]~output_o ;
wire \led_detected[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \uart_inst|rx_inst|c_clocks[0]~13_combout ;
wire \rstn~input_o ;
wire \rx~input_o ;
wire \uart_inst|rx_inst|Selector3~7_combout ;
wire \uart_inst|rx_inst|Selector3~4_combout ;
wire \uart_inst|rx_inst|Equal2~0_combout ;
wire \uart_inst|rx_inst|Selector3~5_combout ;
wire \uart_inst|rx_inst|Selector2~0_combout ;
wire \uart_inst|rx_inst|state.DATA~q ;
wire \uart_inst|rx_inst|shift_reg[0]~0_combout ;
wire \uart_inst|rx_inst|c_bits[2]~0_combout ;
wire \uart_inst|rx_inst|c_bits[0]~3_combout ;
wire \uart_inst|rx_inst|c_bits[1]~2_combout ;
wire \uart_inst|rx_inst|Add1~0_combout ;
wire \uart_inst|rx_inst|c_bits[2]~1_combout ;
wire \uart_inst|rx_inst|Selector3~2_combout ;
wire \uart_inst|rx_inst|Selector1~0_combout ;
wire \uart_inst|rx_inst|Selector1~1_combout ;
wire \uart_inst|rx_inst|state.START~q ;
wire \uart_inst|rx_inst|Selector3~3_combout ;
wire \uart_inst|rx_inst|Selector3~6_combout ;
wire \uart_inst|rx_inst|Selector3~8_combout ;
wire \uart_inst|rx_inst|state.IDLE~2_combout ;
wire \uart_inst|rx_inst|state.IDLE~q ;
wire \uart_inst|rx_inst|c_clocks[6]~15_combout ;
wire \uart_inst|rx_inst|c_clocks[6]~16_combout ;
wire \uart_inst|rx_inst|c_clocks[0]~14 ;
wire \uart_inst|rx_inst|c_clocks[1]~17_combout ;
wire \uart_inst|rx_inst|c_clocks[1]~18 ;
wire \uart_inst|rx_inst|c_clocks[2]~19_combout ;
wire \uart_inst|rx_inst|c_clocks[2]~20 ;
wire \uart_inst|rx_inst|c_clocks[3]~21_combout ;
wire \uart_inst|rx_inst|c_clocks[3]~22 ;
wire \uart_inst|rx_inst|c_clocks[4]~23_combout ;
wire \uart_inst|rx_inst|c_clocks[4]~24 ;
wire \uart_inst|rx_inst|c_clocks[5]~25_combout ;
wire \uart_inst|rx_inst|c_clocks[5]~26 ;
wire \uart_inst|rx_inst|c_clocks[6]~27_combout ;
wire \uart_inst|rx_inst|c_clocks[6]~28 ;
wire \uart_inst|rx_inst|c_clocks[7]~29_combout ;
wire \uart_inst|rx_inst|c_clocks[7]~30 ;
wire \uart_inst|rx_inst|c_clocks[8]~31_combout ;
wire \uart_inst|rx_inst|c_clocks[8]~32 ;
wire \uart_inst|rx_inst|c_clocks[9]~33_combout ;
wire \uart_inst|rx_inst|c_clocks[9]~34 ;
wire \uart_inst|rx_inst|c_clocks[10]~35_combout ;
wire \uart_inst|rx_inst|c_clocks[10]~36 ;
wire \uart_inst|rx_inst|c_clocks[11]~37_combout ;
wire \uart_inst|rx_inst|c_clocks[11]~38 ;
wire \uart_inst|rx_inst|c_clocks[12]~39_combout ;
wire \uart_inst|rx_inst|Equal2~1_combout ;
wire \uart_inst|rx_inst|Equal2~2_combout ;
wire \uart_inst|rx_inst|Equal2~3_combout ;
wire \uart_inst|rx_inst|Selector3~9_combout ;
wire \uart_inst|rx_inst|state.STOP~q ;
wire \uart_inst|rx_inst|m_data[0]~1_combout ;
wire \uart_inst|rx_inst|m_valid~q ;
wire \uart_inst|rx_inst|shift_reg[7]~feeder_combout ;
wire \uart_inst|rx_inst|shift_reg[6]~feeder_combout ;
wire \uart_inst|rx_inst|shift_reg[5]~feeder_combout ;
wire \uart_inst|rx_inst|shift_reg[3]~feeder_combout ;
wire \uart_inst|rx_inst|shift_reg[0]~feeder_combout ;
wire \uart_inst|rx_inst|m_data[0]~0_combout ;
wire \sym_bit~0_combout ;
wire \sym_bit~q ;
wire \u_no_overlap|Selector1~0_combout ;
wire \sym_en~q ;
wire \u_overlap|current_state~14_combout ;
wire \u_no_overlap|current_state.S0~q ;
wire \u_no_overlap|next_state.S01~0_combout ;
wire \u_no_overlap|current_state.S01~q ;
wire \u_no_overlap|next_state.S011~0_combout ;
wire \u_no_overlap|current_state.S011~q ;
wire \u_no_overlap|next_state.S0110~0_combout ;
wire \u_no_overlap|current_state.S0110~q ;
wire \mode_in~input_o ;
wire \mode_in_q~0_combout ;
wire \mode_in_q~q ;
wire \mode~0_combout ;
wire \mode~q ;
wire \s_valid~q ;
wire \uart_inst|tx_inst|c_clocks[0]~13_combout ;
wire \uart_inst|tx_inst|c_clocks[8]~21_combout ;
wire \uart_inst|tx_inst|c_clocks[8]~22_combout ;
wire \uart_inst|tx_inst|c_clocks[0]~14 ;
wire \uart_inst|tx_inst|c_clocks[1]~15_combout ;
wire \uart_inst|tx_inst|c_clocks[1]~16 ;
wire \uart_inst|tx_inst|c_clocks[2]~17_combout ;
wire \uart_inst|tx_inst|c_clocks[2]~18 ;
wire \uart_inst|tx_inst|c_clocks[3]~19_combout ;
wire \uart_inst|tx_inst|c_clocks[3]~20 ;
wire \uart_inst|tx_inst|c_clocks[4]~23_combout ;
wire \uart_inst|tx_inst|c_clocks[4]~24 ;
wire \uart_inst|tx_inst|c_clocks[5]~25_combout ;
wire \uart_inst|tx_inst|c_clocks[5]~26 ;
wire \uart_inst|tx_inst|c_clocks[6]~27_combout ;
wire \uart_inst|tx_inst|c_clocks[6]~28 ;
wire \uart_inst|tx_inst|c_clocks[7]~29_combout ;
wire \uart_inst|tx_inst|c_clocks[7]~30 ;
wire \uart_inst|tx_inst|c_clocks[8]~31_combout ;
wire \uart_inst|tx_inst|c_clocks[8]~32 ;
wire \uart_inst|tx_inst|c_clocks[9]~33_combout ;
wire \uart_inst|tx_inst|c_clocks[9]~34 ;
wire \uart_inst|tx_inst|c_clocks[10]~35_combout ;
wire \uart_inst|tx_inst|c_clocks[10]~36 ;
wire \uart_inst|tx_inst|c_clocks[11]~37_combout ;
wire \uart_inst|tx_inst|c_clocks[11]~38 ;
wire \uart_inst|tx_inst|c_clocks[12]~39_combout ;
wire \uart_inst|tx_inst|Equal0~1_combout ;
wire \uart_inst|tx_inst|Equal0~2_combout ;
wire \uart_inst|tx_inst|Equal0~0_combout ;
wire \uart_inst|tx_inst|Equal0~3_combout ;
wire \uart_inst|tx_inst|c_bits~0_combout ;
wire \uart_inst|tx_inst|c_bits[0]~4_combout ;
wire \uart_inst|tx_inst|c_bits[1]~3_combout ;
wire \uart_inst|tx_inst|Add0~1_combout ;
wire \uart_inst|tx_inst|c_bits[2]~2_combout ;
wire \uart_inst|tx_inst|Add0~0_combout ;
wire \uart_inst|tx_inst|c_bits[3]~1_combout ;
wire \uart_inst|tx_inst|Equal1~0_combout ;
wire \uart_inst|tx_inst|state~0_combout ;
wire \uart_inst|tx_inst|state~q ;
wire \u_overlap|Selector1~0_combout ;
wire \u_overlap|current_state.S0~q ;
wire \u_overlap|Selector2~0_combout ;
wire \u_overlap|current_state.S01~q ;
wire \u_overlap|next_state.S011~0_combout ;
wire \u_overlap|current_state.S011~q ;
wire \u_overlap|next_state.S0110~0_combout ;
wire \u_overlap|current_state.S0110~q ;
wire \always2~0_combout ;
wire \s_data[6]~0_combout ;
wire \uart_inst|tx_inst|s_packet_reg[0]~13_combout ;
wire \uart_inst|tx_inst|s_packet_reg~1_combout ;
wire \uart_inst|tx_inst|s_packet_reg~12_combout ;
wire \uart_inst|tx_inst|s_packet_reg~11_combout ;
wire \uart_inst|tx_inst|s_packet_reg~10_combout ;
wire \uart_inst|tx_inst|s_packet_reg~9_combout ;
wire \uart_inst|tx_inst|s_packet_reg~8_combout ;
wire \uart_inst|tx_inst|s_packet_reg~7_combout ;
wire \uart_inst|tx_inst|s_packet_reg~6_combout ;
wire \uart_inst|tx_inst|s_packet_reg~5_combout ;
wire \uart_inst|tx_inst|s_packet_reg~4_combout ;
wire \uart_inst|tx_inst|s_packet_reg~3_combout ;
wire \uart_inst|tx_inst|s_packet_reg~2_combout ;
wire \uart_inst|tx_inst|s_packet_reg~0_combout ;
wire \out~0_combout ;
wire [12:0] \uart_inst|rx_inst|c_clocks ;
wire [12:0] \uart_inst|tx_inst|c_clocks ;
wire [7:0] \uart_inst|rx_inst|m_data ;
wire [12:0] \uart_inst|tx_inst|s_packet_reg ;
wire [2:0] \uart_inst|rx_inst|c_bits ;
wire [3:0] \uart_inst|tx_inst|c_bits ;
wire [7:0] \uart_inst|rx_inst|shift_reg ;
wire [7:0] s_data;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \tx~output (
	.i(!\uart_inst|tx_inst|s_packet_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \led_detected[0]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[0]~output .bus_hold = "false";
defparam \led_detected[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \led_detected[1]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[1]~output .bus_hold = "false";
defparam \led_detected[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \led_detected[2]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[2]~output .bus_hold = "false";
defparam \led_detected[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \led_detected[3]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[3]~output .bus_hold = "false";
defparam \led_detected[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \led_detected[4]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[4]~output .bus_hold = "false";
defparam \led_detected[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \led_detected[5]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[5]~output .bus_hold = "false";
defparam \led_detected[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \led_detected[6]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[6]~output .bus_hold = "false";
defparam \led_detected[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \led_detected[7]~output (
	.i(\out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_detected[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_detected[7]~output .bus_hold = "false";
defparam \led_detected[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N6
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[0]~13 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[0]~13_combout  = \uart_inst|rx_inst|c_clocks [0] $ (VCC)
// \uart_inst|rx_inst|c_clocks[0]~14  = CARRY(\uart_inst|rx_inst|c_clocks [0])

	.dataa(\uart_inst|rx_inst|c_clocks [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_clocks[0]~13_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[0]~14 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[0]~13 .lut_mask = 16'h55AA;
defparam \uart_inst|rx_inst|c_clocks[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N14
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~7 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~7_combout  = (\rx~input_o ) # (\uart_inst|rx_inst|state.IDLE~q )

	.dataa(gnd),
	.datab(\rx~input_o ),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~7 .lut_mask = 16'hFFCC;
defparam \uart_inst|rx_inst|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N10
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~4 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~4_combout  = (\uart_inst|rx_inst|c_clocks [9] & (!\uart_inst|rx_inst|c_clocks [6] & (\uart_inst|rx_inst|c_clocks [5] & !\uart_inst|rx_inst|c_clocks [10])))

	.dataa(\uart_inst|rx_inst|c_clocks [9]),
	.datab(\uart_inst|rx_inst|c_clocks [6]),
	.datac(\uart_inst|rx_inst|c_clocks [5]),
	.datad(\uart_inst|rx_inst|c_clocks [10]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~4 .lut_mask = 16'h0020;
defparam \uart_inst|rx_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N0
cycloneive_lcell_comb \uart_inst|rx_inst|Equal2~0 (
// Equation(s):
// \uart_inst|rx_inst|Equal2~0_combout  = (!\uart_inst|rx_inst|c_clocks [8] & (!\uart_inst|rx_inst|c_clocks [7] & (\uart_inst|rx_inst|c_clocks [1] & \uart_inst|rx_inst|c_clocks [0])))

	.dataa(\uart_inst|rx_inst|c_clocks [8]),
	.datab(\uart_inst|rx_inst|c_clocks [7]),
	.datac(\uart_inst|rx_inst|c_clocks [1]),
	.datad(\uart_inst|rx_inst|c_clocks [0]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Equal2~0 .lut_mask = 16'h1000;
defparam \uart_inst|rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N8
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~5 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~5_combout  = (!\uart_inst|rx_inst|c_clocks [12] & \uart_inst|rx_inst|c_clocks [11])

	.dataa(\uart_inst|rx_inst|c_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|c_clocks [11]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~5 .lut_mask = 16'h5500;
defparam \uart_inst|rx_inst|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N2
cycloneive_lcell_comb \uart_inst|rx_inst|Selector2~0 (
// Equation(s):
// \uart_inst|rx_inst|Selector2~0_combout  = (\uart_inst|rx_inst|Selector3~8_combout  & (((\uart_inst|rx_inst|state.DATA~q )))) # (!\uart_inst|rx_inst|Selector3~8_combout  & (\uart_inst|rx_inst|Selector3~6_combout  & (!\uart_inst|rx_inst|m_data[0]~1_combout 
// )))

	.dataa(\uart_inst|rx_inst|Selector3~6_combout ),
	.datab(\uart_inst|rx_inst|m_data[0]~1_combout ),
	.datac(\uart_inst|rx_inst|state.DATA~q ),
	.datad(\uart_inst|rx_inst|Selector3~8_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector2~0 .lut_mask = 16'hF022;
defparam \uart_inst|rx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N3
dffeas \uart_inst|rx_inst|state.DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|state.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|state.DATA .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|state.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N12
cycloneive_lcell_comb \uart_inst|rx_inst|shift_reg[0]~0 (
// Equation(s):
// \uart_inst|rx_inst|shift_reg[0]~0_combout  = (\uart_inst|rx_inst|state.DATA~q  & \uart_inst|rx_inst|Equal2~3_combout )

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|state.DATA~q ),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[0]~0 .lut_mask = 16'hCC00;
defparam \uart_inst|rx_inst|shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N20
cycloneive_lcell_comb \uart_inst|rx_inst|c_bits[2]~0 (
// Equation(s):
// \uart_inst|rx_inst|c_bits[2]~0_combout  = (!\uart_inst|rx_inst|Selector3~6_combout  & (((\uart_inst|rx_inst|Add1~0_combout  & \uart_inst|rx_inst|c_bits [2])) # (!\uart_inst|rx_inst|shift_reg[0]~0_combout )))

	.dataa(\uart_inst|rx_inst|Add1~0_combout ),
	.datab(\uart_inst|rx_inst|c_bits [2]),
	.datac(\uart_inst|rx_inst|Selector3~6_combout ),
	.datad(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_bits[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[2]~0 .lut_mask = 16'h080F;
defparam \uart_inst|rx_inst|c_bits[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneive_lcell_comb \uart_inst|rx_inst|c_bits[0]~3 (
// Equation(s):
// \uart_inst|rx_inst|c_bits[0]~3_combout  = (\uart_inst|rx_inst|c_bits [0] & ((\uart_inst|rx_inst|c_bits[2]~0_combout ))) # (!\uart_inst|rx_inst|c_bits [0] & (\uart_inst|rx_inst|state.DATA~q  & !\uart_inst|rx_inst|c_bits[2]~0_combout ))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|state.DATA~q ),
	.datac(\uart_inst|rx_inst|c_bits [0]),
	.datad(\uart_inst|rx_inst|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_bits[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[0]~3 .lut_mask = 16'hF00C;
defparam \uart_inst|rx_inst|c_bits[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N19
dffeas \uart_inst|rx_inst|c_bits[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_bits[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneive_lcell_comb \uart_inst|rx_inst|c_bits[1]~2 (
// Equation(s):
// \uart_inst|rx_inst|c_bits[1]~2_combout  = (\uart_inst|rx_inst|c_bits[2]~0_combout  & (((\uart_inst|rx_inst|c_bits [1])))) # (!\uart_inst|rx_inst|c_bits[2]~0_combout  & (\uart_inst|rx_inst|state.DATA~q  & (\uart_inst|rx_inst|c_bits [0] $ 
// (\uart_inst|rx_inst|c_bits [1]))))

	.dataa(\uart_inst|rx_inst|c_bits [0]),
	.datab(\uart_inst|rx_inst|state.DATA~q ),
	.datac(\uart_inst|rx_inst|c_bits [1]),
	.datad(\uart_inst|rx_inst|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_bits[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[1]~2 .lut_mask = 16'hF048;
defparam \uart_inst|rx_inst|c_bits[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N9
dffeas \uart_inst|rx_inst|c_bits[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_bits[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneive_lcell_comb \uart_inst|rx_inst|Add1~0 (
// Equation(s):
// \uart_inst|rx_inst|Add1~0_combout  = (\uart_inst|rx_inst|c_bits [1] & \uart_inst|rx_inst|c_bits [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_inst|rx_inst|c_bits [1]),
	.datad(\uart_inst|rx_inst|c_bits [0]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Add1~0 .lut_mask = 16'hF000;
defparam \uart_inst|rx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N30
cycloneive_lcell_comb \uart_inst|rx_inst|c_bits[2]~1 (
// Equation(s):
// \uart_inst|rx_inst|c_bits[2]~1_combout  = (\uart_inst|rx_inst|c_bits[2]~0_combout  & (((\uart_inst|rx_inst|c_bits [2])))) # (!\uart_inst|rx_inst|c_bits[2]~0_combout  & (\uart_inst|rx_inst|state.DATA~q  & (\uart_inst|rx_inst|Add1~0_combout  $ 
// (\uart_inst|rx_inst|c_bits [2]))))

	.dataa(\uart_inst|rx_inst|Add1~0_combout ),
	.datab(\uart_inst|rx_inst|state.DATA~q ),
	.datac(\uart_inst|rx_inst|c_bits [2]),
	.datad(\uart_inst|rx_inst|c_bits[2]~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_bits[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[2]~1 .lut_mask = 16'hF048;
defparam \uart_inst|rx_inst|c_bits[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N31
dffeas \uart_inst|rx_inst|c_bits[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_bits[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_bits[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N26
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~2 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~2_combout  = (\uart_inst|rx_inst|c_bits [2] & (\uart_inst|rx_inst|state.DATA~q  & (\uart_inst|rx_inst|Add1~0_combout  & \uart_inst|rx_inst|Equal2~3_combout )))

	.dataa(\uart_inst|rx_inst|c_bits [2]),
	.datab(\uart_inst|rx_inst|state.DATA~q ),
	.datac(\uart_inst|rx_inst|Add1~0_combout ),
	.datad(\uart_inst|rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~2 .lut_mask = 16'h8000;
defparam \uart_inst|rx_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N24
cycloneive_lcell_comb \uart_inst|rx_inst|Selector1~0 (
// Equation(s):
// \uart_inst|rx_inst|Selector1~0_combout  = (!\uart_inst|rx_inst|Selector3~7_combout  & (!\uart_inst|rx_inst|m_data[0]~1_combout  & (\uart_inst|rx_inst|Selector3~6_combout  $ (!\uart_inst|rx_inst|Selector3~2_combout ))))

	.dataa(\uart_inst|rx_inst|Selector3~7_combout ),
	.datab(\uart_inst|rx_inst|Selector3~6_combout ),
	.datac(\uart_inst|rx_inst|Selector3~2_combout ),
	.datad(\uart_inst|rx_inst|m_data[0]~1_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector1~0 .lut_mask = 16'h0041;
defparam \uart_inst|rx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N22
cycloneive_lcell_comb \uart_inst|rx_inst|Selector1~1 (
// Equation(s):
// \uart_inst|rx_inst|Selector1~1_combout  = (\uart_inst|rx_inst|Selector1~0_combout ) # ((\uart_inst|rx_inst|Selector3~8_combout  & \uart_inst|rx_inst|state.START~q ))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|Selector3~8_combout ),
	.datac(\uart_inst|rx_inst|state.START~q ),
	.datad(\uart_inst|rx_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector1~1 .lut_mask = 16'hFFC0;
defparam \uart_inst|rx_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N23
dffeas \uart_inst|rx_inst|state.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|state.START .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N0
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~3 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~3_combout  = (\uart_inst|rx_inst|state.START~q  & (!\uart_inst|rx_inst|c_clocks [2] & (\uart_inst|rx_inst|c_clocks [3] & !\uart_inst|rx_inst|c_clocks [4])))

	.dataa(\uart_inst|rx_inst|state.START~q ),
	.datab(\uart_inst|rx_inst|c_clocks [2]),
	.datac(\uart_inst|rx_inst|c_clocks [3]),
	.datad(\uart_inst|rx_inst|c_clocks [4]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~3 .lut_mask = 16'h0020;
defparam \uart_inst|rx_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N14
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~6 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~6_combout  = (\uart_inst|rx_inst|Selector3~4_combout  & (\uart_inst|rx_inst|Equal2~0_combout  & (\uart_inst|rx_inst|Selector3~5_combout  & \uart_inst|rx_inst|Selector3~3_combout )))

	.dataa(\uart_inst|rx_inst|Selector3~4_combout ),
	.datab(\uart_inst|rx_inst|Equal2~0_combout ),
	.datac(\uart_inst|rx_inst|Selector3~5_combout ),
	.datad(\uart_inst|rx_inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~6 .lut_mask = 16'h8000;
defparam \uart_inst|rx_inst|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N18
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~8 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~8_combout  = \uart_inst|rx_inst|Selector3~7_combout  $ (\uart_inst|rx_inst|Selector3~6_combout  $ (\uart_inst|rx_inst|Selector3~2_combout  $ (\uart_inst|rx_inst|m_data[0]~1_combout )))

	.dataa(\uart_inst|rx_inst|Selector3~7_combout ),
	.datab(\uart_inst|rx_inst|Selector3~6_combout ),
	.datac(\uart_inst|rx_inst|Selector3~2_combout ),
	.datad(\uart_inst|rx_inst|m_data[0]~1_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~8 .lut_mask = 16'h6996;
defparam \uart_inst|rx_inst|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N28
cycloneive_lcell_comb \uart_inst|rx_inst|state.IDLE~2 (
// Equation(s):
// \uart_inst|rx_inst|state.IDLE~2_combout  = (\uart_inst|rx_inst|Selector3~8_combout  & (((\uart_inst|rx_inst|state.IDLE~q )))) # (!\uart_inst|rx_inst|Selector3~8_combout  & (((!\uart_inst|rx_inst|state.STOP~q )) # (!\uart_inst|rx_inst|Equal2~3_combout )))

	.dataa(\uart_inst|rx_inst|Equal2~3_combout ),
	.datab(\uart_inst|rx_inst|state.STOP~q ),
	.datac(\uart_inst|rx_inst|state.IDLE~q ),
	.datad(\uart_inst|rx_inst|Selector3~8_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|state.IDLE~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|state.IDLE~2 .lut_mask = 16'hF077;
defparam \uart_inst|rx_inst|state.IDLE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N29
dffeas \uart_inst|rx_inst|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|state.IDLE~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|state.IDLE .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N4
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[6]~15 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[6]~15_combout  = ((\uart_inst|rx_inst|Selector3~6_combout ) # ((!\uart_inst|rx_inst|state.START~q  & \uart_inst|rx_inst|Equal2~3_combout ))) # (!\uart_inst|rx_inst|state.IDLE~q )

	.dataa(\uart_inst|rx_inst|state.IDLE~q ),
	.datab(\uart_inst|rx_inst|state.START~q ),
	.datac(\uart_inst|rx_inst|Equal2~3_combout ),
	.datad(\uart_inst|rx_inst|Selector3~6_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[6]~15 .lut_mask = 16'hFF75;
defparam \uart_inst|rx_inst|c_clocks[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[6]~16 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[6]~16_combout  = (\uart_inst|rx_inst|state.IDLE~q ) # (!\rx~input_o )

	.dataa(gnd),
	.datab(\rx~input_o ),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[6]~16 .lut_mask = 16'hFF33;
defparam \uart_inst|rx_inst|c_clocks[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y17_N7
dffeas \uart_inst|rx_inst|c_clocks[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N8
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[1]~17 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[1]~17_combout  = (\uart_inst|rx_inst|c_clocks [1] & (!\uart_inst|rx_inst|c_clocks[0]~14 )) # (!\uart_inst|rx_inst|c_clocks [1] & ((\uart_inst|rx_inst|c_clocks[0]~14 ) # (GND)))
// \uart_inst|rx_inst|c_clocks[1]~18  = CARRY((!\uart_inst|rx_inst|c_clocks[0]~14 ) # (!\uart_inst|rx_inst|c_clocks [1]))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|c_clocks [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[0]~14 ),
	.combout(\uart_inst|rx_inst|c_clocks[1]~17_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[1]~18 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[1]~17 .lut_mask = 16'h3C3F;
defparam \uart_inst|rx_inst|c_clocks[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N9
dffeas \uart_inst|rx_inst|c_clocks[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[1]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N10
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[2]~19 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[2]~19_combout  = (\uart_inst|rx_inst|c_clocks [2] & (\uart_inst|rx_inst|c_clocks[1]~18  $ (GND))) # (!\uart_inst|rx_inst|c_clocks [2] & (!\uart_inst|rx_inst|c_clocks[1]~18  & VCC))
// \uart_inst|rx_inst|c_clocks[2]~20  = CARRY((\uart_inst|rx_inst|c_clocks [2] & !\uart_inst|rx_inst|c_clocks[1]~18 ))

	.dataa(\uart_inst|rx_inst|c_clocks [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[1]~18 ),
	.combout(\uart_inst|rx_inst|c_clocks[2]~19_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[2]~20 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[2]~19 .lut_mask = 16'hA50A;
defparam \uart_inst|rx_inst|c_clocks[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N11
dffeas \uart_inst|rx_inst|c_clocks[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[2]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N12
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[3]~21 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[3]~21_combout  = (\uart_inst|rx_inst|c_clocks [3] & (!\uart_inst|rx_inst|c_clocks[2]~20 )) # (!\uart_inst|rx_inst|c_clocks [3] & ((\uart_inst|rx_inst|c_clocks[2]~20 ) # (GND)))
// \uart_inst|rx_inst|c_clocks[3]~22  = CARRY((!\uart_inst|rx_inst|c_clocks[2]~20 ) # (!\uart_inst|rx_inst|c_clocks [3]))

	.dataa(\uart_inst|rx_inst|c_clocks [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[2]~20 ),
	.combout(\uart_inst|rx_inst|c_clocks[3]~21_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[3]~22 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[3]~21 .lut_mask = 16'h5A5F;
defparam \uart_inst|rx_inst|c_clocks[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N13
dffeas \uart_inst|rx_inst|c_clocks[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[3]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[3] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N14
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[4]~23 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[4]~23_combout  = (\uart_inst|rx_inst|c_clocks [4] & (\uart_inst|rx_inst|c_clocks[3]~22  $ (GND))) # (!\uart_inst|rx_inst|c_clocks [4] & (!\uart_inst|rx_inst|c_clocks[3]~22  & VCC))
// \uart_inst|rx_inst|c_clocks[4]~24  = CARRY((\uart_inst|rx_inst|c_clocks [4] & !\uart_inst|rx_inst|c_clocks[3]~22 ))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|c_clocks [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[3]~22 ),
	.combout(\uart_inst|rx_inst|c_clocks[4]~23_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[4]~24 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[4]~23 .lut_mask = 16'hC30C;
defparam \uart_inst|rx_inst|c_clocks[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N15
dffeas \uart_inst|rx_inst|c_clocks[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[4]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[4] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N16
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[5]~25 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[5]~25_combout  = (\uart_inst|rx_inst|c_clocks [5] & (!\uart_inst|rx_inst|c_clocks[4]~24 )) # (!\uart_inst|rx_inst|c_clocks [5] & ((\uart_inst|rx_inst|c_clocks[4]~24 ) # (GND)))
// \uart_inst|rx_inst|c_clocks[5]~26  = CARRY((!\uart_inst|rx_inst|c_clocks[4]~24 ) # (!\uart_inst|rx_inst|c_clocks [5]))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|c_clocks [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[4]~24 ),
	.combout(\uart_inst|rx_inst|c_clocks[5]~25_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[5]~26 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[5]~25 .lut_mask = 16'h3C3F;
defparam \uart_inst|rx_inst|c_clocks[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N17
dffeas \uart_inst|rx_inst|c_clocks[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[5] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N18
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[6]~27 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[6]~27_combout  = (\uart_inst|rx_inst|c_clocks [6] & (\uart_inst|rx_inst|c_clocks[5]~26  $ (GND))) # (!\uart_inst|rx_inst|c_clocks [6] & (!\uart_inst|rx_inst|c_clocks[5]~26  & VCC))
// \uart_inst|rx_inst|c_clocks[6]~28  = CARRY((\uart_inst|rx_inst|c_clocks [6] & !\uart_inst|rx_inst|c_clocks[5]~26 ))

	.dataa(\uart_inst|rx_inst|c_clocks [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[5]~26 ),
	.combout(\uart_inst|rx_inst|c_clocks[6]~27_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[6]~28 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[6]~27 .lut_mask = 16'hA50A;
defparam \uart_inst|rx_inst|c_clocks[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N19
dffeas \uart_inst|rx_inst|c_clocks[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[6] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N20
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[7]~29 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[7]~29_combout  = (\uart_inst|rx_inst|c_clocks [7] & (!\uart_inst|rx_inst|c_clocks[6]~28 )) # (!\uart_inst|rx_inst|c_clocks [7] & ((\uart_inst|rx_inst|c_clocks[6]~28 ) # (GND)))
// \uart_inst|rx_inst|c_clocks[7]~30  = CARRY((!\uart_inst|rx_inst|c_clocks[6]~28 ) # (!\uart_inst|rx_inst|c_clocks [7]))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|c_clocks [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[6]~28 ),
	.combout(\uart_inst|rx_inst|c_clocks[7]~29_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[7]~30 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[7]~29 .lut_mask = 16'h3C3F;
defparam \uart_inst|rx_inst|c_clocks[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N21
dffeas \uart_inst|rx_inst|c_clocks[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[7] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N22
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[8]~31 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[8]~31_combout  = (\uart_inst|rx_inst|c_clocks [8] & (\uart_inst|rx_inst|c_clocks[7]~30  $ (GND))) # (!\uart_inst|rx_inst|c_clocks [8] & (!\uart_inst|rx_inst|c_clocks[7]~30  & VCC))
// \uart_inst|rx_inst|c_clocks[8]~32  = CARRY((\uart_inst|rx_inst|c_clocks [8] & !\uart_inst|rx_inst|c_clocks[7]~30 ))

	.dataa(\uart_inst|rx_inst|c_clocks [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[7]~30 ),
	.combout(\uart_inst|rx_inst|c_clocks[8]~31_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[8]~32 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[8]~31 .lut_mask = 16'hA50A;
defparam \uart_inst|rx_inst|c_clocks[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N23
dffeas \uart_inst|rx_inst|c_clocks[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[8] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N24
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[9]~33 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[9]~33_combout  = (\uart_inst|rx_inst|c_clocks [9] & (!\uart_inst|rx_inst|c_clocks[8]~32 )) # (!\uart_inst|rx_inst|c_clocks [9] & ((\uart_inst|rx_inst|c_clocks[8]~32 ) # (GND)))
// \uart_inst|rx_inst|c_clocks[9]~34  = CARRY((!\uart_inst|rx_inst|c_clocks[8]~32 ) # (!\uart_inst|rx_inst|c_clocks [9]))

	.dataa(\uart_inst|rx_inst|c_clocks [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[8]~32 ),
	.combout(\uart_inst|rx_inst|c_clocks[9]~33_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[9]~34 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[9]~33 .lut_mask = 16'h5A5F;
defparam \uart_inst|rx_inst|c_clocks[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N25
dffeas \uart_inst|rx_inst|c_clocks[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[9] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N26
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[10]~35 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[10]~35_combout  = (\uart_inst|rx_inst|c_clocks [10] & (\uart_inst|rx_inst|c_clocks[9]~34  $ (GND))) # (!\uart_inst|rx_inst|c_clocks [10] & (!\uart_inst|rx_inst|c_clocks[9]~34  & VCC))
// \uart_inst|rx_inst|c_clocks[10]~36  = CARRY((\uart_inst|rx_inst|c_clocks [10] & !\uart_inst|rx_inst|c_clocks[9]~34 ))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|c_clocks [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[9]~34 ),
	.combout(\uart_inst|rx_inst|c_clocks[10]~35_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[10]~36 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[10]~35 .lut_mask = 16'hC30C;
defparam \uart_inst|rx_inst|c_clocks[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N27
dffeas \uart_inst|rx_inst|c_clocks[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[10] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N28
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[11]~37 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[11]~37_combout  = (\uart_inst|rx_inst|c_clocks [11] & (!\uart_inst|rx_inst|c_clocks[10]~36 )) # (!\uart_inst|rx_inst|c_clocks [11] & ((\uart_inst|rx_inst|c_clocks[10]~36 ) # (GND)))
// \uart_inst|rx_inst|c_clocks[11]~38  = CARRY((!\uart_inst|rx_inst|c_clocks[10]~36 ) # (!\uart_inst|rx_inst|c_clocks [11]))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|c_clocks [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|rx_inst|c_clocks[10]~36 ),
	.combout(\uart_inst|rx_inst|c_clocks[11]~37_combout ),
	.cout(\uart_inst|rx_inst|c_clocks[11]~38 ));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[11]~37 .lut_mask = 16'h3C3F;
defparam \uart_inst|rx_inst|c_clocks[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N29
dffeas \uart_inst|rx_inst|c_clocks[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[11] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N30
cycloneive_lcell_comb \uart_inst|rx_inst|c_clocks[12]~39 (
// Equation(s):
// \uart_inst|rx_inst|c_clocks[12]~39_combout  = \uart_inst|rx_inst|c_clocks [12] $ (!\uart_inst|rx_inst|c_clocks[11]~38 )

	.dataa(\uart_inst|rx_inst|c_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_inst|rx_inst|c_clocks[11]~38 ),
	.combout(\uart_inst|rx_inst|c_clocks[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[12]~39 .lut_mask = 16'hA5A5;
defparam \uart_inst|rx_inst|c_clocks[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y17_N31
dffeas \uart_inst|rx_inst|c_clocks[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|c_clocks[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|rx_inst|c_clocks[6]~15_combout ),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|c_clocks[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|c_clocks[12] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N4
cycloneive_lcell_comb \uart_inst|rx_inst|Equal2~1 (
// Equation(s):
// \uart_inst|rx_inst|Equal2~1_combout  = (\uart_inst|rx_inst|c_clocks [4] & (!\uart_inst|rx_inst|c_clocks [3] & (\uart_inst|rx_inst|c_clocks [2] & !\uart_inst|rx_inst|c_clocks [5])))

	.dataa(\uart_inst|rx_inst|c_clocks [4]),
	.datab(\uart_inst|rx_inst|c_clocks [3]),
	.datac(\uart_inst|rx_inst|c_clocks [2]),
	.datad(\uart_inst|rx_inst|c_clocks [5]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Equal2~1 .lut_mask = 16'h0020;
defparam \uart_inst|rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N2
cycloneive_lcell_comb \uart_inst|rx_inst|Equal2~2 (
// Equation(s):
// \uart_inst|rx_inst|Equal2~2_combout  = (\uart_inst|rx_inst|c_clocks [10] & (!\uart_inst|rx_inst|c_clocks [11] & (!\uart_inst|rx_inst|c_clocks [9] & \uart_inst|rx_inst|c_clocks [6])))

	.dataa(\uart_inst|rx_inst|c_clocks [10]),
	.datab(\uart_inst|rx_inst|c_clocks [11]),
	.datac(\uart_inst|rx_inst|c_clocks [9]),
	.datad(\uart_inst|rx_inst|c_clocks [6]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Equal2~2 .lut_mask = 16'h0200;
defparam \uart_inst|rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N6
cycloneive_lcell_comb \uart_inst|rx_inst|Equal2~3 (
// Equation(s):
// \uart_inst|rx_inst|Equal2~3_combout  = (\uart_inst|rx_inst|c_clocks [12] & (\uart_inst|rx_inst|Equal2~0_combout  & (\uart_inst|rx_inst|Equal2~1_combout  & \uart_inst|rx_inst|Equal2~2_combout )))

	.dataa(\uart_inst|rx_inst|c_clocks [12]),
	.datab(\uart_inst|rx_inst|Equal2~0_combout ),
	.datac(\uart_inst|rx_inst|Equal2~1_combout ),
	.datad(\uart_inst|rx_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Equal2~3 .lut_mask = 16'h8000;
defparam \uart_inst|rx_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
cycloneive_lcell_comb \uart_inst|rx_inst|Selector3~9 (
// Equation(s):
// \uart_inst|rx_inst|Selector3~9_combout  = (\uart_inst|rx_inst|Selector3~8_combout  & (((\uart_inst|rx_inst|state.STOP~q )))) # (!\uart_inst|rx_inst|Selector3~8_combout  & (\uart_inst|rx_inst|Selector3~2_combout  & ((!\uart_inst|rx_inst|state.STOP~q ) # 
// (!\uart_inst|rx_inst|Equal2~3_combout ))))

	.dataa(\uart_inst|rx_inst|Equal2~3_combout ),
	.datab(\uart_inst|rx_inst|Selector3~2_combout ),
	.datac(\uart_inst|rx_inst|state.STOP~q ),
	.datad(\uart_inst|rx_inst|Selector3~8_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|Selector3~9 .lut_mask = 16'hF04C;
defparam \uart_inst|rx_inst|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N25
dffeas \uart_inst|rx_inst|state.STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|Selector3~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|state.STOP .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N16
cycloneive_lcell_comb \uart_inst|rx_inst|m_data[0]~1 (
// Equation(s):
// \uart_inst|rx_inst|m_data[0]~1_combout  = (\uart_inst|rx_inst|state.STOP~q  & \uart_inst|rx_inst|Equal2~3_combout )

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|state.STOP~q ),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|m_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|m_data[0]~1 .lut_mask = 16'hCC00;
defparam \uart_inst|rx_inst|m_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N17
dffeas \uart_inst|rx_inst|m_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|m_data[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|m_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|m_valid .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|m_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
cycloneive_lcell_comb \uart_inst|rx_inst|shift_reg[7]~feeder (
// Equation(s):
// \uart_inst|rx_inst|shift_reg[7]~feeder_combout  = \rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|shift_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_inst|shift_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N11
dffeas \uart_inst|rx_inst|shift_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[7] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N12
cycloneive_lcell_comb \uart_inst|rx_inst|shift_reg[6]~feeder (
// Equation(s):
// \uart_inst|rx_inst|shift_reg[6]~feeder_combout  = \uart_inst|rx_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|shift_reg [7]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_inst|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N13
dffeas \uart_inst|rx_inst|shift_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[6] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
cycloneive_lcell_comb \uart_inst|rx_inst|shift_reg[5]~feeder (
// Equation(s):
// \uart_inst|rx_inst|shift_reg[5]~feeder_combout  = \uart_inst|rx_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_inst|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N23
dffeas \uart_inst|rx_inst|shift_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[5] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y17_N29
dffeas \uart_inst|rx_inst|shift_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_inst|shift_reg [5]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[4] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
cycloneive_lcell_comb \uart_inst|rx_inst|shift_reg[3]~feeder (
// Equation(s):
// \uart_inst|rx_inst|shift_reg[3]~feeder_combout  = \uart_inst|rx_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_inst|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N7
dffeas \uart_inst|rx_inst|shift_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[3] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N9
dffeas \uart_inst|rx_inst|shift_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_inst|shift_reg [3]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[2] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N13
dffeas \uart_inst|rx_inst|shift_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_inst|shift_reg [2]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[1] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N26
cycloneive_lcell_comb \uart_inst|rx_inst|shift_reg[0]~feeder (
// Equation(s):
// \uart_inst|rx_inst|shift_reg[0]~feeder_combout  = \uart_inst|rx_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_inst|rx_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_inst|rx_inst|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N27
dffeas \uart_inst|rx_inst|shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|rx_inst|shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|shift_reg[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneive_lcell_comb \uart_inst|rx_inst|m_data[0]~0 (
// Equation(s):
// \uart_inst|rx_inst|m_data[0]~0_combout  = (\uart_inst|rx_inst|state.STOP~q  & ((\uart_inst|rx_inst|Equal2~3_combout  & (\uart_inst|rx_inst|shift_reg [0])) # (!\uart_inst|rx_inst|Equal2~3_combout  & ((\uart_inst|rx_inst|m_data [0]))))) # 
// (!\uart_inst|rx_inst|state.STOP~q  & (((\uart_inst|rx_inst|m_data [0]))))

	.dataa(\uart_inst|rx_inst|shift_reg [0]),
	.datab(\uart_inst|rx_inst|state.STOP~q ),
	.datac(\uart_inst|rx_inst|m_data [0]),
	.datad(\uart_inst|rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|rx_inst|m_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|rx_inst|m_data[0]~0 .lut_mask = 16'hB8F0;
defparam \uart_inst|rx_inst|m_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N1
dffeas \uart_inst|rx_inst|m_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|rx_inst|m_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|rx_inst|m_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|rx_inst|m_data[0] .is_wysiwyg = "true";
defparam \uart_inst|rx_inst|m_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneive_lcell_comb \sym_bit~0 (
// Equation(s):
// \sym_bit~0_combout  = (\uart_inst|rx_inst|m_valid~q  & ((\uart_inst|rx_inst|m_data [0]))) # (!\uart_inst|rx_inst|m_valid~q  & (\sym_bit~q ))

	.dataa(gnd),
	.datab(\uart_inst|rx_inst|m_valid~q ),
	.datac(\sym_bit~q ),
	.datad(\uart_inst|rx_inst|m_data [0]),
	.cin(gnd),
	.combout(\sym_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \sym_bit~0 .lut_mask = 16'hFC30;
defparam \sym_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N21
dffeas sym_bit(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sym_bit~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sym_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam sym_bit.is_wysiwyg = "true";
defparam sym_bit.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneive_lcell_comb \u_no_overlap|Selector1~0 (
// Equation(s):
// \u_no_overlap|Selector1~0_combout  = (!\sym_bit~q  & !\u_no_overlap|current_state.S011~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(\u_no_overlap|current_state.S011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_no_overlap|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_no_overlap|Selector1~0 .lut_mask = 16'h0303;
defparam \u_no_overlap|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N7
dffeas sym_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_inst|rx_inst|m_valid~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sym_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam sym_en.is_wysiwyg = "true";
defparam sym_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneive_lcell_comb \u_overlap|current_state~14 (
// Equation(s):
// \u_overlap|current_state~14_combout  = (\sym_en~q ) # (!\rstn~input_o )

	.dataa(gnd),
	.datab(\rstn~input_o ),
	.datac(\sym_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_overlap|current_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_overlap|current_state~14 .lut_mask = 16'hF3F3;
defparam \u_overlap|current_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N19
dffeas \u_no_overlap|current_state.S0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_no_overlap|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_no_overlap|current_state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_no_overlap|current_state.S0 .is_wysiwyg = "true";
defparam \u_no_overlap|current_state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneive_lcell_comb \u_no_overlap|next_state.S01~0 (
// Equation(s):
// \u_no_overlap|next_state.S01~0_combout  = (\sym_bit~q  & \u_no_overlap|current_state.S0~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(gnd),
	.datad(\u_no_overlap|current_state.S0~q ),
	.cin(gnd),
	.combout(\u_no_overlap|next_state.S01~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_no_overlap|next_state.S01~0 .lut_mask = 16'hCC00;
defparam \u_no_overlap|next_state.S01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N11
dffeas \u_no_overlap|current_state.S01 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_no_overlap|next_state.S01~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_no_overlap|current_state.S01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_no_overlap|current_state.S01 .is_wysiwyg = "true";
defparam \u_no_overlap|current_state.S01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneive_lcell_comb \u_no_overlap|next_state.S011~0 (
// Equation(s):
// \u_no_overlap|next_state.S011~0_combout  = (\sym_bit~q  & \u_no_overlap|current_state.S01~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(gnd),
	.datad(\u_no_overlap|current_state.S01~q ),
	.cin(gnd),
	.combout(\u_no_overlap|next_state.S011~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_no_overlap|next_state.S011~0 .lut_mask = 16'hCC00;
defparam \u_no_overlap|next_state.S011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N23
dffeas \u_no_overlap|current_state.S011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_no_overlap|next_state.S011~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_no_overlap|current_state.S011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_no_overlap|current_state.S011 .is_wysiwyg = "true";
defparam \u_no_overlap|current_state.S011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneive_lcell_comb \u_no_overlap|next_state.S0110~0 (
// Equation(s):
// \u_no_overlap|next_state.S0110~0_combout  = (!\sym_bit~q  & \u_no_overlap|current_state.S011~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(\u_no_overlap|current_state.S011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_no_overlap|next_state.S0110~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_no_overlap|next_state.S0110~0 .lut_mask = 16'h3030;
defparam \u_no_overlap|next_state.S0110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N3
dffeas \u_no_overlap|current_state.S0110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_no_overlap|next_state.S0110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_no_overlap|current_state.S0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_no_overlap|current_state.S0110 .is_wysiwyg = "true";
defparam \u_no_overlap|current_state.S0110 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \mode_in~input (
	.i(mode_in),
	.ibar(gnd),
	.o(\mode_in~input_o ));
// synopsys translate_off
defparam \mode_in~input .bus_hold = "false";
defparam \mode_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneive_lcell_comb \mode_in_q~0 (
// Equation(s):
// \mode_in_q~0_combout  = !\mode_in~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mode_in~input_o ),
	.cin(gnd),
	.combout(\mode_in_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \mode_in_q~0 .lut_mask = 16'h00FF;
defparam \mode_in_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N13
dffeas mode_in_q(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mode_in_q~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mode_in_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam mode_in_q.is_wysiwyg = "true";
defparam mode_in_q.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneive_lcell_comb \mode~0 (
// Equation(s):
// \mode~0_combout  = \mode~q  $ (((!\mode_in~input_o  & !\mode_in_q~q )))

	.dataa(\mode_in~input_o ),
	.datab(gnd),
	.datac(\mode~q ),
	.datad(\mode_in_q~q ),
	.cin(gnd),
	.combout(\mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \mode~0 .lut_mask = 16'hF0A5;
defparam \mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N5
dffeas mode(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mode~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam mode.is_wysiwyg = "true";
defparam mode.power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N19
dffeas s_valid(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\always2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam s_valid.is_wysiwyg = "true";
defparam s_valid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[0]~13 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[0]~13_combout  = \uart_inst|tx_inst|c_clocks [0] $ (VCC)
// \uart_inst|tx_inst|c_clocks[0]~14  = CARRY(\uart_inst|tx_inst|c_clocks [0])

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_clocks[0]~13_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[0]~14 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[0]~13 .lut_mask = 16'h33CC;
defparam \uart_inst|tx_inst|c_clocks[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[8]~21 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[8]~21_combout  = (!\uart_inst|tx_inst|Equal0~3_combout ) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|state~q ),
	.datac(gnd),
	.datad(\uart_inst|tx_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[8]~21 .lut_mask = 16'h33FF;
defparam \uart_inst|tx_inst|c_clocks[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[8]~22 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[8]~22_combout  = (\uart_inst|tx_inst|state~q ) # (\s_valid~q )

	.dataa(\uart_inst|tx_inst|state~q ),
	.datab(gnd),
	.datac(\s_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[8]~22 .lut_mask = 16'hFAFA;
defparam \uart_inst|tx_inst|c_clocks[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \uart_inst|tx_inst|c_clocks[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[0] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[1]~15 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[1]~15_combout  = (\uart_inst|tx_inst|c_clocks [1] & (!\uart_inst|tx_inst|c_clocks[0]~14 )) # (!\uart_inst|tx_inst|c_clocks [1] & ((\uart_inst|tx_inst|c_clocks[0]~14 ) # (GND)))
// \uart_inst|tx_inst|c_clocks[1]~16  = CARRY((!\uart_inst|tx_inst|c_clocks[0]~14 ) # (!\uart_inst|tx_inst|c_clocks [1]))

	.dataa(\uart_inst|tx_inst|c_clocks [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[0]~14 ),
	.combout(\uart_inst|tx_inst|c_clocks[1]~15_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[1]~16 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[1]~15 .lut_mask = 16'h5A5F;
defparam \uart_inst|tx_inst|c_clocks[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \uart_inst|tx_inst|c_clocks[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[1] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[2]~17 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[2]~17_combout  = (\uart_inst|tx_inst|c_clocks [2] & (\uart_inst|tx_inst|c_clocks[1]~16  $ (GND))) # (!\uart_inst|tx_inst|c_clocks [2] & (!\uart_inst|tx_inst|c_clocks[1]~16  & VCC))
// \uart_inst|tx_inst|c_clocks[2]~18  = CARRY((\uart_inst|tx_inst|c_clocks [2] & !\uart_inst|tx_inst|c_clocks[1]~16 ))

	.dataa(\uart_inst|tx_inst|c_clocks [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[1]~16 ),
	.combout(\uart_inst|tx_inst|c_clocks[2]~17_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[2]~18 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[2]~17 .lut_mask = 16'hA50A;
defparam \uart_inst|tx_inst|c_clocks[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \uart_inst|tx_inst|c_clocks[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[2] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[3]~19 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[3]~19_combout  = (\uart_inst|tx_inst|c_clocks [3] & (!\uart_inst|tx_inst|c_clocks[2]~18 )) # (!\uart_inst|tx_inst|c_clocks [3] & ((\uart_inst|tx_inst|c_clocks[2]~18 ) # (GND)))
// \uart_inst|tx_inst|c_clocks[3]~20  = CARRY((!\uart_inst|tx_inst|c_clocks[2]~18 ) # (!\uart_inst|tx_inst|c_clocks [3]))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[2]~18 ),
	.combout(\uart_inst|tx_inst|c_clocks[3]~19_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[3]~20 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[3]~19 .lut_mask = 16'h3C3F;
defparam \uart_inst|tx_inst|c_clocks[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N9
dffeas \uart_inst|tx_inst|c_clocks[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[3] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[4]~23 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[4]~23_combout  = (\uart_inst|tx_inst|c_clocks [4] & (\uart_inst|tx_inst|c_clocks[3]~20  $ (GND))) # (!\uart_inst|tx_inst|c_clocks [4] & (!\uart_inst|tx_inst|c_clocks[3]~20  & VCC))
// \uart_inst|tx_inst|c_clocks[4]~24  = CARRY((\uart_inst|tx_inst|c_clocks [4] & !\uart_inst|tx_inst|c_clocks[3]~20 ))

	.dataa(\uart_inst|tx_inst|c_clocks [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[3]~20 ),
	.combout(\uart_inst|tx_inst|c_clocks[4]~23_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[4]~24 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[4]~23 .lut_mask = 16'hA50A;
defparam \uart_inst|tx_inst|c_clocks[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \uart_inst|tx_inst|c_clocks[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[4]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[4] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[5]~25 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[5]~25_combout  = (\uart_inst|tx_inst|c_clocks [5] & (!\uart_inst|tx_inst|c_clocks[4]~24 )) # (!\uart_inst|tx_inst|c_clocks [5] & ((\uart_inst|tx_inst|c_clocks[4]~24 ) # (GND)))
// \uart_inst|tx_inst|c_clocks[5]~26  = CARRY((!\uart_inst|tx_inst|c_clocks[4]~24 ) # (!\uart_inst|tx_inst|c_clocks [5]))

	.dataa(\uart_inst|tx_inst|c_clocks [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[4]~24 ),
	.combout(\uart_inst|tx_inst|c_clocks[5]~25_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[5]~26 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[5]~25 .lut_mask = 16'h5A5F;
defparam \uart_inst|tx_inst|c_clocks[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \uart_inst|tx_inst|c_clocks[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[5] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[6]~27 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[6]~27_combout  = (\uart_inst|tx_inst|c_clocks [6] & (\uart_inst|tx_inst|c_clocks[5]~26  $ (GND))) # (!\uart_inst|tx_inst|c_clocks [6] & (!\uart_inst|tx_inst|c_clocks[5]~26  & VCC))
// \uart_inst|tx_inst|c_clocks[6]~28  = CARRY((\uart_inst|tx_inst|c_clocks [6] & !\uart_inst|tx_inst|c_clocks[5]~26 ))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[5]~26 ),
	.combout(\uart_inst|tx_inst|c_clocks[6]~27_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[6]~28 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[6]~27 .lut_mask = 16'hC30C;
defparam \uart_inst|tx_inst|c_clocks[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \uart_inst|tx_inst|c_clocks[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[6] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[7]~29 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[7]~29_combout  = (\uart_inst|tx_inst|c_clocks [7] & (!\uart_inst|tx_inst|c_clocks[6]~28 )) # (!\uart_inst|tx_inst|c_clocks [7] & ((\uart_inst|tx_inst|c_clocks[6]~28 ) # (GND)))
// \uart_inst|tx_inst|c_clocks[7]~30  = CARRY((!\uart_inst|tx_inst|c_clocks[6]~28 ) # (!\uart_inst|tx_inst|c_clocks [7]))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[6]~28 ),
	.combout(\uart_inst|tx_inst|c_clocks[7]~29_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[7]~30 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[7]~29 .lut_mask = 16'h3C3F;
defparam \uart_inst|tx_inst|c_clocks[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \uart_inst|tx_inst|c_clocks[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[7] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[8]~31 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[8]~31_combout  = (\uart_inst|tx_inst|c_clocks [8] & (\uart_inst|tx_inst|c_clocks[7]~30  $ (GND))) # (!\uart_inst|tx_inst|c_clocks [8] & (!\uart_inst|tx_inst|c_clocks[7]~30  & VCC))
// \uart_inst|tx_inst|c_clocks[8]~32  = CARRY((\uart_inst|tx_inst|c_clocks [8] & !\uart_inst|tx_inst|c_clocks[7]~30 ))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[7]~30 ),
	.combout(\uart_inst|tx_inst|c_clocks[8]~31_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[8]~32 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[8]~31 .lut_mask = 16'hC30C;
defparam \uart_inst|tx_inst|c_clocks[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \uart_inst|tx_inst|c_clocks[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[8] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[9]~33 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[9]~33_combout  = (\uart_inst|tx_inst|c_clocks [9] & (!\uart_inst|tx_inst|c_clocks[8]~32 )) # (!\uart_inst|tx_inst|c_clocks [9] & ((\uart_inst|tx_inst|c_clocks[8]~32 ) # (GND)))
// \uart_inst|tx_inst|c_clocks[9]~34  = CARRY((!\uart_inst|tx_inst|c_clocks[8]~32 ) # (!\uart_inst|tx_inst|c_clocks [9]))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[8]~32 ),
	.combout(\uart_inst|tx_inst|c_clocks[9]~33_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[9]~34 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[9]~33 .lut_mask = 16'h3C3F;
defparam \uart_inst|tx_inst|c_clocks[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \uart_inst|tx_inst|c_clocks[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[9] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[10]~35 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[10]~35_combout  = (\uart_inst|tx_inst|c_clocks [10] & (\uart_inst|tx_inst|c_clocks[9]~34  $ (GND))) # (!\uart_inst|tx_inst|c_clocks [10] & (!\uart_inst|tx_inst|c_clocks[9]~34  & VCC))
// \uart_inst|tx_inst|c_clocks[10]~36  = CARRY((\uart_inst|tx_inst|c_clocks [10] & !\uart_inst|tx_inst|c_clocks[9]~34 ))

	.dataa(\uart_inst|tx_inst|c_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[9]~34 ),
	.combout(\uart_inst|tx_inst|c_clocks[10]~35_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[10]~36 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[10]~35 .lut_mask = 16'hA50A;
defparam \uart_inst|tx_inst|c_clocks[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \uart_inst|tx_inst|c_clocks[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[10] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[11]~37 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[11]~37_combout  = (\uart_inst|tx_inst|c_clocks [11] & (!\uart_inst|tx_inst|c_clocks[10]~36 )) # (!\uart_inst|tx_inst|c_clocks [11] & ((\uart_inst|tx_inst|c_clocks[10]~36 ) # (GND)))
// \uart_inst|tx_inst|c_clocks[11]~38  = CARRY((!\uart_inst|tx_inst|c_clocks[10]~36 ) # (!\uart_inst|tx_inst|c_clocks [11]))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|c_clocks [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_inst|tx_inst|c_clocks[10]~36 ),
	.combout(\uart_inst|tx_inst|c_clocks[11]~37_combout ),
	.cout(\uart_inst|tx_inst|c_clocks[11]~38 ));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[11]~37 .lut_mask = 16'h3C3F;
defparam \uart_inst|tx_inst|c_clocks[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \uart_inst|tx_inst|c_clocks[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[11] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
cycloneive_lcell_comb \uart_inst|tx_inst|c_clocks[12]~39 (
// Equation(s):
// \uart_inst|tx_inst|c_clocks[12]~39_combout  = \uart_inst|tx_inst|c_clocks [12] $ (!\uart_inst|tx_inst|c_clocks[11]~38 )

	.dataa(\uart_inst|tx_inst|c_clocks [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_inst|tx_inst|c_clocks[11]~38 ),
	.combout(\uart_inst|tx_inst|c_clocks[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[12]~39 .lut_mask = 16'hA5A5;
defparam \uart_inst|tx_inst|c_clocks[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \uart_inst|tx_inst|c_clocks[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_clocks[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\uart_inst|tx_inst|c_clocks[8]~21_combout ),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|c_clocks[8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_clocks[12] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneive_lcell_comb \uart_inst|tx_inst|Equal0~1 (
// Equation(s):
// \uart_inst|tx_inst|Equal0~1_combout  = (\uart_inst|tx_inst|c_clocks [5]) # ((\uart_inst|tx_inst|c_clocks [7]) # ((!\uart_inst|tx_inst|c_clocks [4]) # (!\uart_inst|tx_inst|c_clocks [6])))

	.dataa(\uart_inst|tx_inst|c_clocks [5]),
	.datab(\uart_inst|tx_inst|c_clocks [7]),
	.datac(\uart_inst|tx_inst|c_clocks [6]),
	.datad(\uart_inst|tx_inst|c_clocks [4]),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Equal0~1 .lut_mask = 16'hEFFF;
defparam \uart_inst|tx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
cycloneive_lcell_comb \uart_inst|tx_inst|Equal0~2 (
// Equation(s):
// \uart_inst|tx_inst|Equal0~2_combout  = ((\uart_inst|tx_inst|c_clocks [9]) # ((\uart_inst|tx_inst|c_clocks [8]) # (\uart_inst|tx_inst|c_clocks [11]))) # (!\uart_inst|tx_inst|c_clocks [10])

	.dataa(\uart_inst|tx_inst|c_clocks [10]),
	.datab(\uart_inst|tx_inst|c_clocks [9]),
	.datac(\uart_inst|tx_inst|c_clocks [8]),
	.datad(\uart_inst|tx_inst|c_clocks [11]),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Equal0~2 .lut_mask = 16'hFFFD;
defparam \uart_inst|tx_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneive_lcell_comb \uart_inst|tx_inst|Equal0~0 (
// Equation(s):
// \uart_inst|tx_inst|Equal0~0_combout  = (((\uart_inst|tx_inst|c_clocks [3]) # (!\uart_inst|tx_inst|c_clocks [2])) # (!\uart_inst|tx_inst|c_clocks [1])) # (!\uart_inst|tx_inst|c_clocks [0])

	.dataa(\uart_inst|tx_inst|c_clocks [0]),
	.datab(\uart_inst|tx_inst|c_clocks [1]),
	.datac(\uart_inst|tx_inst|c_clocks [3]),
	.datad(\uart_inst|tx_inst|c_clocks [2]),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Equal0~0 .lut_mask = 16'hF7FF;
defparam \uart_inst|tx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneive_lcell_comb \uart_inst|tx_inst|Equal0~3 (
// Equation(s):
// \uart_inst|tx_inst|Equal0~3_combout  = ((\uart_inst|tx_inst|Equal0~1_combout ) # ((\uart_inst|tx_inst|Equal0~2_combout ) # (\uart_inst|tx_inst|Equal0~0_combout ))) # (!\uart_inst|tx_inst|c_clocks [12])

	.dataa(\uart_inst|tx_inst|c_clocks [12]),
	.datab(\uart_inst|tx_inst|Equal0~1_combout ),
	.datac(\uart_inst|tx_inst|Equal0~2_combout ),
	.datad(\uart_inst|tx_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Equal0~3 .lut_mask = 16'hFFFD;
defparam \uart_inst|tx_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneive_lcell_comb \uart_inst|tx_inst|c_bits~0 (
// Equation(s):
// \uart_inst|tx_inst|c_bits~0_combout  = (\uart_inst|tx_inst|state~q  & (!\uart_inst|tx_inst|Equal1~0_combout  & ((!\uart_inst|tx_inst|Equal0~3_combout )))) # (!\uart_inst|tx_inst|state~q  & (((\s_valid~q ))))

	.dataa(\uart_inst|tx_inst|state~q ),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\s_valid~q ),
	.datad(\uart_inst|tx_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_bits~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits~0 .lut_mask = 16'h5072;
defparam \uart_inst|tx_inst|c_bits~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneive_lcell_comb \uart_inst|tx_inst|c_bits[0]~4 (
// Equation(s):
// \uart_inst|tx_inst|c_bits[0]~4_combout  = (\uart_inst|tx_inst|c_bits [0] & ((!\uart_inst|tx_inst|c_bits~0_combout ))) # (!\uart_inst|tx_inst|c_bits [0] & (\uart_inst|tx_inst|state~q  & \uart_inst|tx_inst|c_bits~0_combout ))

	.dataa(\uart_inst|tx_inst|state~q ),
	.datab(gnd),
	.datac(\uart_inst|tx_inst|c_bits [0]),
	.datad(\uart_inst|tx_inst|c_bits~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_bits[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[0]~4 .lut_mask = 16'h0AF0;
defparam \uart_inst|tx_inst|c_bits[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N23
dffeas \uart_inst|tx_inst|c_bits[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_bits[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[0] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneive_lcell_comb \uart_inst|tx_inst|c_bits[1]~3 (
// Equation(s):
// \uart_inst|tx_inst|c_bits[1]~3_combout  = (\uart_inst|tx_inst|c_bits~0_combout  & (\uart_inst|tx_inst|state~q  & (\uart_inst|tx_inst|c_bits [0] $ (\uart_inst|tx_inst|c_bits [1])))) # (!\uart_inst|tx_inst|c_bits~0_combout  & (((\uart_inst|tx_inst|c_bits 
// [1]))))

	.dataa(\uart_inst|tx_inst|c_bits [0]),
	.datab(\uart_inst|tx_inst|state~q ),
	.datac(\uart_inst|tx_inst|c_bits [1]),
	.datad(\uart_inst|tx_inst|c_bits~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_bits[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[1]~3 .lut_mask = 16'h48F0;
defparam \uart_inst|tx_inst|c_bits[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N9
dffeas \uart_inst|tx_inst|c_bits[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_bits[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[1] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneive_lcell_comb \uart_inst|tx_inst|Add0~1 (
// Equation(s):
// \uart_inst|tx_inst|Add0~1_combout  = \uart_inst|tx_inst|c_bits [2] $ (((\uart_inst|tx_inst|c_bits [1] & \uart_inst|tx_inst|c_bits [0])))

	.dataa(\uart_inst|tx_inst|c_bits [2]),
	.datab(\uart_inst|tx_inst|c_bits [1]),
	.datac(\uart_inst|tx_inst|c_bits [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Add0~1 .lut_mask = 16'h6A6A;
defparam \uart_inst|tx_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneive_lcell_comb \uart_inst|tx_inst|c_bits[2]~2 (
// Equation(s):
// \uart_inst|tx_inst|c_bits[2]~2_combout  = (\uart_inst|tx_inst|c_bits~0_combout  & (\uart_inst|tx_inst|state~q  & (\uart_inst|tx_inst|Add0~1_combout ))) # (!\uart_inst|tx_inst|c_bits~0_combout  & (((\uart_inst|tx_inst|c_bits [2]))))

	.dataa(\uart_inst|tx_inst|state~q ),
	.datab(\uart_inst|tx_inst|Add0~1_combout ),
	.datac(\uart_inst|tx_inst|c_bits [2]),
	.datad(\uart_inst|tx_inst|c_bits~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_bits[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[2]~2 .lut_mask = 16'h88F0;
defparam \uart_inst|tx_inst|c_bits[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N27
dffeas \uart_inst|tx_inst|c_bits[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_bits[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[2] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneive_lcell_comb \uart_inst|tx_inst|Add0~0 (
// Equation(s):
// \uart_inst|tx_inst|Add0~0_combout  = \uart_inst|tx_inst|c_bits [3] $ (((\uart_inst|tx_inst|c_bits [2] & (\uart_inst|tx_inst|c_bits [1] & \uart_inst|tx_inst|c_bits [0]))))

	.dataa(\uart_inst|tx_inst|c_bits [2]),
	.datab(\uart_inst|tx_inst|c_bits [1]),
	.datac(\uart_inst|tx_inst|c_bits [0]),
	.datad(\uart_inst|tx_inst|c_bits [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Add0~0 .lut_mask = 16'h7F80;
defparam \uart_inst|tx_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneive_lcell_comb \uart_inst|tx_inst|c_bits[3]~1 (
// Equation(s):
// \uart_inst|tx_inst|c_bits[3]~1_combout  = (\uart_inst|tx_inst|c_bits~0_combout  & (\uart_inst|tx_inst|state~q  & (\uart_inst|tx_inst|Add0~0_combout ))) # (!\uart_inst|tx_inst|c_bits~0_combout  & (((\uart_inst|tx_inst|c_bits [3]))))

	.dataa(\uart_inst|tx_inst|state~q ),
	.datab(\uart_inst|tx_inst|Add0~0_combout ),
	.datac(\uart_inst|tx_inst|c_bits [3]),
	.datad(\uart_inst|tx_inst|c_bits~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|c_bits[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[3]~1 .lut_mask = 16'h88F0;
defparam \uart_inst|tx_inst|c_bits[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N29
dffeas \uart_inst|tx_inst|c_bits[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|c_bits[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|c_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|c_bits[3] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|c_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \uart_inst|tx_inst|Equal1~0 (
// Equation(s):
// \uart_inst|tx_inst|Equal1~0_combout  = (\uart_inst|tx_inst|c_bits [2] & (!\uart_inst|tx_inst|c_bits [1] & (!\uart_inst|tx_inst|c_bits [0] & \uart_inst|tx_inst|c_bits [3])))

	.dataa(\uart_inst|tx_inst|c_bits [2]),
	.datab(\uart_inst|tx_inst|c_bits [1]),
	.datac(\uart_inst|tx_inst|c_bits [0]),
	.datad(\uart_inst|tx_inst|c_bits [3]),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \uart_inst|tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneive_lcell_comb \uart_inst|tx_inst|state~0 (
// Equation(s):
// \uart_inst|tx_inst|state~0_combout  = (\uart_inst|tx_inst|Equal0~3_combout ) # (!\uart_inst|tx_inst|Equal1~0_combout )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(gnd),
	.datad(\uart_inst|tx_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|state~0 .lut_mask = 16'hFF33;
defparam \uart_inst|tx_inst|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \uart_inst|tx_inst|state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|state~0_combout ),
	.asdata(\s_valid~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\uart_inst|tx_inst|state~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|state .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneive_lcell_comb \u_overlap|Selector1~0 (
// Equation(s):
// \u_overlap|Selector1~0_combout  = (!\sym_bit~q  & !\u_overlap|current_state.S011~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(gnd),
	.datad(\u_overlap|current_state.S011~q ),
	.cin(gnd),
	.combout(\u_overlap|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_overlap|Selector1~0 .lut_mask = 16'h0033;
defparam \u_overlap|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N5
dffeas \u_overlap|current_state.S0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_overlap|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_overlap|current_state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_overlap|current_state.S0 .is_wysiwyg = "true";
defparam \u_overlap|current_state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneive_lcell_comb \u_overlap|Selector2~0 (
// Equation(s):
// \u_overlap|Selector2~0_combout  = (\sym_bit~q  & ((\u_overlap|current_state.S0~q ) # (\u_overlap|current_state.S0110~q )))

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(\u_overlap|current_state.S0~q ),
	.datad(\u_overlap|current_state.S0110~q ),
	.cin(gnd),
	.combout(\u_overlap|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_overlap|Selector2~0 .lut_mask = 16'hCCC0;
defparam \u_overlap|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N13
dffeas \u_overlap|current_state.S01 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_overlap|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_overlap|current_state.S01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_overlap|current_state.S01 .is_wysiwyg = "true";
defparam \u_overlap|current_state.S01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneive_lcell_comb \u_overlap|next_state.S011~0 (
// Equation(s):
// \u_overlap|next_state.S011~0_combout  = (\sym_bit~q  & \u_overlap|current_state.S01~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(gnd),
	.datad(\u_overlap|current_state.S01~q ),
	.cin(gnd),
	.combout(\u_overlap|next_state.S011~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_overlap|next_state.S011~0 .lut_mask = 16'hCC00;
defparam \u_overlap|next_state.S011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N29
dffeas \u_overlap|current_state.S011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_overlap|next_state.S011~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_overlap|current_state.S011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_overlap|current_state.S011 .is_wysiwyg = "true";
defparam \u_overlap|current_state.S011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneive_lcell_comb \u_overlap|next_state.S0110~0 (
// Equation(s):
// \u_overlap|next_state.S0110~0_combout  = (!\sym_bit~q  & \u_overlap|current_state.S011~q )

	.dataa(gnd),
	.datab(\sym_bit~q ),
	.datac(gnd),
	.datad(\u_overlap|current_state.S011~q ),
	.cin(gnd),
	.combout(\u_overlap|next_state.S0110~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_overlap|next_state.S0110~0 .lut_mask = 16'h3300;
defparam \u_overlap|next_state.S0110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N25
dffeas \u_overlap|current_state.S0110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_overlap|next_state.S0110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(\u_overlap|current_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_overlap|current_state.S0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_overlap|current_state.S0110 .is_wysiwyg = "true";
defparam \u_overlap|current_state.S0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (!\uart_inst|tx_inst|state~q  & ((\mode~q  & ((\u_overlap|current_state.S0110~q ))) # (!\mode~q  & (\u_no_overlap|current_state.S0110~q ))))

	.dataa(\u_no_overlap|current_state.S0110~q ),
	.datab(\mode~q ),
	.datac(\uart_inst|tx_inst|state~q ),
	.datad(\u_overlap|current_state.S0110~q ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h0E02;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneive_lcell_comb \s_data[6]~0 (
// Equation(s):
// \s_data[6]~0_combout  = (s_data[6]) # (\always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(s_data[6]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\s_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_data[6]~0 .lut_mask = 16'hFFF0;
defparam \s_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N3
dffeas \s_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\s_data[6]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \s_data[6] .is_wysiwyg = "true";
defparam \s_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg[0]~13 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg[0]~13_combout  = (!\uart_inst|tx_inst|Equal1~0_combout  & \uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(gnd),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[0]~13 .lut_mask = 16'h3300;
defparam \uart_inst|tx_inst|s_packet_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~1 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~1_combout  = (\uart_inst|tx_inst|state~q  & ((!\uart_inst|tx_inst|Equal0~3_combout ))) # (!\uart_inst|tx_inst|state~q  & (\s_valid~q ))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|state~q ),
	.datac(\s_valid~q ),
	.datad(\uart_inst|tx_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~1 .lut_mask = 16'h30FC;
defparam \uart_inst|tx_inst|s_packet_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N27
dffeas \uart_inst|tx_inst|s_packet_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[12] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~12 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~12_combout  = (!\uart_inst|tx_inst|Equal1~0_combout  & (\uart_inst|tx_inst|s_packet_reg [12] & \uart_inst|tx_inst|state~q ))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\uart_inst|tx_inst|s_packet_reg [12]),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~12 .lut_mask = 16'h3000;
defparam \uart_inst|tx_inst|s_packet_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N9
dffeas \uart_inst|tx_inst|s_packet_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~12_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[11] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~11 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~11_combout  = (!\uart_inst|tx_inst|Equal1~0_combout  & (\uart_inst|tx_inst|s_packet_reg [11] & \uart_inst|tx_inst|state~q ))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\uart_inst|tx_inst|s_packet_reg [11]),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~11 .lut_mask = 16'h3000;
defparam \uart_inst|tx_inst|s_packet_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N15
dffeas \uart_inst|tx_inst|s_packet_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[10] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~10 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~10_combout  = (!\uart_inst|tx_inst|Equal1~0_combout  & (\uart_inst|tx_inst|s_packet_reg [10] & \uart_inst|tx_inst|state~q ))

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\uart_inst|tx_inst|s_packet_reg [10]),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~10 .lut_mask = 16'h3000;
defparam \uart_inst|tx_inst|s_packet_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N5
dffeas \uart_inst|tx_inst|s_packet_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[9] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~9 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~9_combout  = ((!\uart_inst|tx_inst|Equal1~0_combout  & \uart_inst|tx_inst|s_packet_reg [9])) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\uart_inst|tx_inst|s_packet_reg [9]),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~9 .lut_mask = 16'h30FF;
defparam \uart_inst|tx_inst|s_packet_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N23
dffeas \uart_inst|tx_inst|s_packet_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[8] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~8 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~8_combout  = (\uart_inst|tx_inst|state~q  & (((\uart_inst|tx_inst|s_packet_reg [8] & !\uart_inst|tx_inst|Equal1~0_combout )))) # (!\uart_inst|tx_inst|state~q  & (!s_data[6]))

	.dataa(s_data[6]),
	.datab(\uart_inst|tx_inst|state~q ),
	.datac(\uart_inst|tx_inst|s_packet_reg [8]),
	.datad(\uart_inst|tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~8 .lut_mask = 16'h11D1;
defparam \uart_inst|tx_inst|s_packet_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N13
dffeas \uart_inst|tx_inst|s_packet_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[7] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~7 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~7_combout  = ((\uart_inst|tx_inst|s_packet_reg [7] & !\uart_inst|tx_inst|Equal1~0_combout )) # (!\uart_inst|tx_inst|state~q )

	.dataa(\uart_inst|tx_inst|s_packet_reg [7]),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(gnd),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~7 .lut_mask = 16'h22FF;
defparam \uart_inst|tx_inst|s_packet_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas \uart_inst|tx_inst|s_packet_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[6] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~6 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~6_combout  = ((!\uart_inst|tx_inst|Equal1~0_combout  & \uart_inst|tx_inst|s_packet_reg [6])) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\uart_inst|tx_inst|s_packet_reg [6]),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~6 .lut_mask = 16'h30FF;
defparam \uart_inst|tx_inst|s_packet_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N1
dffeas \uart_inst|tx_inst|s_packet_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[5] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~5 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~5_combout  = ((\uart_inst|tx_inst|s_packet_reg [5] & !\uart_inst|tx_inst|Equal1~0_combout )) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|s_packet_reg [5]),
	.datac(\uart_inst|tx_inst|state~q ),
	.datad(\uart_inst|tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~5 .lut_mask = 16'h0FCF;
defparam \uart_inst|tx_inst|s_packet_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N19
dffeas \uart_inst|tx_inst|s_packet_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[4] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~4 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~4_combout  = (\uart_inst|tx_inst|state~q  & (((!\uart_inst|tx_inst|Equal1~0_combout  & \uart_inst|tx_inst|s_packet_reg [4])))) # (!\uart_inst|tx_inst|state~q  & (!s_data[6]))

	.dataa(s_data[6]),
	.datab(\uart_inst|tx_inst|Equal1~0_combout ),
	.datac(\uart_inst|tx_inst|s_packet_reg [4]),
	.datad(\uart_inst|tx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~4 .lut_mask = 16'h3055;
defparam \uart_inst|tx_inst|s_packet_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N17
dffeas \uart_inst|tx_inst|s_packet_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[3] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~3 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~3_combout  = ((\uart_inst|tx_inst|s_packet_reg [3] & !\uart_inst|tx_inst|Equal1~0_combout )) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|s_packet_reg [3]),
	.datac(\uart_inst|tx_inst|state~q ),
	.datad(\uart_inst|tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~3 .lut_mask = 16'h0FCF;
defparam \uart_inst|tx_inst|s_packet_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N21
dffeas \uart_inst|tx_inst|s_packet_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[2] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~2 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~2_combout  = ((\uart_inst|tx_inst|s_packet_reg [2] & !\uart_inst|tx_inst|Equal1~0_combout )) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|s_packet_reg [2]),
	.datac(\uart_inst|tx_inst|state~q ),
	.datad(\uart_inst|tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~2 .lut_mask = 16'h0FCF;
defparam \uart_inst|tx_inst|s_packet_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N29
dffeas \uart_inst|tx_inst|s_packet_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[1] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneive_lcell_comb \uart_inst|tx_inst|s_packet_reg~0 (
// Equation(s):
// \uart_inst|tx_inst|s_packet_reg~0_combout  = ((\uart_inst|tx_inst|s_packet_reg [1] & !\uart_inst|tx_inst|Equal1~0_combout )) # (!\uart_inst|tx_inst|state~q )

	.dataa(gnd),
	.datab(\uart_inst|tx_inst|s_packet_reg [1]),
	.datac(\uart_inst|tx_inst|state~q ),
	.datad(\uart_inst|tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_inst|tx_inst|s_packet_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg~0 .lut_mask = 16'h0FCF;
defparam \uart_inst|tx_inst|s_packet_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N7
dffeas \uart_inst|tx_inst|s_packet_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_inst|tx_inst|s_packet_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_inst|tx_inst|s_packet_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_inst|tx_inst|s_packet_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_inst|tx_inst|s_packet_reg[0] .is_wysiwyg = "true";
defparam \uart_inst|tx_inst|s_packet_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneive_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\mode~q  & ((\u_overlap|current_state.S0110~q ))) # (!\mode~q  & (\u_no_overlap|current_state.S0110~q ))

	.dataa(\u_no_overlap|current_state.S0110~q ),
	.datab(gnd),
	.datac(\mode~q ),
	.datad(\u_overlap|current_state.S0110~q ),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA0A;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign tx = \tx~output_o ;

assign led_detected[0] = \led_detected[0]~output_o ;

assign led_detected[1] = \led_detected[1]~output_o ;

assign led_detected[2] = \led_detected[2]~output_o ;

assign led_detected[3] = \led_detected[3]~output_o ;

assign led_detected[4] = \led_detected[4]~output_o ;

assign led_detected[5] = \led_detected[5]~output_o ;

assign led_detected[6] = \led_detected[6]~output_o ;

assign led_detected[7] = \led_detected[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
