;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @13, 2
	JMP 12, <10
	CMP @13, 402
	CMP 7, <20
	SUB 1, @-20
	JMP 12, #20
	JMP <12, #200
	SPL -700, -620
	JMP <12, #200
	JMP 700, 10
	JMP <12, #200
	DJN -1, @-20
	SUB #12, @200
	SUB 12, @10
	SPL @12, #200
	SUB 12, @10
	JMP @12, #200
	ADD 270, 1
	SLT 121, 2
	MOV -1, <-20
	ADD -7, <-424
	SLT 0, @2
	ADD 270, 1
	SLT 121, 2
	MOV -1, <-20
	ADD -7, <-424
	SUB @121, 106
	MOV 1, @-20
	MOV 1, @-20
	SPL 12, #10
	JMP 12, #20
	SUB 1, <-2
	MOV @110, 396
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	CMP 700, 10
	CMP 700, 10
	ADD 270, 1
	JMP @12, #200
	SPL <171, 206
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 7, <20
	MOV -1, <-20
	SPL @12, #200
