#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan 24 14:05:05 2025
# Process ID         : 23191
# Current directory  : /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/4:1mux
# Command line       : vivado
# Log file           : /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/4:1mux/vivado.log
# Journal file       : /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/4:1mux/vivado.jou
# Running On         : Sriniketh
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) i3-7020U CPU @ 2.30GHz
# CPU Frequency      : 2299.963 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16666 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20960 MB
# Available Virtual  : 18615 MB
#-----------------------------------------------------------
start_gui
create_project mux_sixteen {/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen} -part xc7a15tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new
file mkdir {/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new}
close [ open {/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v} w ]
add_files {{/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v}}
update_compile_order -fileset sources_1
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new
file mkdir {/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new}
close [ open {/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v} w ]
add_files -fileset sim_1 {{/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'muxthree'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'muxthree' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj muxthree_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxthree
INFO: [VRFC 10-311] analyzing module muxtwo
INFO: [VRFC 10-311] analyzing module muxone
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.muxone
Compiling module xil_defaultlib.muxtwo
Compiling module xil_defaultlib.muxthree
Compiling module xil_defaultlib.glbl
Built simulation snapshot muxthree_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muxthree_behav -key {Behavioral:sim_1:Functional:muxthree} -tclbatch {muxthree.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source muxthree.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muxthree_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8016.375 ; gain = 96.141 ; free physical = 7877 ; free virtual = 16897
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'muxthree'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'muxthree' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj muxthree_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muxthree_behav -key {Behavioral:sim_1:Functional:muxthree} -tclbatch {muxthree.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source muxthree.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muxthree_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8016.375 ; gain = 0.000 ; free physical = 7844 ; free virtual = 16864
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'muxthree'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'muxthree' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj muxthree_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muxthree_behav -key {Behavioral:sim_1:Functional:muxthree} -tclbatch {muxthree.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source muxthree.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muxthree_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8023.379 ; gain = 6.996 ; free physical = 7818 ; free virtual = 16861
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mux_sixteen_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_sixteen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux_sixteen_tb_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_sixteen_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_sixteen_tb_behav xil_defaultlib.mux_sixteen_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_sixteen_tb_behav xil_defaultlib.mux_sixteen_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'sel' [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.muxone
Compiling module xil_defaultlib.muxtwo
Compiling module xil_defaultlib.muxthree
Compiling module xil_defaultlib.mux_sixteen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_sixteen_tb_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_sixteen_tb_behav -key {Behavioral:sim_1:Functional:mux_sixteen_tb} -tclbatch {mux_sixteen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mux_sixteen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | in=1010101010101010, sel=0000, out=z
Time=10000 | in=1010101010101010, sel=0001, out=z
Time=20000 | in=1010101010101010, sel=0010, out=z
Time=30000 | in=1010101010101010, sel=0011, out=z
Time=40000 | in=1010101010101010, sel=0100, out=z
Time=50000 | in=1010101010101010, sel=0101, out=z
Time=60000 | in=1010101010101010, sel=0110, out=z
Time=70000 | in=1010101010101010, sel=0111, out=z
Time=80000 | in=1010101010101010, sel=1000, out=z
Time=90000 | in=1010101010101010, sel=1001, out=z
Time=100000 | in=1010101010101010, sel=1010, out=z
Time=110000 | in=1010101010101010, sel=1011, out=z
Time=120000 | in=1010101010101010, sel=1100, out=z
Time=130000 | in=1010101010101010, sel=1101, out=z
Time=140000 | in=1010101010101010, sel=1110, out=z
Time=150000 | in=1010101010101010, sel=1111, out=z
$finish called at time : 160 ns : File "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_sixteen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8123.168 ; gain = 61.777 ; free physical = 7777 ; free virtual = 16833
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'muxthree'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'muxthree' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj muxthree_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux161
INFO: [VRFC 10-311] analyzing module mux41
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux161_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muxthree_behav xil_defaultlib.muxthree xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muxthree_behav -key {Behavioral:sim_1:Functional:muxthree} -tclbatch {muxthree.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source muxthree.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muxthree_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 8171.172 ; gain = 9.992 ; free physical = 7764 ; free virtual = 16810
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mux161_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mux161_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux161_tb_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux161
INFO: [VRFC 10-311] analyzing module mux41
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_sixteen_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux161_tb_behav xil_defaultlib.mux161_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux161_tb_behav xil_defaultlib.mux161_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.mux161
Compiling module xil_defaultlib.mux161_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux161_tb_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux161_tb_behav -key {Behavioral:sim_1:Functional:mux161_tb} -tclbatch {mux161_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mux161_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sel[3] sel[2] sel[1] sel[0] out
    0     0     0     0      0
    0     0     0     0      1
    0     0     0     1      0
    0     0     0     1      1
    0     0     1     0      0
    0     0     1     0      1
    0     0     1     1      0
    0     0     1     1      1
    0     1     0     0      0
    0     1     0     0      1
    0     1     0     1      0
    0     1     0     1      1
    0     1     1     0      0
    0     1     1     0      1
    0     1     1     1      0
    0     1     1     1      1
    1     0     0     0      0
    1     0     0     0      1
    1     0     0     1      0
    1     0     0     1      1
    1     0     1     0      0
    1     0     1     0      1
    1     0     1     1      0
    1     0     1     1      1
    1     1     0     0      0
    1     1     0     0      1
    1     1     0     1      0
    1     1     0     1      1
    1     1     1     0      0
    1     1     1     0      1
    1     1     1     1      0
    1     1     1     1      1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux161_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 8275.809 ; gain = 66.625 ; free physical = 7751 ; free virtual = 16802
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mux161'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mux161' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux161_vlog.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_four
INFO: [VRFC 10-311] analyzing module mux_sixteen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_sixteen_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux161_behav xil_defaultlib.mux161 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux161_behav xil_defaultlib.mux161 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.mux161
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux161_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux161_behav -key {Behavioral:sim_1:Functional:mux161} -tclbatch {mux161.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mux161.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux161_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 8389.426 ; gain = 57.605 ; free physical = 7710 ; free virtual = 16764
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sim_1/new/mux_sixteen_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/sriniketh/Desktop/Silicon-Craft/Github/Silicon-Craft-main/Verilog/Day 2/mux_sixteen/mux_sixteen.srcs/sources_1/new/mux_sixteen.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 14:56:29 2025...
