\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct____DMA__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \\*UART handle Structure definition }{\pageref{struct____UART__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__AnalogWDGConfTypeDef}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} \\*Structure definition of ADC analog watchdog }{\pageref{structADC__AnalogWDGConfTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__ChannelConfTypeDef}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} \\*Structure definition of ADC channel for regular group }{\pageref{structADC__ChannelConfTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structADC__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__HandleTypeDef}{ADC\+\_\+\+Handle\+Type\+Def}} \\*ADC handle Structure definition }{\pageref{structADC__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__InitTypeDef}{ADC\+\_\+\+Init\+Type\+Def}} \\*Structure definition of ADC instance and ADC group regular }{\pageref{structADC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__InjectionConfigTypeDef}{ADC\+\_\+\+Injection\+Config\+Type\+Def}} \\*ADC group injected contexts queue configuration }{\pageref{structADC__InjectionConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__InjectionConfTypeDef}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} \\*Structure definition of ADC group injected and ADC channel affected to ADC group injected }{\pageref{structADC__InjectionConfTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__InjOversamplingTypeDef}{ADC\+\_\+\+Inj\+Oversampling\+Type\+Def}} \\*ADC Injected Conversion Oversampling structure definition }{\pageref{structADC__InjOversamplingTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__OversamplingTypeDef}{ADC\+\_\+\+Oversampling\+Type\+Def}} \\*ADC group regular oversampling structure definition }{\pageref{structADC__OversamplingTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{structADC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAPSR__Type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structARM__MPU__Region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{structARM__MPU__Region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \\*Comparator }{\pageref{structCOMP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionCONTROL__Type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCORDIC__TypeDef}{CORDIC\+\_\+\+Type\+Def}} \\*CORDIC }{\pageref{structCORDIC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{structCRC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRS__TypeDef}{CRS\+\_\+\+Type\+Def}} \\*Clock Recovery System }{\pageref{structCRS__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{structDAC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{structDBGMCU__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{structDMA__Channel__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__InitTypeDef}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{structDMA__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} }{\pageref{structDMA__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DMA Multiplexer }{\pageref{structDMAMUX__Channel__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} }{\pageref{structDMAMUX__ChannelStatus__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} }{\pageref{structDMAMUX__RequestGen__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} }{\pageref{structDMAMUX__RequestGenStatus__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDWT__Type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__ConfigTypeDef}{EXTI\+\_\+\+Config\+Type\+Def}} \\*EXTI Configuration structure definition }{\pageref{structEXTI__ConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__HandleTypeDef}{EXTI\+\_\+\+Handle\+Type\+Def}} \\*EXTI Handle structure definition }{\pageref{structEXTI__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{structEXTI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFDCAN__Config__TypeDef}{FDCAN\+\_\+\+Config\+\_\+\+Type\+Def}} \\*FD Controller Area Network Configuration }{\pageref{structFDCAN__Config__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFDCAN__GlobalTypeDef}{FDCAN\+\_\+\+Global\+Type\+Def}} \\*FD Controller Area Network }{\pageref{structFDCAN__GlobalTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__EraseInitTypeDef}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{structFLASH__EraseInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__OBProgramInitTypeDef}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{structFLASH__OBProgramInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__ProcessTypeDef}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition }{\pageref{structFLASH__ProcessTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{structFLASH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMAC__TypeDef}{FMAC\+\_\+\+Type\+Def}} \\*FMAC }{\pageref{structFMAC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank1__TypeDef}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{structFMC__Bank1__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank1E__TypeDef}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{structFMC__Bank1E__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank3__TypeDef}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank3 }{\pageref{structFMC__Bank3__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFPU__Type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{structFPU__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__InitTypeDef}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition }{\pageref{structGPIO__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{structGPIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHAL__DMA__MuxRequestGeneratorConfigTypeDef}{HAL\+\_\+\+DMA\+\_\+\+Mux\+Request\+Generator\+Config\+Type\+Def}} \\*HAL DMAMUX request generator parameters structure definition }{\pageref{structHAL__DMA__MuxRequestGeneratorConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHAL__DMA__MuxSyncConfigTypeDef}{HAL\+\_\+\+DMA\+\_\+\+Mux\+Sync\+Config\+Type\+Def}} \\*HAL DMA Synchro definition }{\pageref{structHAL__DMA__MuxSyncConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHRTIM__Common__TypeDef}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structHRTIM__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHRTIM__Master__TypeDef}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def}} }{\pageref{structHRTIM__Master__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHRTIM__Timerx__TypeDef}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} }{\pageref{structHRTIM__Timerx__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHRTIM__TypeDef}{HRTIM\+\_\+\+Type\+Def}} }{\pageref{structHRTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{structI2C__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionIPSR__Type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structITM__Type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{structIWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{structLL__UTILS__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}} \\*UTILS PLL structure definition }{\pageref{structLL__UTILS__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \\*LPTIMER }{\pageref{structLPTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structNVIC__Type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structOPAMP__TypeDef}{OPAMP\+\_\+\+Type\+Def}} \\*Operational Amplifier (OPAMP) }{\pageref{structOPAMP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVDTypeDef}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{structPWR__PVDTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVMTypeDef}{PWR\+\_\+\+PVMType\+Def}} \\*PWR PVM configuration structure definition }{\pageref{structPWR__PVMTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{structPWR__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structQUADSPI__TypeDef}{QUADSPI\+\_\+\+Type\+Def}} \\*QUAD Serial Peripheral Interface }{\pageref{structQUADSPI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__ClkInitTypeDef}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{structRCC__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__CRSInitTypeDef}{RCC\+\_\+\+CRSInit\+Type\+Def}} \\*RCC\+\_\+\+CRS Init structure definition }{\pageref{structRCC__CRSInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__CRSSynchroInfoTypeDef}{RCC\+\_\+\+CRSSynchro\+Info\+Type\+Def}} \\*RCC\+\_\+\+CRS Synchronization structure definition }{\pageref{structRCC__CRSSynchroInfoTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__OscInitTypeDef}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition }{\pageref{structRCC__OscInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \\*RCC extended clocks structure definition }{\pageref{structRCC__PeriphCLKInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PLLInitTypeDef}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{structRCC__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{structRCC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{structRNG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} }{\pageref{structRTC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSAI__Block__TypeDef}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{structSAI__Block__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSAI__TypeDef}{SAI\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{structSAI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCB__Type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCnSCB__Type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{structSPI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{structSYSCFG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}} \\*Tamper and backup registers }{\pageref{structTAMP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition }{\pageref{structTIM__Base__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{structTIM__BreakDeadTimeConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{structTIM__ClearInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClockConfigTypeDef}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{structTIM__ClockConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition }{\pageref{structTIM__Encoder__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition }{\pageref{structTIM__HallSensor__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition }{\pageref{structTIM__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__IC__InitTypeDef}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition }{\pageref{structTIM__IC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__MasterConfigTypeDef}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition }{\pageref{structTIM__MasterConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition }{\pageref{structTIM__OC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{structTIM__OnePulse__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition }{\pageref{structTIM__SlaveConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{structTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef}{TIMEx\+\_\+\+Break\+Input\+Config\+Type\+Def}} \\*TIM Break/\+Break2 input configuration }{\pageref{structTIMEx__BreakInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIMEx__EncoderIndexConfigTypeDef}{TIMEx\+\_\+\+Encoder\+Index\+Config\+Type\+Def}} \\*TIM Encoder index configuration }{\pageref{structTIMEx__EncoderIndexConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTPI__Type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__AdvFeatureInitTypeDef}{UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def}} \\*UART Advanced Features initialization structure definition }{\pageref{structUART__AdvFeatureInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__InitTypeDef}{UART\+\_\+\+Init\+Type\+Def}} \\*UART Init Structure definition }{\pageref{structUART__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__WakeUpTypeDef}{UART\+\_\+\+Wake\+Up\+Type\+Def}} \\*UART wake up from stop mode parameters }{\pageref{structUART__WakeUpTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUCPD__TypeDef}{UCPD\+\_\+\+Type\+Def}} \\*UCPD }{\pageref{structUCPD__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{structUSART__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__TypeDef}{USB\+\_\+\+Type\+Def}} \\*Universal Serial Bus Full Speed Device }{\pageref{structUSB__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}} \\*VREFBUF }{\pageref{structVREFBUF__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{structWWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionxPSR__Type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionxPSR__Type}}{}
\end{DoxyCompactList}
