INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sources_1/new/DD2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DD2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sources_1/new/DD3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DD3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sources_1/new/DD4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DD4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sources_1/new/FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sources_1/new/rca_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rldnd/pjx/rca_test/rca_test.srcs/sim_1/new/tb_rca_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rca_test
