/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:58:55 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_hdmi_intr2.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:25p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_INTR2_H__
#define BCHP_HDMI_INTR2_H__

/***************************************************************************
 *HDMI_INTR2 - HDMI Tx Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_INTR2_CPU_STATUS               0x001a0b40 /* CPU interrupt Status Register */
#define BCHP_HDMI_INTR2_CPU_SET                  0x001a0b44 /* CPU interrupt Set Register */
#define BCHP_HDMI_INTR2_CPU_CLEAR                0x001a0b48 /* CPU interrupt Clear Register */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS          0x001a0b4c /* CPU interrupt Mask Status Register */
#define BCHP_HDMI_INTR2_CPU_MASK_SET             0x001a0b50 /* CPU interrupt Mask Set Register */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR           0x001a0b54 /* CPU interrupt Mask Clear Register */
#define BCHP_HDMI_INTR2_PCI_STATUS               0x001a0b58 /* PCI interrupt Status Register */
#define BCHP_HDMI_INTR2_PCI_SET                  0x001a0b5c /* PCI interrupt Set Register */
#define BCHP_HDMI_INTR2_PCI_CLEAR                0x001a0b60 /* PCI interrupt Clear Register */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS          0x001a0b64 /* PCI interrupt Mask Status Register */
#define BCHP_HDMI_INTR2_PCI_MASK_SET             0x001a0b68 /* PCI interrupt Mask Set Register */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR           0x001a0b6c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_CPU_STATUS_reserved0_MASK                  0xff800000
#define BCHP_HDMI_INTR2_CPU_STATUS_reserved0_SHIFT                 23

/* HDMI_INTR2 :: CPU_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_CPU_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: CPU_STATUS :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_CPU_STATUS_RGB_UNDER_RANGE_INTR_MASK       0x00200000
#define BCHP_HDMI_INTR2_CPU_STATUS_RGB_UNDER_RANGE_INTR_SHIFT      21

/* HDMI_INTR2 :: CPU_STATUS :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_CPU_STATUS_PJ_MISMATCH_INTR_MASK           0x00100000
#define BCHP_HDMI_INTR2_CPU_STATUS_PJ_MISMATCH_INTR_SHIFT          20

/* HDMI_INTR2 :: CPU_STATUS :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_CPU_STATUS_RI_B_MISMATCH_INTR_MASK         0x00080000
#define BCHP_HDMI_INTR2_CPU_STATUS_RI_B_MISMATCH_INTR_SHIFT        19

/* HDMI_INTR2 :: CPU_STATUS :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_CPU_STATUS_RI_A_MISMATCH_INTR_MASK         0x00040000
#define BCHP_HDMI_INTR2_CPU_STATUS_RI_A_MISMATCH_INTR_SHIFT        18

/* HDMI_INTR2 :: CPU_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_CPU_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: CPU_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_MASK           0x00010000
#define BCHP_HDMI_INTR2_CPU_STATUS_RSEN_UPDATE_INTR_SHIFT          16

/* HDMI_INTR2 :: CPU_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_MASK     0x00008000
#define BCHP_HDMI_INTR2_CPU_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT    15

/* HDMI_INTR2 :: CPU_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_LOW_INTR_MASK               0x00004000
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_LOW_INTR_SHIFT              14

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_PJ_INTR_MASK               0x00002000
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_PJ_INTR_SHIFT              13

/* HDMI_INTR2 :: CPU_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK  0x00001000
#define BCHP_HDMI_INTR2_CPU_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_MASK         0x00000800
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_AN_READY_INTR_SHIFT        11

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_RI_INTR_MASK               0x00000400
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_RI_INTR_SHIFT              10

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_MASK          0x00000200
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MATCH_INTR_SHIFT         9

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_MASK       0x00000100
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_V_MISMATCH_INTR_SHIFT      8

/* HDMI_INTR2 :: CPU_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_MASK     0x00000080
#define BCHP_HDMI_INTR2_CPU_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT    7

/* HDMI_INTR2 :: CPU_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_INTR_MASK                   0x00000040
#define BCHP_HDMI_INTR2_CPU_STATUS_CEC_INTR_SHIFT                  6

/* HDMI_INTR2 :: CPU_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_STATUS_HOTPLUG_INTR_MASK               0x00000001
#define BCHP_HDMI_INTR2_CPU_STATUS_HOTPLUG_INTR_SHIFT              0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_SET :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_CPU_SET_reserved0_MASK                     0xff800000
#define BCHP_HDMI_INTR2_CPU_SET_reserved0_SHIFT                    23

/* HDMI_INTR2 :: CPU_SET :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_CPU_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK    0x00400000
#define BCHP_HDMI_INTR2_CPU_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT   22

/* HDMI_INTR2 :: CPU_SET :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_CPU_SET_RGB_UNDER_RANGE_INTR_MASK          0x00200000
#define BCHP_HDMI_INTR2_CPU_SET_RGB_UNDER_RANGE_INTR_SHIFT         21

/* HDMI_INTR2 :: CPU_SET :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_CPU_SET_PJ_MISMATCH_INTR_MASK              0x00100000
#define BCHP_HDMI_INTR2_CPU_SET_PJ_MISMATCH_INTR_SHIFT             20

/* HDMI_INTR2 :: CPU_SET :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_CPU_SET_RI_B_MISMATCH_INTR_MASK            0x00080000
#define BCHP_HDMI_INTR2_CPU_SET_RI_B_MISMATCH_INTR_SHIFT           19

/* HDMI_INTR2 :: CPU_SET :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_CPU_SET_RI_A_MISMATCH_INTR_MASK            0x00040000
#define BCHP_HDMI_INTR2_CPU_SET_RI_A_MISMATCH_INTR_SHIFT           18

/* HDMI_INTR2 :: CPU_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_CPU_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_CPU_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: CPU_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_SET_RSEN_UPDATE_INTR_MASK              0x00010000
#define BCHP_HDMI_INTR2_CPU_SET_RSEN_UPDATE_INTR_SHIFT             16

/* HDMI_INTR2 :: CPU_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_MASK        0x00008000
#define BCHP_HDMI_INTR2_CPU_SET_MAI_FORMAT_UPDATE_INTR_SHIFT       15

/* HDMI_INTR2 :: CPU_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_SET_CEC_LOW_INTR_MASK                  0x00004000
#define BCHP_HDMI_INTR2_CPU_SET_CEC_LOW_INTR_SHIFT                 14

/* HDMI_INTR2 :: CPU_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_PJ_INTR_MASK                  0x00002000
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_PJ_INTR_SHIFT                 13

/* HDMI_INTR2 :: CPU_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_MASK     0x00001000
#define BCHP_HDMI_INTR2_CPU_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT    12

/* HDMI_INTR2 :: CPU_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_AN_READY_INTR_MASK            0x00000800
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_AN_READY_INTR_SHIFT           11

/* HDMI_INTR2 :: CPU_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_RI_INTR_MASK                  0x00000400
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_RI_INTR_SHIFT                 10

/* HDMI_INTR2 :: CPU_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MATCH_INTR_MASK             0x00000200
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MATCH_INTR_SHIFT            9

/* HDMI_INTR2 :: CPU_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_MASK          0x00000100
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_V_MISMATCH_INTR_SHIFT         8

/* HDMI_INTR2 :: CPU_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_MASK        0x00000080
#define BCHP_HDMI_INTR2_CPU_SET_HDCP_REPEATER_ERR_INTR_SHIFT       7

/* HDMI_INTR2 :: CPU_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_SET_CEC_INTR_MASK                      0x00000040
#define BCHP_HDMI_INTR2_CPU_SET_CEC_INTR_SHIFT                     6

/* HDMI_INTR2 :: CPU_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK  0x00000010
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK   0x00000008
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT  3

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK   0x00000004
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT  2

/* HDMI_INTR2 :: CPU_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK    0x00000002
#define BCHP_HDMI_INTR2_CPU_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT   1

/* HDMI_INTR2 :: CPU_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_SET_HOTPLUG_INTR_MASK                  0x00000001
#define BCHP_HDMI_INTR2_CPU_SET_HOTPLUG_INTR_SHIFT                 0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_reserved0_MASK                   0xff800000
#define BCHP_HDMI_INTR2_CPU_CLEAR_reserved0_SHIFT                  23

/* HDMI_INTR2 :: CPU_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK  0x00400000
#define BCHP_HDMI_INTR2_CPU_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: CPU_CLEAR :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_RGB_UNDER_RANGE_INTR_MASK        0x00200000
#define BCHP_HDMI_INTR2_CPU_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT       21

/* HDMI_INTR2 :: CPU_CLEAR :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_PJ_MISMATCH_INTR_MASK            0x00100000
#define BCHP_HDMI_INTR2_CPU_CLEAR_PJ_MISMATCH_INTR_SHIFT           20

/* HDMI_INTR2 :: CPU_CLEAR :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_RI_B_MISMATCH_INTR_MASK          0x00080000
#define BCHP_HDMI_INTR2_CPU_CLEAR_RI_B_MISMATCH_INTR_SHIFT         19

/* HDMI_INTR2 :: CPU_CLEAR :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_RI_A_MISMATCH_INTR_MASK          0x00040000
#define BCHP_HDMI_INTR2_CPU_CLEAR_RI_A_MISMATCH_INTR_SHIFT         18

/* HDMI_INTR2 :: CPU_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_CPU_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: CPU_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_MASK            0x00010000
#define BCHP_HDMI_INTR2_CPU_CLEAR_RSEN_UPDATE_INTR_SHIFT           16

/* HDMI_INTR2 :: CPU_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK      0x00008000
#define BCHP_HDMI_INTR2_CPU_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT     15

/* HDMI_INTR2 :: CPU_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_LOW_INTR_MASK                0x00004000
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_LOW_INTR_SHIFT               14

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_PJ_INTR_MASK                0x00002000
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_PJ_INTR_SHIFT               13

/* HDMI_INTR2 :: CPU_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK   0x00001000
#define BCHP_HDMI_INTR2_CPU_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT  12

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_MASK          0x00000800
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_AN_READY_INTR_SHIFT         11

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_RI_INTR_MASK                0x00000400
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_RI_INTR_SHIFT               10

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_MASK           0x00000200
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MATCH_INTR_SHIFT          9

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_MASK        0x00000100
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT       8

/* HDMI_INTR2 :: CPU_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_MASK      0x00000080
#define BCHP_HDMI_INTR2_CPU_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT     7

/* HDMI_INTR2 :: CPU_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_INTR_MASK                    0x00000040
#define BCHP_HDMI_INTR2_CPU_CLEAR_CEC_INTR_SHIFT                   6

/* HDMI_INTR2 :: CPU_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK  0x00000002
#define BCHP_HDMI_INTR2_CPU_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_CLEAR_HOTPLUG_INTR_MASK                0x00000001
#define BCHP_HDMI_INTR2_CPU_CLEAR_HOTPLUG_INTR_SHIFT               0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xff800000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            23

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: CPU_MASK_STATUS :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RGB_UNDER_RANGE_INTR_MASK  0x00200000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RGB_UNDER_RANGE_INTR_SHIFT 21

/* HDMI_INTR2 :: CPU_MASK_STATUS :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_PJ_MISMATCH_INTR_MASK      0x00100000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_PJ_MISMATCH_INTR_SHIFT     20

/* HDMI_INTR2 :: CPU_MASK_STATUS :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RI_B_MISMATCH_INTR_MASK    0x00080000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RI_B_MISMATCH_INTR_SHIFT   19

/* HDMI_INTR2 :: CPU_MASK_STATUS :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RI_A_MISMATCH_INTR_MASK    0x00040000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RI_A_MISMATCH_INTR_SHIFT   18

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: CPU_MASK_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_MASK      0x00010000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_RSEN_UPDATE_INTR_SHIFT     16

/* HDMI_INTR2 :: CPU_MASK_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: CPU_MASK_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_LOW_INTR_MASK          0x00004000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_LOW_INTR_SHIFT         14

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_MASK          0x00002000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_PJ_INTR_SHIFT         13

/* HDMI_INTR2 :: CPU_MASK_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_MASK    0x00000800
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_AN_READY_INTR_SHIFT   11

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_MASK          0x00000400
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_RI_INTR_SHIFT         10

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_MASK     0x00000200
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MATCH_INTR_SHIFT    9

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_MASK  0x00000100
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_V_MISMATCH_INTR_SHIFT 8

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: CPU_MASK_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_INTR_MASK              0x00000040
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_CEC_INTR_SHIFT             6

/* HDMI_INTR2 :: CPU_MASK_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_MASK_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_MASK_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HOTPLUG_INTR_MASK          0x00000001
#define BCHP_HDMI_INTR2_CPU_MASK_STATUS_HOTPLUG_INTR_SHIFT         0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_MASK_SET :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_reserved0_MASK                0xff800000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_reserved0_SHIFT               23

/* HDMI_INTR2 :: CPU_MASK_SET :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: CPU_MASK_SET :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RGB_UNDER_RANGE_INTR_MASK     0x00200000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RGB_UNDER_RANGE_INTR_SHIFT    21

/* HDMI_INTR2 :: CPU_MASK_SET :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_PJ_MISMATCH_INTR_MASK         0x00100000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_PJ_MISMATCH_INTR_SHIFT        20

/* HDMI_INTR2 :: CPU_MASK_SET :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RI_B_MISMATCH_INTR_MASK       0x00080000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RI_B_MISMATCH_INTR_SHIFT      19

/* HDMI_INTR2 :: CPU_MASK_SET :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RI_A_MISMATCH_INTR_MASK       0x00040000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RI_A_MISMATCH_INTR_SHIFT      18

/* HDMI_INTR2 :: CPU_MASK_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: CPU_MASK_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_MASK         0x00010000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_RSEN_UPDATE_INTR_SHIFT        16

/* HDMI_INTR2 :: CPU_MASK_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_MASK   0x00008000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_MAI_FORMAT_UPDATE_INTR_SHIFT  15

/* HDMI_INTR2 :: CPU_MASK_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_LOW_INTR_MASK             0x00004000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_LOW_INTR_SHIFT            14

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_MASK             0x00002000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_PJ_INTR_SHIFT            13

/* HDMI_INTR2 :: CPU_MASK_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_CPU_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_MASK       0x00000800
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_AN_READY_INTR_SHIFT      11

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_RI_INTR_MASK             0x00000400
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_RI_INTR_SHIFT            10

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_MASK        0x00000200
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MATCH_INTR_SHIFT       9

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_MASK     0x00000100
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_V_MISMATCH_INTR_SHIFT    8

/* HDMI_INTR2 :: CPU_MASK_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_MASK   0x00000080
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HDCP_REPEATER_ERR_INTR_SHIFT  7

/* HDMI_INTR2 :: CPU_MASK_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_INTR_MASK                 0x00000040
#define BCHP_HDMI_INTR2_CPU_MASK_SET_CEC_INTR_SHIFT                6

/* HDMI_INTR2 :: CPU_MASK_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_MASK_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_MASK_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HOTPLUG_INTR_MASK             0x00000001
#define BCHP_HDMI_INTR2_CPU_MASK_SET_HOTPLUG_INTR_SHIFT            0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xff800000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             23

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RGB_UNDER_RANGE_INTR_MASK   0x00200000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT  21

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_PJ_MISMATCH_INTR_MASK       0x00100000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_PJ_MISMATCH_INTR_SHIFT      20

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RI_B_MISMATCH_INTR_MASK     0x00080000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RI_B_MISMATCH_INTR_SHIFT    19

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RI_A_MISMATCH_INTR_MASK     0x00040000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RI_A_MISMATCH_INTR_SHIFT    18

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_MASK       0x00010000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_RSEN_UPDATE_INTR_SHIFT      16

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_LOW_INTR_MASK           0x00004000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_LOW_INTR_SHIFT          14

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_MASK           0x00002000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_PJ_INTR_SHIFT          13

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_MASK     0x00000800
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_AN_READY_INTR_SHIFT    11

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_MASK           0x00000400
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_RI_INTR_SHIFT          10

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_MASK      0x00000200
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MATCH_INTR_SHIFT     9

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_MASK   0x00000100
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT  8

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_INTR_MASK               0x00000040
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_CEC_INTR_SHIFT              6

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: CPU_MASK_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HOTPLUG_INTR_MASK           0x00000001
#define BCHP_HDMI_INTR2_CPU_MASK_CLEAR_HOTPLUG_INTR_SHIFT          0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_PCI_STATUS_reserved0_MASK                  0xff800000
#define BCHP_HDMI_INTR2_PCI_STATUS_reserved0_SHIFT                 23

/* HDMI_INTR2 :: PCI_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_PCI_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: PCI_STATUS :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_PCI_STATUS_RGB_UNDER_RANGE_INTR_MASK       0x00200000
#define BCHP_HDMI_INTR2_PCI_STATUS_RGB_UNDER_RANGE_INTR_SHIFT      21

/* HDMI_INTR2 :: PCI_STATUS :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_PCI_STATUS_PJ_MISMATCH_INTR_MASK           0x00100000
#define BCHP_HDMI_INTR2_PCI_STATUS_PJ_MISMATCH_INTR_SHIFT          20

/* HDMI_INTR2 :: PCI_STATUS :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_PCI_STATUS_RI_B_MISMATCH_INTR_MASK         0x00080000
#define BCHP_HDMI_INTR2_PCI_STATUS_RI_B_MISMATCH_INTR_SHIFT        19

/* HDMI_INTR2 :: PCI_STATUS :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_PCI_STATUS_RI_A_MISMATCH_INTR_MASK         0x00040000
#define BCHP_HDMI_INTR2_PCI_STATUS_RI_A_MISMATCH_INTR_SHIFT        18

/* HDMI_INTR2 :: PCI_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_PCI_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: PCI_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_MASK           0x00010000
#define BCHP_HDMI_INTR2_PCI_STATUS_RSEN_UPDATE_INTR_SHIFT          16

/* HDMI_INTR2 :: PCI_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_MASK     0x00008000
#define BCHP_HDMI_INTR2_PCI_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT    15

/* HDMI_INTR2 :: PCI_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_LOW_INTR_MASK               0x00004000
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_LOW_INTR_SHIFT              14

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_PJ_INTR_MASK               0x00002000
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_PJ_INTR_SHIFT              13

/* HDMI_INTR2 :: PCI_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK  0x00001000
#define BCHP_HDMI_INTR2_PCI_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_MASK         0x00000800
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_AN_READY_INTR_SHIFT        11

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_RI_INTR_MASK               0x00000400
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_RI_INTR_SHIFT              10

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_MASK          0x00000200
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MATCH_INTR_SHIFT         9

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_MASK       0x00000100
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_V_MISMATCH_INTR_SHIFT      8

/* HDMI_INTR2 :: PCI_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_MASK     0x00000080
#define BCHP_HDMI_INTR2_PCI_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT    7

/* HDMI_INTR2 :: PCI_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_INTR_MASK                   0x00000040
#define BCHP_HDMI_INTR2_PCI_STATUS_CEC_INTR_SHIFT                  6

/* HDMI_INTR2 :: PCI_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_STATUS_HOTPLUG_INTR_MASK               0x00000001
#define BCHP_HDMI_INTR2_PCI_STATUS_HOTPLUG_INTR_SHIFT              0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_SET :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_PCI_SET_reserved0_MASK                     0xff800000
#define BCHP_HDMI_INTR2_PCI_SET_reserved0_SHIFT                    23

/* HDMI_INTR2 :: PCI_SET :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_PCI_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK    0x00400000
#define BCHP_HDMI_INTR2_PCI_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT   22

/* HDMI_INTR2 :: PCI_SET :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_PCI_SET_RGB_UNDER_RANGE_INTR_MASK          0x00200000
#define BCHP_HDMI_INTR2_PCI_SET_RGB_UNDER_RANGE_INTR_SHIFT         21

/* HDMI_INTR2 :: PCI_SET :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_PCI_SET_PJ_MISMATCH_INTR_MASK              0x00100000
#define BCHP_HDMI_INTR2_PCI_SET_PJ_MISMATCH_INTR_SHIFT             20

/* HDMI_INTR2 :: PCI_SET :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_PCI_SET_RI_B_MISMATCH_INTR_MASK            0x00080000
#define BCHP_HDMI_INTR2_PCI_SET_RI_B_MISMATCH_INTR_SHIFT           19

/* HDMI_INTR2 :: PCI_SET :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_PCI_SET_RI_A_MISMATCH_INTR_MASK            0x00040000
#define BCHP_HDMI_INTR2_PCI_SET_RI_A_MISMATCH_INTR_SHIFT           18

/* HDMI_INTR2 :: PCI_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_PCI_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_PCI_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: PCI_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_SET_RSEN_UPDATE_INTR_MASK              0x00010000
#define BCHP_HDMI_INTR2_PCI_SET_RSEN_UPDATE_INTR_SHIFT             16

/* HDMI_INTR2 :: PCI_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_MASK        0x00008000
#define BCHP_HDMI_INTR2_PCI_SET_MAI_FORMAT_UPDATE_INTR_SHIFT       15

/* HDMI_INTR2 :: PCI_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_SET_CEC_LOW_INTR_MASK                  0x00004000
#define BCHP_HDMI_INTR2_PCI_SET_CEC_LOW_INTR_SHIFT                 14

/* HDMI_INTR2 :: PCI_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_PJ_INTR_MASK                  0x00002000
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_PJ_INTR_SHIFT                 13

/* HDMI_INTR2 :: PCI_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_MASK     0x00001000
#define BCHP_HDMI_INTR2_PCI_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT    12

/* HDMI_INTR2 :: PCI_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_AN_READY_INTR_MASK            0x00000800
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_AN_READY_INTR_SHIFT           11

/* HDMI_INTR2 :: PCI_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_RI_INTR_MASK                  0x00000400
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_RI_INTR_SHIFT                 10

/* HDMI_INTR2 :: PCI_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MATCH_INTR_MASK             0x00000200
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MATCH_INTR_SHIFT            9

/* HDMI_INTR2 :: PCI_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_MASK          0x00000100
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_V_MISMATCH_INTR_SHIFT         8

/* HDMI_INTR2 :: PCI_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_MASK        0x00000080
#define BCHP_HDMI_INTR2_PCI_SET_HDCP_REPEATER_ERR_INTR_SHIFT       7

/* HDMI_INTR2 :: PCI_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_SET_CEC_INTR_MASK                      0x00000040
#define BCHP_HDMI_INTR2_PCI_SET_CEC_INTR_SHIFT                     6

/* HDMI_INTR2 :: PCI_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK  0x00000010
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK   0x00000008
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT  3

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK   0x00000004
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT  2

/* HDMI_INTR2 :: PCI_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK    0x00000002
#define BCHP_HDMI_INTR2_PCI_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT   1

/* HDMI_INTR2 :: PCI_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_SET_HOTPLUG_INTR_MASK                  0x00000001
#define BCHP_HDMI_INTR2_PCI_SET_HOTPLUG_INTR_SHIFT                 0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_reserved0_MASK                   0xff800000
#define BCHP_HDMI_INTR2_PCI_CLEAR_reserved0_SHIFT                  23

/* HDMI_INTR2 :: PCI_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK  0x00400000
#define BCHP_HDMI_INTR2_PCI_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: PCI_CLEAR :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_RGB_UNDER_RANGE_INTR_MASK        0x00200000
#define BCHP_HDMI_INTR2_PCI_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT       21

/* HDMI_INTR2 :: PCI_CLEAR :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_PJ_MISMATCH_INTR_MASK            0x00100000
#define BCHP_HDMI_INTR2_PCI_CLEAR_PJ_MISMATCH_INTR_SHIFT           20

/* HDMI_INTR2 :: PCI_CLEAR :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_RI_B_MISMATCH_INTR_MASK          0x00080000
#define BCHP_HDMI_INTR2_PCI_CLEAR_RI_B_MISMATCH_INTR_SHIFT         19

/* HDMI_INTR2 :: PCI_CLEAR :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_RI_A_MISMATCH_INTR_MASK          0x00040000
#define BCHP_HDMI_INTR2_PCI_CLEAR_RI_A_MISMATCH_INTR_SHIFT         18

/* HDMI_INTR2 :: PCI_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_PCI_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: PCI_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_MASK            0x00010000
#define BCHP_HDMI_INTR2_PCI_CLEAR_RSEN_UPDATE_INTR_SHIFT           16

/* HDMI_INTR2 :: PCI_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK      0x00008000
#define BCHP_HDMI_INTR2_PCI_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT     15

/* HDMI_INTR2 :: PCI_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_LOW_INTR_MASK                0x00004000
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_LOW_INTR_SHIFT               14

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_PJ_INTR_MASK                0x00002000
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_PJ_INTR_SHIFT               13

/* HDMI_INTR2 :: PCI_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK   0x00001000
#define BCHP_HDMI_INTR2_PCI_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT  12

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_MASK          0x00000800
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_AN_READY_INTR_SHIFT         11

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_RI_INTR_MASK                0x00000400
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_RI_INTR_SHIFT               10

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_MASK           0x00000200
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MATCH_INTR_SHIFT          9

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_MASK        0x00000100
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT       8

/* HDMI_INTR2 :: PCI_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_MASK      0x00000080
#define BCHP_HDMI_INTR2_PCI_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT     7

/* HDMI_INTR2 :: PCI_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_INTR_MASK                    0x00000040
#define BCHP_HDMI_INTR2_PCI_CLEAR_CEC_INTR_SHIFT                   6

/* HDMI_INTR2 :: PCI_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK  0x00000002
#define BCHP_HDMI_INTR2_PCI_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_CLEAR_HOTPLUG_INTR_MASK                0x00000001
#define BCHP_HDMI_INTR2_PCI_CLEAR_HOTPLUG_INTR_SHIFT               0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xff800000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            23

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: PCI_MASK_STATUS :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RGB_UNDER_RANGE_INTR_MASK  0x00200000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RGB_UNDER_RANGE_INTR_SHIFT 21

/* HDMI_INTR2 :: PCI_MASK_STATUS :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_PJ_MISMATCH_INTR_MASK      0x00100000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_PJ_MISMATCH_INTR_SHIFT     20

/* HDMI_INTR2 :: PCI_MASK_STATUS :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RI_B_MISMATCH_INTR_MASK    0x00080000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RI_B_MISMATCH_INTR_SHIFT   19

/* HDMI_INTR2 :: PCI_MASK_STATUS :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RI_A_MISMATCH_INTR_MASK    0x00040000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RI_A_MISMATCH_INTR_SHIFT   18

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: PCI_MASK_STATUS :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_MASK      0x00010000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_RSEN_UPDATE_INTR_SHIFT     16

/* HDMI_INTR2 :: PCI_MASK_STATUS :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: PCI_MASK_STATUS :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_LOW_INTR_MASK          0x00004000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_LOW_INTR_SHIFT         14

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_MASK          0x00002000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_PJ_INTR_SHIFT         13

/* HDMI_INTR2 :: PCI_MASK_STATUS :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_MASK    0x00000800
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_AN_READY_INTR_SHIFT   11

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_MASK          0x00000400
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_RI_INTR_SHIFT         10

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_MASK     0x00000200
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MATCH_INTR_SHIFT    9

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_MASK  0x00000100
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_V_MISMATCH_INTR_SHIFT 8

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: PCI_MASK_STATUS :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_INTR_MASK              0x00000040
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_CEC_INTR_SHIFT             6

/* HDMI_INTR2 :: PCI_MASK_STATUS :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_MASK_STATUS :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_MASK_STATUS :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HOTPLUG_INTR_MASK          0x00000001
#define BCHP_HDMI_INTR2_PCI_MASK_STATUS_HOTPLUG_INTR_SHIFT         0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_MASK_SET :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_reserved0_MASK                0xff800000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_reserved0_SHIFT               23

/* HDMI_INTR2 :: PCI_MASK_SET :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: PCI_MASK_SET :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RGB_UNDER_RANGE_INTR_MASK     0x00200000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RGB_UNDER_RANGE_INTR_SHIFT    21

/* HDMI_INTR2 :: PCI_MASK_SET :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_PJ_MISMATCH_INTR_MASK         0x00100000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_PJ_MISMATCH_INTR_SHIFT        20

/* HDMI_INTR2 :: PCI_MASK_SET :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RI_B_MISMATCH_INTR_MASK       0x00080000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RI_B_MISMATCH_INTR_SHIFT      19

/* HDMI_INTR2 :: PCI_MASK_SET :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RI_A_MISMATCH_INTR_MASK       0x00040000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RI_A_MISMATCH_INTR_SHIFT      18

/* HDMI_INTR2 :: PCI_MASK_SET :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: PCI_MASK_SET :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_MASK         0x00010000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_RSEN_UPDATE_INTR_SHIFT        16

/* HDMI_INTR2 :: PCI_MASK_SET :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_MASK   0x00008000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_MAI_FORMAT_UPDATE_INTR_SHIFT  15

/* HDMI_INTR2 :: PCI_MASK_SET :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_LOW_INTR_MASK             0x00004000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_LOW_INTR_SHIFT            14

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_MASK             0x00002000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_PJ_INTR_SHIFT            13

/* HDMI_INTR2 :: PCI_MASK_SET :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_PCI_MASK_SET_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_MASK       0x00000800
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_AN_READY_INTR_SHIFT      11

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_RI_INTR_MASK             0x00000400
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_RI_INTR_SHIFT            10

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_MASK        0x00000200
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MATCH_INTR_SHIFT       9

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_MASK     0x00000100
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_V_MISMATCH_INTR_SHIFT    8

/* HDMI_INTR2 :: PCI_MASK_SET :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_MASK   0x00000080
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HDCP_REPEATER_ERR_INTR_SHIFT  7

/* HDMI_INTR2 :: PCI_MASK_SET :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_INTR_MASK                 0x00000040
#define BCHP_HDMI_INTR2_PCI_MASK_SET_CEC_INTR_SHIFT                6

/* HDMI_INTR2 :: PCI_MASK_SET :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_MASK_SET_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_MASK_SET :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_MASK_SET_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_MASK_SET :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HOTPLUG_INTR_MASK             0x00000001
#define BCHP_HDMI_INTR2_PCI_MASK_SET_HOTPLUG_INTR_SHIFT            0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xff800000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             23

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DVP_FORMAT_DET_UPDATE_INTR [22:22] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_MASK 0x00400000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_UPDATE_INTR_SHIFT 22

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: RGB_UNDER_RANGE_INTR [21:21] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RGB_UNDER_RANGE_INTR_MASK   0x00200000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RGB_UNDER_RANGE_INTR_SHIFT  21

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: PJ_MISMATCH_INTR [20:20] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_PJ_MISMATCH_INTR_MASK       0x00100000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_PJ_MISMATCH_INTR_SHIFT      20

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: RI_B_MISMATCH_INTR [19:19] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RI_B_MISMATCH_INTR_MASK     0x00080000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RI_B_MISMATCH_INTR_SHIFT    19

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: RI_A_MISMATCH_INTR [18:18] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RI_A_MISMATCH_INTR_MASK     0x00040000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RI_A_MISMATCH_INTR_SHIFT    18

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DVP_FORMAT_DET_SATURATED_COUNT_INTR [17:17] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_MASK 0x00020000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DVP_FORMAT_DET_SATURATED_COUNT_INTR_SHIFT 17

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: RSEN_UPDATE_INTR [16:16] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_MASK       0x00010000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_RSEN_UPDATE_INTR_SHIFT      16

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: MAI_FORMAT_UPDATE_INTR [15:15] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_MASK 0x00008000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_MAI_FORMAT_UPDATE_INTR_SHIFT 15

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: CEC_LOW_INTR [14:14] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_LOW_INTR_MASK           0x00004000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_LOW_INTR_SHIFT          14

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_PJ_INTR [13:13] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_MASK           0x00002000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_PJ_INTR_SHIFT          13

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: PACKET_FIFO_OVERFLOW_INTR [12:12] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_MASK 0x00001000
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_PACKET_FIFO_OVERFLOW_INTR_SHIFT 12

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_AN_READY_INTR [11:11] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_MASK     0x00000800
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_AN_READY_INTR_SHIFT    11

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_RI_INTR [10:10] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_MASK           0x00000400
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_RI_INTR_SHIFT          10

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_V_MATCH_INTR [09:09] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_MASK      0x00000200
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MATCH_INTR_SHIFT     9

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_V_MISMATCH_INTR [08:08] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_MASK   0x00000100
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_V_MISMATCH_INTR_SHIFT  8

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HDCP_REPEATER_ERR_INTR [07:07] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_MASK 0x00000080
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HDCP_REPEATER_ERR_INTR_SHIFT 7

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: CEC_INTR [06:06] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_INTR_MASK               0x00000040
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_CEC_INTR_SHIFT              6

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR [05:05] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_MASK 0x00000020
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_ILLEGAL_WRITE_TO_ACTIVE_RAM_PACKET_INTR_SHIFT 5

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_ALMOST_EMPTY_INTR [04:04] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_MASK 0x00000010
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_EMPTY_INTR_SHIFT 4

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_EMPTY_MINUS_INTR [03:03] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_MASK 0x00000008
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_EMPTY_MINUS_INTR_SHIFT 3

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_ALMOST_FULL_INTR [02:02] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_MASK 0x00000004
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_ALMOST_FULL_INTR_SHIFT 2

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: DRIFT_FIFO_FULL_MINUS_INTR [01:01] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_MASK 0x00000002
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_DRIFT_FIFO_FULL_MINUS_INTR_SHIFT 1

/* HDMI_INTR2 :: PCI_MASK_CLEAR :: HOTPLUG_INTR [00:00] */
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HOTPLUG_INTR_MASK           0x00000001
#define BCHP_HDMI_INTR2_PCI_MASK_CLEAR_HOTPLUG_INTR_SHIFT          0

#endif /* #ifndef BCHP_HDMI_INTR2_H__ */

/* End of File */
